Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 30 21:00:26 2020
| Host         : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file udp_transmit_test_timing_summary_routed.rpt -pb udp_transmit_test_timing_summary_routed.pb -rpx udp_transmit_test_timing_summary_routed.rpx -warn_on_violation
| Design       : udp_transmit_test
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0                 7077        0.051        0.000                      0                 7077        0.264        0.000                       0                  3582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_50                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
    phy_tx_clk        {0.000 4.000}        8.000           125.000         
  clk_out4_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         
phy1_rx_clk           {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       38.583        0.000                      0                   10        0.158        0.000                      0                   10       19.600        0.000                       0                    12  
  clk_out2_clk_wiz_0        4.233        0.000                      0                  941        0.069        0.000                      0                  941        3.358        0.000                       0                   491  
  clk_out4_clk_wiz_0        3.803        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    13  
  clkfbout_clk_wiz_0                                                                                                                                                    8.592        0.000                       0                     3  
phy1_rx_clk                 0.066        0.000                      0                 5670        0.051        0.000                      0                 5670        3.358        0.000                       0                  3062  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  phy_tx_clk                0.538        0.000                      0                    5        0.658        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0        6.410        0.000                      0                   64        0.276        0.000                      0                   64  
**async_default**   phy1_rx_clk         phy1_rx_clk               6.000        0.000                      0                  373        0.268        0.000                      0                  373  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.583ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.313ns (26.128%)  route 0.885ns (73.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 38.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 r  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.603    -1.617    delay_cnt_reg_n_0_[0]
    SLICE_X21Y193        LUT5 (Prop_lut5_I2_O)        0.054    -1.563 r  delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.282    -1.282    delay_cnt[4]
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.165    38.130    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[4]/C
                         clock pessimism             -0.631    37.500    
                         clock uncertainty           -0.095    37.405    
    SLICE_X21Y193        FDRE (Setup_fdre_C_D)       -0.104    37.301    delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                 38.583    

Slack (MET) :             38.652ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.345ns (26.183%)  route 0.973ns (73.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 38.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 f  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.603    -1.617    delay_cnt_reg_n_0_[0]
    SLICE_X21Y193        LUT5 (Prop_lut5_I2_O)        0.043    -1.574 r  delay_cnt[9]_i_2/O
                         net (fo=4, routed)           0.370    -1.205    delay_cnt[9]_i_2_n_0
    SLICE_X20Y193        LUT4 (Prop_lut4_I0_O)        0.043    -1.162 r  delay_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -1.162    delay_cnt[7]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.165    38.130    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[7]/C
                         clock pessimism             -0.610    37.521    
                         clock uncertainty           -0.095    37.426    
    SLICE_X20Y193        FDRE (Setup_fdre_C_D)        0.064    37.490    delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         37.490    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                 38.652    

Slack (MET) :             38.655ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.345ns (26.223%)  route 0.971ns (73.777%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 38.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 f  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.603    -1.617    delay_cnt_reg_n_0_[0]
    SLICE_X21Y193        LUT5 (Prop_lut5_I2_O)        0.043    -1.574 r  delay_cnt[9]_i_2/O
                         net (fo=4, routed)           0.368    -1.207    delay_cnt[9]_i_2_n_0
    SLICE_X20Y193        LUT6 (Prop_lut6_I1_O)        0.043    -1.164 r  delay_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -1.164    delay_cnt[9]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.165    38.130    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[9]/C
                         clock pessimism             -0.610    37.521    
                         clock uncertainty           -0.095    37.426    
    SLICE_X20Y193        FDRE (Setup_fdre_C_D)        0.065    37.491    delay_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         37.491    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                 38.655    

Slack (MET) :             38.670ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.349ns (26.406%)  route 0.973ns (73.594%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 38.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 f  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.603    -1.617    delay_cnt_reg_n_0_[0]
    SLICE_X21Y193        LUT5 (Prop_lut5_I2_O)        0.043    -1.574 r  delay_cnt[9]_i_2/O
                         net (fo=4, routed)           0.370    -1.205    delay_cnt[9]_i_2_n_0
    SLICE_X20Y193        LUT5 (Prop_lut5_I3_O)        0.047    -1.158 r  delay_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -1.158    delay_cnt[8]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.165    38.130    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[8]/C
                         clock pessimism             -0.610    37.521    
                         clock uncertainty           -0.095    37.426    
    SLICE_X20Y193        FDRE (Setup_fdre_C_D)        0.086    37.512    delay_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         37.512    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                 38.670    

Slack (MET) :             38.816ns  (required time - arrival time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.345ns (31.149%)  route 0.763ns (68.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 38.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.306    -2.480    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.221 r  delay_cnt_reg[1]/Q
                         net (fo=7, routed)           0.478    -1.744    delay_cnt_reg_n_0_[1]
    SLICE_X21Y193        LUT5 (Prop_lut5_I0_O)        0.043    -1.701 r  phy_reset_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.285    -1.416    phy_reset_OBUF_inst_i_2_n_0
    SLICE_X20Y193        LUT6 (Prop_lut6_I4_O)        0.043    -1.373 r  delay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.373    delay_cnt[0]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.165    38.130    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
                         clock pessimism             -0.659    37.472    
                         clock uncertainty           -0.095    37.377    
    SLICE_X20Y193        FDRE (Setup_fdre_C_D)        0.066    37.443    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         37.443    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                 38.816    

Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.345ns (32.496%)  route 0.717ns (67.504%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 38.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 f  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.603    -1.617    delay_cnt_reg_n_0_[0]
    SLICE_X21Y193        LUT5 (Prop_lut5_I2_O)        0.043    -1.574 r  delay_cnt[9]_i_2/O
                         net (fo=4, routed)           0.114    -1.461    delay_cnt[9]_i_2_n_0
    SLICE_X21Y193        LUT3 (Prop_lut3_I1_O)        0.043    -1.418 r  delay_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.418    delay_cnt[6]
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.165    38.130    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[6]/C
                         clock pessimism             -0.631    37.500    
                         clock uncertainty           -0.095    37.405    
    SLICE_X21Y193        FDRE (Setup_fdre_C_D)        0.034    37.439    delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.439    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                 38.857    

Slack (MET) :             39.014ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.302ns (33.404%)  route 0.602ns (66.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 38.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 r  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.602    -1.618    delay_cnt_reg_n_0_[0]
    SLICE_X21Y193        LUT6 (Prop_lut6_I2_O)        0.043    -1.575 r  delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.575    delay_cnt[5]
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.165    38.130    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[5]/C
                         clock pessimism             -0.631    37.500    
                         clock uncertainty           -0.095    37.405    
    SLICE_X21Y193        FDRE (Setup_fdre_C_D)        0.034    37.439    delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         37.439    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                 39.014    

Slack (MET) :             39.127ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.302ns (38.069%)  route 0.491ns (61.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 r  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.491    -1.729    delay_cnt_reg_n_0_[0]
    SLICE_X22Y193        LUT2 (Prop_lut2_I0_O)        0.043    -1.686 r  delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.686    delay_cnt[1]
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.164    38.129    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[1]/C
                         clock pessimism             -0.659    37.471    
                         clock uncertainty           -0.095    37.376    
    SLICE_X22Y193        FDRE (Setup_fdre_C_D)        0.065    37.441    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         37.441    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                 39.127    

Slack (MET) :             39.269ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.302ns (46.444%)  route 0.348ns (53.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 r  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.348    -1.872    delay_cnt_reg_n_0_[0]
    SLICE_X22Y193        LUT3 (Prop_lut3_I1_O)        0.043    -1.829 r  delay_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.829    delay_cnt[2]
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.164    38.129    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[2]/C
                         clock pessimism             -0.659    37.471    
                         clock uncertainty           -0.095    37.376    
    SLICE_X22Y193        FDRE (Setup_fdre_C_D)        0.064    37.440    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         37.440    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                 39.269    

Slack (MET) :             39.283ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.310ns (47.095%)  route 0.348ns (52.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.307    -2.479    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.220 r  delay_cnt_reg[0]/Q
                         net (fo=8, routed)           0.348    -1.872    delay_cnt_reg_n_0_[0]
    SLICE_X22Y193        LUT4 (Prop_lut4_I1_O)        0.051    -1.821 r  delay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.821    delay_cnt[3]
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    C8                                                0.000    40.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    40.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    41.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    35.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    36.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    36.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.164    38.129    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[3]/C
                         clock pessimism             -0.659    37.471    
                         clock uncertainty           -0.095    37.376    
    SLICE_X22Y193        FDRE (Setup_fdre_C_D)        0.086    37.462    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         37.462    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                 39.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 delay_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.171ns (69.674%)  route 0.074ns (30.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.586    -0.926    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.107    -0.819 r  delay_cnt_reg[8]/Q
                         net (fo=4, routed)           0.074    -0.744    delay_cnt_reg_n_0_[8]
    SLICE_X20Y193        LUT6 (Prop_lut6_I0_O)        0.064    -0.680 r  delay_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.680    delay_cnt[9]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.793    -0.816    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[9]/C
                         clock pessimism             -0.109    -0.926    
    SLICE_X20Y193        FDRE (Hold_fdre_C_D)         0.087    -0.839    delay_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.839    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.157ns (67.401%)  route 0.076ns (32.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.586    -0.926    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y193        FDRE (Prop_fdre_C_Q)         0.091    -0.835 r  delay_cnt_reg[4]/Q
                         net (fo=5, routed)           0.076    -0.759    delay_cnt_reg_n_0_[4]
    SLICE_X21Y193        LUT6 (Prop_lut6_I0_O)        0.066    -0.693 r  delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.693    delay_cnt[5]
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.793    -0.816    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[5]/C
                         clock pessimism             -0.109    -0.926    
    SLICE_X21Y193        FDRE (Hold_fdre_C_D)         0.060    -0.866    delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 delay_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.132%)  route 0.134ns (47.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.586    -0.926    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.808 r  delay_cnt_reg[7]/Q
                         net (fo=5, routed)           0.134    -0.673    delay_cnt_reg_n_0_[7]
    SLICE_X20Y193        LUT6 (Prop_lut6_I0_O)        0.028    -0.645 r  delay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.645    delay_cnt[0]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.793    -0.816    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[0]/C
                         clock pessimism             -0.109    -0.926    
    SLICE_X20Y193        FDRE (Hold_fdre_C_D)         0.087    -0.839    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.839    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.585    -0.927    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.809 r  delay_cnt_reg[2]/Q
                         net (fo=6, routed)           0.146    -0.662    delay_cnt_reg_n_0_[2]
    SLICE_X22Y193        LUT4 (Prop_lut4_I0_O)        0.027    -0.635 r  delay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.635    delay_cnt[3]
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.792    -0.817    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[3]/C
                         clock pessimism             -0.109    -0.927    
    SLICE_X22Y193        FDRE (Hold_fdre_C_D)         0.096    -0.831    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.831    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.585    -0.927    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.809 r  delay_cnt_reg[2]/Q
                         net (fo=6, routed)           0.146    -0.662    delay_cnt_reg_n_0_[2]
    SLICE_X22Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.634 r  delay_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.634    delay_cnt[2]
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.792    -0.817    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[2]/C
                         clock pessimism             -0.109    -0.927    
    SLICE_X22Y193        FDRE (Hold_fdre_C_D)         0.087    -0.840    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.840    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 delay_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.145ns (47.864%)  route 0.158ns (52.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.586    -0.926    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.808 r  delay_cnt_reg[7]/Q
                         net (fo=5, routed)           0.158    -0.650    delay_cnt_reg_n_0_[7]
    SLICE_X20Y193        LUT5 (Prop_lut5_I0_O)        0.027    -0.623 r  delay_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.623    delay_cnt[8]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.793    -0.816    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[8]/C
                         clock pessimism             -0.109    -0.926    
    SLICE_X20Y193        FDRE (Hold_fdre_C_D)         0.096    -0.830    delay_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 delay_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.036%)  route 0.158ns (51.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.586    -0.926    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.808 r  delay_cnt_reg[7]/Q
                         net (fo=5, routed)           0.158    -0.650    delay_cnt_reg_n_0_[7]
    SLICE_X20Y193        LUT4 (Prop_lut4_I3_O)        0.028    -0.622 r  delay_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.622    delay_cnt[7]
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.793    -0.816    clk_25
    SLICE_X20Y193        FDRE                                         r  delay_cnt_reg[7]/C
                         clock pessimism             -0.109    -0.926    
    SLICE_X20Y193        FDRE (Hold_fdre_C_D)         0.087    -0.839    delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.839    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.755%)  route 0.204ns (58.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.585    -0.927    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.809 r  delay_cnt_reg[1]/Q
                         net (fo=7, routed)           0.204    -0.605    delay_cnt_reg_n_0_[1]
    SLICE_X22Y193        LUT2 (Prop_lut2_I1_O)        0.028    -0.577 r  delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.577    delay_cnt[1]
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.792    -0.817    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[1]/C
                         clock pessimism             -0.109    -0.927    
    SLICE_X22Y193        FDRE (Hold_fdre_C_D)         0.087    -0.840    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.840    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.463%)  route 0.196ns (60.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.586    -0.926    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.826 r  delay_cnt_reg[6]/Q
                         net (fo=5, routed)           0.196    -0.629    delay_cnt_reg_n_0_[6]
    SLICE_X21Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.601 r  delay_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.601    delay_cnt[6]
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.793    -0.816    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[6]/C
                         clock pessimism             -0.109    -0.926    
    SLICE_X21Y193        FDRE (Hold_fdre_C_D)         0.061    -0.865    delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.151ns (34.340%)  route 0.289ns (65.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.585    -0.927    clk_25
    SLICE_X22Y193        FDRE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.809 r  delay_cnt_reg[1]/Q
                         net (fo=7, routed)           0.154    -0.655    delay_cnt_reg_n_0_[1]
    SLICE_X21Y193        LUT5 (Prop_lut5_I1_O)        0.033    -0.622 r  delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.135    -0.487    delay_cnt[4]
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.793    -0.816    clk_25
    SLICE_X21Y193        FDRE                                         r  delay_cnt_reg[4]/C
                         clock pessimism             -0.075    -0.892    
    SLICE_X21Y193        FDRE (Hold_fdre_C_D)         0.006    -0.886    delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y19   clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X22Y193    delay_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X21Y193    delay_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X20Y193    delay_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.700         40.000      39.300     SLICE_X20Y193    delay_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         40.000      39.300     SLICE_X22Y193    delay_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         40.000      39.300     SLICE_X22Y193    delay_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         40.000      39.300     SLICE_X21Y193    delay_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         40.000      39.300     SLICE_X21Y193    delay_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X21Y193    delay_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X20Y193    delay_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X22Y193    delay_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X22Y193    delay_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X21Y193    delay_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X20Y193    delay_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X20Y193    delay_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X21Y193    delay_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X21Y193    delay_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X20Y193    delay_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X20Y193    delay_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X22Y193    delay_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X22Y193    delay_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X22Y193    delay_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X21Y193    delay_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X21Y193    delay_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X21Y193    delay_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X20Y193    delay_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X20Y193    delay_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X20Y193    delay_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[38]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.163ns (35.487%)  route 2.114ns (64.513%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 6.189 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.642     0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.224     6.189    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[38]/C
                         clock pessimism             -0.752     5.438    
                         clock uncertainty           -0.072     5.366    
    SLICE_X2Y150         FDCE (Setup_fdce_C_CE)      -0.267     5.099    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[38]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.163ns (35.487%)  route 2.114ns (64.513%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 6.189 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.642     0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.224     6.189    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[39]/C
                         clock pessimism             -0.752     5.438    
                         clock uncertainty           -0.072     5.366    
    SLICE_X2Y150         FDCE (Setup_fdce_C_CE)      -0.267     5.099    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[39]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[42]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.163ns (35.487%)  route 2.114ns (64.513%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 6.189 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.642     0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.224     6.189    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[42]/C
                         clock pessimism             -0.752     5.438    
                         clock uncertainty           -0.072     5.366    
    SLICE_X2Y150         FDCE (Setup_fdce_C_CE)      -0.267     5.099    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[42]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[43]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.163ns (35.487%)  route 2.114ns (64.513%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 6.189 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.642     0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.224     6.189    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[43]/C
                         clock pessimism             -0.752     5.438    
                         clock uncertainty           -0.072     5.366    
    SLICE_X2Y150         FDCE (Setup_fdce_C_CE)      -0.267     5.099    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[43]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.163ns (35.487%)  route 2.114ns (64.513%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 6.189 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.642     0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.224     6.189    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[46]/C
                         clock pessimism             -0.752     5.438    
                         clock uncertainty           -0.072     5.366    
    SLICE_X2Y150         FDCE (Setup_fdce_C_CE)      -0.267     5.099    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[46]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[47]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.163ns (35.487%)  route 2.114ns (64.513%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 6.189 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.642     0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.224     6.189    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y150         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[47]/C
                         clock pessimism             -0.752     5.438    
                         clock uncertainty           -0.072     5.366    
    SLICE_X2Y150         FDCE (Setup_fdce_C_CE)      -0.267     5.099    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[47]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.163ns (35.920%)  route 2.075ns (64.080%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 6.209 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.602     0.826    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.244     6.209    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[16]/C
                         clock pessimism             -0.666     5.544    
                         clock uncertainty           -0.072     5.472    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.267     5.205    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[16]
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.163ns (35.920%)  route 2.075ns (64.080%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 6.209 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.602     0.826    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.244     6.209    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[17]/C
                         clock pessimism             -0.666     5.544    
                         clock uncertainty           -0.072     5.472    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.267     5.205    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[17]
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.163ns (35.920%)  route 2.075ns (64.080%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 6.209 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.602     0.826    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.244     6.209    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[20]/C
                         clock pessimism             -0.666     5.544    
                         clock uncertainty           -0.072     5.472    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.267     5.205    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[20]
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.163ns (35.920%)  route 2.075ns (64.080%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 6.209 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.375    -2.411    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X4Y139         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.259    -2.152 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg[6]/Q
                         net (fo=2, routed)           0.400    -1.752    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num_reg_n_0_[6]
    SLICE_X1Y138         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.290    -1.462 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1_carry/O[2]
                         net (fo=1, routed)           0.597    -0.866    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num1[9]
    SLICE_X3Y139         LUT6 (Prop_lut6_I1_O)        0.122    -0.744 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.744    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.551 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.551    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__0_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    -0.388 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1/CO[2]
                         net (fo=26, routed)          0.476     0.088    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num0_carry__1_n_1
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.136     0.224 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1/O
                         net (fo=64, routed)          0.602     0.826    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_clk_num[21]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.244     6.209    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/CLK
    SLICE_X2Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[21]/C
                         clock pessimism             -0.666     5.544    
                         clock uncertainty           -0.072     5.472    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.267     5.205    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_send_flow_control_module/pause_dst_mac_address_reg[21]
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.118ns (25.141%)  route 0.351ns (74.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y146        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDCE (Prop_fdce_C_Q)         0.118    -0.788 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.351    -0.436    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X0Y30         RAMB36E1                                     r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.824    -0.786    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y30         RAMB36E1                                     r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.098    -0.688    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.505    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.107ns (24.665%)  route 0.327ns (75.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y146        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDCE (Prop_fdce_C_Q)         0.107    -0.799 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.327    -0.472    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X0Y30         RAMB36E1                                     r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.824    -0.786    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y30         RAMB36E1                                     r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.098    -0.688    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.147    -0.541    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][2]_srl21/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.634    -0.878    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y141         FDRE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.778 r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.096    -0.682    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/d[2]
    SLICE_X6Y142         SRLC32E                                      r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][2]_srl21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.837    -0.772    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/clk
    SLICE_X6Y142         SRLC32E                                      r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][2]_srl21/CLK
                         clock pessimism             -0.091    -0.864    
    SLICE_X6Y142         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.762    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][2]_srl21
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][6]_srl21/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.124%)  route 0.149ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.634    -0.878    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y141         FDRE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.778 r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.149    -0.628    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/d[6]
    SLICE_X6Y142         SRLC32E                                      r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][6]_srl21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.837    -0.772    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/clk
    SLICE_X6Y142         SRLC32E                                      r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][6]_srl21/CLK
                         clock pessimism             -0.091    -0.864    
    SLICE_X6Y142         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.710    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][6]_srl21
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.617    -0.895    udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CLK
    SLICE_X3Y160         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDPE (Prop_fdpe_C_Q)         0.100    -0.795 r  udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.739    udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/p_24_in
    SLICE_X2Y160         LUT6 (Prop_lut6_I0_O)        0.028    -0.711 r  udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.711    udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp[17]_i_1_n_0
    SLICE_X2Y160         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.825    -0.784    udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CLK
    SLICE_X2Y160         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp_reg[17]/C
                         clock pessimism             -0.099    -0.884    
    SLICE_X2Y160         FDPE (Hold_fdpe_C_D)         0.087    -0.797    udp_ip_protocol_stack/mac_layer/mac_send_module/CRC32_generation_module/CRC_temp_reg[17]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.091ns (19.629%)  route 0.373ns (80.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.607    -0.905    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y147         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.091    -0.814 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.373    -0.441    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y30         RAMB36E1                                     r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.824    -0.786    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y30         RAMB36E1                                     r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.098    -0.688    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147    -0.541    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.784%)  route 0.251ns (66.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.635    -0.877    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.777 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=3, routed)           0.251    -0.526    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_frame_length_fifo_empty
    SLICE_X4Y153         LUT3 (Prop_lut3_I0_O)        0.028    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE[0]_i_1__0_n_0
    SLICE_X4Y153         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.825    -0.784    udp_ip_protocol_stack/mac_layer/mac_send_module/CLK
    SLICE_X4Y153         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[0]/C
                         clock pessimism              0.098    -0.687    
    SLICE_X4Y153         FDPE (Hold_fdpe_C_D)         0.087    -0.600    udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.784%)  route 0.251ns (66.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.635    -0.877    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.777 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=3, routed)           0.251    -0.526    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_frame_length_fifo_empty
    SLICE_X4Y153         LUT2 (Prop_lut2_I1_O)        0.028    -0.498 r  udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.498    udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE[1]_i_1__0_n_0
    SLICE_X4Y153         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.825    -0.784    udp_ip_protocol_stack/mac_layer/mac_send_module/CLK
    SLICE_X4Y153         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[1]/C
                         clock pessimism              0.098    -0.687    
    SLICE_X4Y153         FDCE (Hold_fdce_C_D)         0.087    -0.600    udp_ip_protocol_stack/mac_layer/mac_send_module/FSM_onehot_READ_FIFO_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y144        FDRE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.806 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.751    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X11Y144        FDRE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.807    -0.802    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y144        FDRE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.103    -0.906    
    SLICE_X11Y144        FDRE (Hold_fdre_C_D)         0.049    -0.857    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/target_mac_address_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.148ns (35.071%)  route 0.274ns (64.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.607    -0.905    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X8Y148         FDRE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.118    -0.787 r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=48, routed)          0.274    -0.513    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_frame_length_fifo_data[0]
    SLICE_X4Y151         LUT4 (Prop_lut4_I2_O)        0.030    -0.483 r  udp_ip_protocol_stack/mac_layer/mac_send_module/target_mac_address[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    udp_ip_protocol_stack/mac_layer/mac_send_module/target_mac_address[20]_i_1_n_0
    SLICE_X4Y151         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/target_mac_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.826    -0.783    udp_ip_protocol_stack/mac_layer/mac_send_module/CLK
    SLICE_X4Y151         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/target_mac_address_reg[20]/C
                         clock pessimism              0.098    -0.686    
    SLICE_X4Y151         FDCE (Hold_fdce_C_D)         0.096    -0.590    udp_ip_protocol_stack/mac_layer/mac_send_module/target_mac_address_reg[20]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y58     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y30     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y28     udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y166    rgmii_send_module/RGMII_TX_DATA_BUS[0].rgmii_data_ddr/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y165    rgmii_send_module/RGMII_TX_DATA_BUS[1].rgmii_data_ddr/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y197    rgmii_send_module/RGMII_TX_DATA_BUS[2].rgmii_data_ddr/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y190    rgmii_send_module/RGMII_TX_DATA_BUS[3].rgmii_data_ddr/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y189    rgmii_send_module/rgmii_ctl_ddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][0]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][1]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][2]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][3]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][4]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][5]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][6]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][7]_srl21/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][0]_srl21/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][1]_srl21/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][2]_srl21/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][3]_srl21/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][4]_srl21/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][6]_srl21/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][0]_srl21/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][1]_srl21/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][2]_srl21/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][3]_srl21/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y142     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][4]_srl21/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X4Y143     udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[20][5]_srl21/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.236ns (31.741%)  route 0.508ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.360    -2.426    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.236    -2.190 r  idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.508    -1.683    idelayctrl_reset_sync
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.634     2.550    
                         clock uncertainty           -0.067     2.482    
    SLICE_X0Y184         FDRE (Setup_fdre_C_R)       -0.362     2.120    idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.236ns (31.741%)  route 0.508ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.360    -2.426    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.236    -2.190 r  idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.508    -1.683    idelayctrl_reset_sync
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.634     2.550    
                         clock uncertainty           -0.067     2.482    
    SLICE_X0Y184         FDRE (Setup_fdre_C_R)       -0.362     2.120    idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.236ns (31.741%)  route 0.508ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.360    -2.426    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.236    -2.190 r  idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.508    -1.683    idelayctrl_reset_sync
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.634     2.550    
                         clock uncertainty           -0.067     2.482    
    SLICE_X0Y184         FDRE (Setup_fdre_C_R)       -0.362     2.120    idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.236ns (31.741%)  route 0.508ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.360    -2.426    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.236    -2.190 r  idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.508    -1.683    idelayctrl_reset_sync
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.634     2.550    
                         clock uncertainty           -0.067     2.482    
    SLICE_X0Y184         FDRE (Setup_fdre_C_R)       -0.362     2.120    idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.236ns (31.741%)  route 0.508ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.360    -2.426    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.236    -2.190 r  idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.508    -1.683    idelayctrl_reset_sync
    SLICE_X0Y184         FDSE                                         r  idelayctrl_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDSE                                         r  idelayctrl_reset_reg/C
                         clock pessimism             -0.634     2.550    
                         clock uncertainty           -0.067     2.482    
    SLICE_X0Y184         FDSE (Setup_fdse_C_S)       -0.362     2.120    idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.236ns (35.964%)  route 0.420ns (64.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 3.184 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.360    -2.426    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.236    -2.190 r  idelayctrl_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.420    -1.770    idelayctrl_reset_gen/reset_sync_reg2
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.219     3.184    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/C
                         clock pessimism             -0.611     2.574    
                         clock uncertainty           -0.067     2.506    
    SLICE_X0Y185         FDPE (Setup_fdpe_C_D)       -0.061     2.445    idelayctrl_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.302ns (39.855%)  route 0.456ns (60.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.359    -2.427    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.259    -2.168 r  idelay_reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.456    -1.713    idelay_reset_cnt_reg_n_0_[0]
    SLICE_X0Y184         LUT4 (Prop_lut4_I1_O)        0.043    -1.670 r  idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.000    -1.670    idelayctrl_reset_i_1_n_0
    SLICE_X0Y184         FDSE                                         r  idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDSE                                         r  idelayctrl_reset_reg/C
                         clock pessimism             -0.611     2.573    
                         clock uncertainty           -0.067     2.505    
    SLICE_X0Y184         FDSE (Setup_fdse_C_D)        0.066     2.571    idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.362ns (48.458%)  route 0.385ns (51.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.359    -2.427    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.236    -2.191 f  idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.385    -1.806    idelay_reset_cnt_reg_n_0_[3]
    SLICE_X0Y184         LUT3 (Prop_lut3_I0_O)        0.126    -1.680 r  idelay_reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.680    idelay_reset_cnt[0]
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.611     2.573    
                         clock uncertainty           -0.067     2.505    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)        0.064     2.569    idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.569    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.362ns (48.719%)  route 0.381ns (51.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.359    -2.427    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.236    -2.191 f  idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.381    -1.810    idelay_reset_cnt_reg_n_0_[3]
    SLICE_X0Y184         LUT4 (Prop_lut4_I0_O)        0.126    -1.684 r  idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.684    idelay_reset_cnt[1]
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.611     2.573    
                         clock uncertainty           -0.067     2.505    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)        0.065     2.570    idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.366ns (48.733%)  route 0.385ns (51.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.359    -2.427    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.236    -2.191 r  idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.385    -1.806    idelay_reset_cnt_reg_n_0_[3]
    SLICE_X0Y184         LUT4 (Prop_lut4_I0_O)        0.130    -1.676 r  idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.676    idelay_reset_cnt[2]
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          1.218     3.183    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.611     2.573    
                         clock uncertainty           -0.067     2.505    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)        0.086     2.591    idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  4.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.118    -0.779 r  idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055    -0.724    idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.822    -0.787    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.109    -0.897    
    SLICE_X0Y185         FDPE (Hold_fdpe_C_D)         0.042    -0.855    idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.173ns (63.362%)  route 0.100ns (36.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.107    -0.790 f  idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.100    -0.690    idelay_reset_cnt_reg_n_0_[3]
    SLICE_X0Y184         LUT4 (Prop_lut4_I2_O)        0.066    -0.624 r  idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.000    -0.624    idelayctrl_reset_i_1_n_0
    SLICE_X0Y184         FDSE                                         r  idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.821    -0.788    clk_200
    SLICE_X0Y184         FDSE                                         r  idelayctrl_reset_reg/C
                         clock pessimism             -0.108    -0.897    
    SLICE_X0Y184         FDSE (Hold_fdse_C_D)         0.087    -0.810    idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.118    -0.779 r  idelay_reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.156    -0.623    idelay_reset_cnt_reg_n_0_[0]
    SLICE_X0Y184         LUT4 (Prop_lut4_I3_O)        0.027    -0.596 r  idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.596    idelay_reset_cnt[2]
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.821    -0.788    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.108    -0.897    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.096    -0.801    idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.739%)  route 0.156ns (51.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.118    -0.779 r  idelay_reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.156    -0.623    idelay_reset_cnt_reg_n_0_[0]
    SLICE_X0Y184         LUT4 (Prop_lut4_I1_O)        0.030    -0.593 r  idelay_reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.593    idelay_reset_cnt[3]
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.821    -0.788    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.108    -0.897    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.096    -0.801    idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.107    -0.790 r  idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.105    -0.684    idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.822    -0.787    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.109    -0.897    
    SLICE_X0Y185         FDPE (Hold_fdpe_C_D)         0.002    -0.895    idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.118    -0.779 f  idelay_reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.156    -0.623    idelay_reset_cnt_reg_n_0_[0]
    SLICE_X0Y184         LUT3 (Prop_lut3_I2_O)        0.028    -0.595 r  idelay_reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.595    idelay_reset_cnt[0]
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.821    -0.788    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.108    -0.897    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.087    -0.810    idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.118    -0.779 r  idelay_reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.156    -0.623    idelay_reset_cnt_reg_n_0_[0]
    SLICE_X0Y184         LUT4 (Prop_lut4_I3_O)        0.028    -0.595 r  idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.595    idelay_reset_cnt[1]
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.821    -0.788    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.108    -0.897    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.087    -0.810    idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.490%)  route 0.147ns (55.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.118    -0.779 r  idelayctrl_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.147    -0.631    idelayctrl_reset_gen/reset_sync_reg3
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.822    -0.787    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
                         clock pessimism             -0.109    -0.897    
    SLICE_X0Y185         FDPE (Hold_fdpe_C_D)         0.045    -0.852    idelayctrl_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.107ns (28.068%)  route 0.274ns (71.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.107    -0.790 r  idelayctrl_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.274    -0.515    idelayctrl_reset_gen/reset_sync_reg2
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.822    -0.787    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/C
                         clock pessimism             -0.109    -0.897    
    SLICE_X0Y185         FDPE (Hold_fdpe_C_D)         0.021    -0.876    idelayctrl_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelay_reset_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.107ns (26.129%)  route 0.303ns (73.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.615    -0.897    idelayctrl_reset_gen/clk
    SLICE_X0Y185         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDPE (Prop_fdpe_C_Q)         0.107    -0.790 r  idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.303    -0.487    idelayctrl_reset_sync
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout4_buf/O
                         net (fo=11, routed)          0.821    -0.788    clk_200
    SLICE_X0Y184         FDRE                                         r  idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.096    -0.885    
    SLICE_X0Y184         FDRE (Hold_fdre_C_R)        -0.030    -0.915    idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  idelayctrl_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X0Y184     idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X0Y184     idelay_reset_cnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X0Y184     idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X0Y184     idelay_reset_cnt_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  idelayctrl_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y184     idelay_reset_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y184     idelay_reset_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync4/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y184     idelay_reset_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y184     idelay_reset_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelayctrl_reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     idelay_reset_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y185     idelayctrl_reset_gen/reset_sync0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y20   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  phy1_rx_clk
  To Clock:  phy1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 phy1_rgmii_rx_data[3]
                            (input port clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_receive_module/RGMII_RX_DATA_BUS[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk fall@4.000ns)
  Data Path Delay:        2.369ns  (logic 2.369ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            2.800ns
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 9.274 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk fall edge)
                                                      4.000     4.000 f  
                         input delay                  2.800     6.800    
    AB12                                              0.000     6.800 r  phy1_rgmii_rx_data[3] (IN)
                         net (fo=0)                   0.000     6.800    rgmii_receive_module/phy1_rgmii_rx_data[3]
    AB12                 IBUF (Prop_ibuf_I_O)         0.693     7.493 r  rgmii_receive_module/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     7.493    rgmii_receive_module/p_0_out
    IDELAY_X0Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     9.169 r  rgmii_receive_module/RGMII_RX_DATA_BUS[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.169    rgmii_receive_module/RGMII_rx_data_delay_3
    ILOGIC_X0Y196        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     8.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     8.666    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     9.148 r  rgmii_receive_module/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.126     9.274    rgmii_receive_module/RGMII_rx_clk_bufio
    ILOGIC_X0Y196        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     9.274    
                         clock uncertainty           -0.035     9.238    
    ILOGIC_X0Y196        IDDR (Setup_iddr_C_D)       -0.003     9.235    rgmii_receive_module/RGMII_RX_DATA_BUS[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 phy1_rgmii_rx_data[2]
                            (input port clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_receive_module/RGMII_RX_DATA_BUS[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk fall@4.000ns)
  Data Path Delay:        2.348ns  (logic 2.348ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            2.800ns
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 9.266 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk fall edge)
                                                      4.000     4.000 f  
                         input delay                  2.800     6.800    
    AD15                                              0.000     6.800 r  phy1_rgmii_rx_data[2] (IN)
                         net (fo=0)                   0.000     6.800    rgmii_receive_module/phy1_rgmii_rx_data[2]
    AD15                 IBUF (Prop_ibuf_I_O)         0.673     7.473 r  rgmii_receive_module/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     7.473    rgmii_receive_module/p_1_out
    IDELAY_X0Y169        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     9.148 r  rgmii_receive_module/RGMII_RX_DATA_BUS[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.148    rgmii_receive_module/RGMII_rx_data_delay_2
    ILOGIC_X0Y169        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     8.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     8.666    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     9.148 r  rgmii_receive_module/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     9.266    rgmii_receive_module/RGMII_rx_clk_bufio
    ILOGIC_X0Y169        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     9.266    
                         clock uncertainty           -0.035     9.230    
    ILOGIC_X0Y169        IDDR (Setup_iddr_C_D)       -0.003     9.227    rgmii_receive_module/RGMII_RX_DATA_BUS[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 phy1_rgmii_rx_data[1]
                            (input port clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_receive_module/RGMII_RX_DATA_BUS[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk fall@4.000ns)
  Data Path Delay:        2.290ns  (logic 2.290ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            2.800ns
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk fall edge)
                                                      4.000     4.000 f  
                         input delay                  2.800     6.800    
    Y17                                               0.000     6.800 r  phy1_rgmii_rx_data[1] (IN)
                         net (fo=0)                   0.000     6.800    rgmii_receive_module/phy1_rgmii_rx_data[1]
    Y17                  IBUF (Prop_ibuf_I_O)         0.614     7.414 r  rgmii_receive_module/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     7.414    rgmii_receive_module/p_2_out
    IDELAY_X0Y162        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     9.090 r  rgmii_receive_module/RGMII_RX_DATA_BUS[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.090    rgmii_receive_module/RGMII_rx_data_delay_1
    ILOGIC_X0Y162        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     8.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     8.666    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     9.148 r  rgmii_receive_module/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     9.271    rgmii_receive_module/RGMII_rx_clk_bufio
    ILOGIC_X0Y162        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     9.271    
                         clock uncertainty           -0.035     9.235    
    ILOGIC_X0Y162        IDDR (Setup_iddr_C_D)       -0.003     9.232    rgmii_receive_module/RGMII_RX_DATA_BUS[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 phy1_rgmii_rx_data[0]
                            (input port clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_receive_module/RGMII_RX_DATA_BUS[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk fall@4.000ns)
  Data Path Delay:        2.289ns  (logic 2.289ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            2.800ns
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 9.275 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk fall edge)
                                                      4.000     4.000 f  
                         input delay                  2.800     6.800    
    W15                                               0.000     6.800 r  phy1_rgmii_rx_data[0] (IN)
                         net (fo=0)                   0.000     6.800    rgmii_receive_module/phy1_rgmii_rx_data[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.614     7.414 r  rgmii_receive_module/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     7.414    rgmii_receive_module/p_3_out
    IDELAY_X0Y151        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     9.089 r  rgmii_receive_module/RGMII_RX_DATA_BUS[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.089    rgmii_receive_module/RGMII_rx_data_delay_0
    ILOGIC_X0Y151        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     8.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     8.666    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     9.148 r  rgmii_receive_module/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     9.275    rgmii_receive_module/RGMII_rx_clk_bufio
    ILOGIC_X0Y151        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     9.275    
                         clock uncertainty           -0.035     9.239    
    ILOGIC_X0Y151        IDDR (Setup_iddr_C_D)       -0.003     9.236    rgmii_receive_module/RGMII_RX_DATA_BUS[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 phy1_rgmii_rx_ctl
                            (input port clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_receive_module/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk fall@4.000ns)
  Data Path Delay:        2.279ns  (logic 2.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            2.800ns
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 9.275 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk fall edge)
                                                      4.000     4.000 f  
                         input delay                  2.800     6.800    
    W16                                               0.000     6.800 r  phy1_rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     6.800    rgmii_receive_module/phy1_rgmii_rx_ctl
    W16                  IBUF (Prop_ibuf_I_O)         0.603     7.403 r  rgmii_receive_module/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     7.403    rgmii_receive_module/RGMII_rx_ctrl_ibuf
    IDELAY_X0Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     9.079 r  rgmii_receive_module/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     9.079    rgmii_receive_module/RGMII_rx_ctrl_delay
    ILOGIC_X0Y152        IDDR                                         r  rgmii_receive_module/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     8.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     8.666    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     9.148 r  rgmii_receive_module/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     9.275    rgmii_receive_module/RGMII_rx_clk_bufio
    ILOGIC_X0Y152        IDDR                                         r  rgmii_receive_module/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     9.275    
                         clock uncertainty           -0.035     9.239    
    ILOGIC_X0Y152        IDDR (Setup_iddr_C_D)       -0.003     9.236    rgmii_receive_module/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.210ns (43.438%)  route 2.878ns (56.562%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.317     4.617    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X26Y145        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y145        FDCE (Prop_fdce_C_Q)         0.259     4.876 r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/Q
                         net (fo=7, routed)           0.618     5.494    udp_ip_protocol_stack/ip_layer/ip_send_module/p_0_in0_in[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I2_O)        0.043     5.537 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.537    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.793 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.793    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.847 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.847    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0_n_0
    SLICE_X20Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.998 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1/O[3]
                         net (fo=4, routed)           0.591     6.589    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1_n_4
    SLICE_X26Y146        LUT5 (Prop_lut5_I1_O)        0.128     6.717 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3/O
                         net (fo=2, routed)           0.476     7.193    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.345     7.538 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.538    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.704 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__3/O[1]
                         net (fo=2, routed)           0.432     8.136    udp_ip_protocol_stack/ip_layer/ip_send_module/p_1_in[1]
    SLICE_X24Y143        LUT2 (Prop_lut2_I0_O)        0.123     8.259 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13/O
                         net (fo=1, routed)           0.000     8.259    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13_n_0
    SLICE_X24Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.526 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.526    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8_n_0
    SLICE_X24Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.579 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.579    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.632 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.632    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.781 f  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_17/O[3]
                         net (fo=1, routed)           0.343     9.124    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/O[2]
    SLICE_X22Y148        LUT6 (Prop_lut6_I3_O)        0.120     9.244 r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[7]_i_7/O
                         net (fo=1, routed)           0.418     9.662    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[7]_i_7_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I1_O)        0.043     9.705 r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[7]_i_2/O
                         net (fo=1, routed)           0.000     9.705    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out0_in[7]
    SLICE_X23Y144        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X23Y144        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X23Y144        FDCE (Setup_fdce_C_D)        0.034    12.570    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 2.176ns (42.533%)  route 2.940ns (57.467%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 12.227 - 8.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.317     4.617    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X26Y145        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y145        FDCE (Prop_fdce_C_Q)         0.259     4.876 r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/Q
                         net (fo=7, routed)           0.618     5.494    udp_ip_protocol_stack/ip_layer/ip_send_module/p_0_in0_in[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I2_O)        0.043     5.537 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.537    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.793 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.793    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.847 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.847    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0_n_0
    SLICE_X20Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.998 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1/O[3]
                         net (fo=4, routed)           0.591     6.589    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1_n_4
    SLICE_X26Y146        LUT5 (Prop_lut5_I1_O)        0.128     6.717 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3/O
                         net (fo=2, routed)           0.476     7.193    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.345     7.538 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.538    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.704 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__3/O[1]
                         net (fo=2, routed)           0.432     8.136    udp_ip_protocol_stack/ip_layer/ip_send_module/p_1_in[1]
    SLICE_X24Y143        LUT2 (Prop_lut2_I0_O)        0.123     8.259 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13/O
                         net (fo=1, routed)           0.000     8.259    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13_n_0
    SLICE_X24Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.526 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.526    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8_n_0
    SLICE_X24Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.579 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.579    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.632 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.632    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.743 f  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_17/O[0]
                         net (fo=1, routed)           0.377     9.120    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_17_n_7
    SLICE_X23Y147        LUT6 (Prop_lut6_I4_O)        0.124     9.244 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[4]_i_2/O
                         net (fo=1, routed)           0.447     9.690    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out_reg[4]
    SLICE_X18Y144        LUT6 (Prop_lut6_I0_O)        0.043     9.733 r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     9.733    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out0_in[4]
    SLICE_X18Y144        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.187    12.227    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X18Y144        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4]/C
                         clock pessimism              0.347    12.573    
                         clock uncertainty           -0.035    12.538    
    SLICE_X18Y144        FDCE (Setup_fdce_C_D)        0.065    12.603    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 2.121ns (42.035%)  route 2.925ns (57.965%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.317     4.617    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X26Y145        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y145        FDCE (Prop_fdce_C_Q)         0.259     4.876 r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/Q
                         net (fo=7, routed)           0.618     5.494    udp_ip_protocol_stack/ip_layer/ip_send_module/p_0_in0_in[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I2_O)        0.043     5.537 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.537    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.793 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.793    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.847 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.847    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0_n_0
    SLICE_X20Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.998 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1/O[3]
                         net (fo=4, routed)           0.591     6.589    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1_n_4
    SLICE_X26Y146        LUT5 (Prop_lut5_I1_O)        0.128     6.717 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3/O
                         net (fo=2, routed)           0.476     7.193    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.345     7.538 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.538    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.704 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__3/O[1]
                         net (fo=2, routed)           0.432     8.136    udp_ip_protocol_stack/ip_layer/ip_send_module/p_1_in[1]
    SLICE_X24Y143        LUT2 (Prop_lut2_I0_O)        0.123     8.259 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13/O
                         net (fo=1, routed)           0.000     8.259    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13_n_0
    SLICE_X24Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.526 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.526    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8_n_0
    SLICE_X24Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.579 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.579    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.690 f  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.254     8.944    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out_reg[3]_0[2]
    SLICE_X24Y147        LUT6 (Prop_lut6_I3_O)        0.122     9.066 f  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[2]_i_2/O
                         net (fo=1, routed)           0.554     9.620    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[2]_i_2_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.043     9.663 r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.663    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out0_in[2]
    SLICE_X20Y143        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X20Y143        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X20Y143        FDCE (Setup_fdce_C_D)        0.064    12.600    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.174ns (43.133%)  route 2.866ns (56.867%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.317     4.617    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X26Y145        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y145        FDCE (Prop_fdce_C_Q)         0.259     4.876 r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/Q
                         net (fo=7, routed)           0.618     5.494    udp_ip_protocol_stack/ip_layer/ip_send_module/p_0_in0_in[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I2_O)        0.043     5.537 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.537    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.793 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.793    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.847 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.847    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0_n_0
    SLICE_X20Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.998 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1/O[3]
                         net (fo=4, routed)           0.591     6.589    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1_n_4
    SLICE_X26Y146        LUT5 (Prop_lut5_I1_O)        0.128     6.717 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3/O
                         net (fo=2, routed)           0.476     7.193    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.345     7.538 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.538    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.704 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__3/O[1]
                         net (fo=2, routed)           0.432     8.136    udp_ip_protocol_stack/ip_layer/ip_send_module/p_1_in[1]
    SLICE_X24Y143        LUT2 (Prop_lut2_I0_O)        0.123     8.259 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13/O
                         net (fo=1, routed)           0.000     8.259    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13_n_0
    SLICE_X24Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.526 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.526    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8_n_0
    SLICE_X24Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.579 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.579    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.632 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.632    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.743 f  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_17/O[2]
                         net (fo=1, routed)           0.374     9.117    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/O[1]
    SLICE_X23Y147        LUT6 (Prop_lut6_I1_O)        0.122     9.239 f  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[6]_i_2/O
                         net (fo=1, routed)           0.375     9.614    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[6]_i_2_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.043     9.657 r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     9.657    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out0_in[6]
    SLICE_X20Y143        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X20Y143        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X20Y143        FDCE (Setup_fdce_C_D)        0.065    12.601    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.230ns (44.686%)  route 2.760ns (55.314%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 12.227 - 8.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.317     4.617    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X26Y145        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y145        FDCE (Prop_fdce_C_Q)         0.259     4.876 r  udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]/Q
                         net (fo=7, routed)           0.618     5.494    udp_ip_protocol_stack/ip_layer/ip_send_module/p_0_in0_in[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I2_O)        0.043     5.537 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.537    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_i_6_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.793 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.793    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.847 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.847    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__0_n_0
    SLICE_X20Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.998 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1/O[3]
                         net (fo=4, routed)           0.591     6.589    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__0_carry__1_n_4
    SLICE_X26Y146        LUT5 (Prop_lut5_I1_O)        0.128     6.717 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3/O
                         net (fo=2, routed)           0.476     7.193    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.345     7.538 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.538    udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__2_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.704 r  udp_ip_protocol_stack/ip_layer/ip_send_module/checksum2__53_carry__3/O[1]
                         net (fo=2, routed)           0.432     8.136    udp_ip_protocol_stack/ip_layer/ip_send_module/p_1_in[1]
    SLICE_X24Y143        LUT2 (Prop_lut2_I0_O)        0.123     8.259 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13/O
                         net (fo=1, routed)           0.000     8.259    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3]_i_13_n_0
    SLICE_X24Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.526 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.526    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_8_n_0
    SLICE_X24Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.579 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.579    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_14_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.632 r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.632    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3]_i_6_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.798 f  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7]_i_17/O[1]
                         net (fo=1, routed)           0.187     8.985    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/O[0]
    SLICE_X24Y147        LUT6 (Prop_lut6_I3_O)        0.123     9.108 f  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[5]_i_2/O
                         net (fo=1, routed)           0.457     9.564    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[5]_i_2_n_0
    SLICE_X18Y144        LUT6 (Prop_lut6_I0_O)        0.043     9.607 r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/ip_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     9.607    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out0_in[5]
    SLICE_X18Y144        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.187    12.227    udp_ip_protocol_stack/ip_layer/ip_send_module/RGMII_reference_clk
    SLICE_X18Y144        FDCE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5]/C
                         clock pessimism              0.347    12.573    
                         clock uncertainty           -0.035    12.538    
    SLICE_X18Y144        FDCE (Setup_fdce_C_D)        0.066    12.604    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  2.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rgmii_receive_module/rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/valid_temp_reg2_reg_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.340ns (20.163%)  route 1.346ns (79.837%))
  Logic Levels:           0  
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  rgmii_receive_module/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.033    rgmii_receive_module/RGMII_rx_clk_bufio
    ILOGIC_X0Y152        IDDR                                         r  rgmii_receive_module/rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y152        IDDR (Prop_iddr_C_Q1)        0.340     3.373 r  rgmii_receive_module/rgmii_rx_ctl_in/Q1
                         net (fo=10, routed)          1.346     4.719    udp_ip_protocol_stack/mac_layer/mac_receive_module/GMII_data_valid
    SLICE_X4Y130         SRL16E                                       r  udp_ip_protocol_stack/mac_layer/mac_receive_module/valid_temp_reg2_reg_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.366     4.666    udp_ip_protocol_stack/mac_layer/mac_receive_module/RGMII_reference_clk
    SLICE_X4Y130         SRL16E                                       r  udp_ip_protocol_stack/mac_layer/mac_receive_module/valid_temp_reg2_reg_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/CLK
                         clock pessimism             -0.133     4.534    
    SLICE_X4Y130         SRL16E (Hold_srl16e_CLK_D)
                                                      0.134     4.668    udp_ip_protocol_stack/mac_layer/mac_receive_module/valid_temp_reg2_reg_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c
  -------------------------------------------------------------------
                         required time                         -4.668    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rgmii_receive_module/RGMII_RX_DATA_BUS[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg2_reg[5]_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.340ns (20.134%)  route 1.349ns (79.866%))
  Logic Levels:           0  
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  rgmii_receive_module/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.287     3.028    rgmii_receive_module/RGMII_rx_clk_bufio
    ILOGIC_X0Y162        IDDR                                         r  rgmii_receive_module/RGMII_RX_DATA_BUS[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y162        IDDR (Prop_iddr_C_Q2)        0.340     3.368 r  rgmii_receive_module/RGMII_RX_DATA_BUS[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.349     4.716    udp_ip_protocol_stack/mac_layer/mac_receive_module/GMII_rx_data[5]
    SLICE_X2Y151         SRL16E                                       r  udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg2_reg[5]_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.367     4.667    udp_ip_protocol_stack/mac_layer/mac_receive_module/RGMII_reference_clk
    SLICE_X2Y151         SRL16E                                       r  udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg2_reg[5]_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/CLK
                         clock pessimism             -0.133     4.535    
    SLICE_X2Y151         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     4.664    udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg2_reg[5]_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.716    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/arp_layer/arp_receive_module/SPA_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.801%)  route 0.251ns (66.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.582     1.810    udp_ip_protocol_stack/arp_layer/arp_receive_module/RGMII_reference_clk
    SLICE_X28Y150        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_receive_module/SPA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.100     1.910 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/SPA_reg[10]/Q
                         net (fo=2, routed)           0.251     2.160    udp_ip_protocol_stack/arp_layer/arp_receive_module/SPA[10]
    SLICE_X26Y149        LUT5 (Prop_lut5_I4_O)        0.028     2.188 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address[10]_i_1/O
                         net (fo=1, routed)           0.000     2.188    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address[10]_i_1_n_0
    SLICE_X26Y149        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.803     2.304    udp_ip_protocol_stack/arp_layer/arp_receive_module/RGMII_reference_clk
    SLICE_X26Y149        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address_reg[10]/C
                         clock pessimism             -0.274     2.031    
    SLICE_X26Y149        FDCE (Hold_fdce_C_D)         0.087     2.118    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.599     1.827    udp_ip_protocol_stack/udp_layer/udp_send_module/RGMII_reference_clk
    SLICE_X23Y136        FDCE                                         r  udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDCE (Prop_fdce_C_Q)         0.100     1.927 r  udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_reg[1]/Q
                         net (fo=1, routed)           0.095     2.021    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/d[1]
    SLICE_X22Y135        SRLC32E                                      r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.800     2.301    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/clk
    SLICE_X22Y135        SRLC32E                                      r  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/CLK
                         clock pessimism             -0.462     1.840    
    SLICE_X22Y135        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.942    udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][1]_srl19
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][5]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.598     1.826    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y133        FDRE                                         r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDRE (Prop_fdre_C_Q)         0.100     1.926 r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.095     2.020    udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/d[5]
    SLICE_X22Y134        SRL16E                                       r  udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][5]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.799     2.300    udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/clk
    SLICE_X22Y134        SRL16E                                       r  udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][5]_srl7/CLK
                         clock pessimism             -0.462     1.839    
    SLICE_X22Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.938    udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][5]_srl7
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg3_reg[7]_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg3_reg_c/C
                            (rising edge-triggered cell FDRE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/GMII_rx_data_delay_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.181ns (47.630%)  route 0.199ns (52.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.620     1.848    udp_ip_protocol_stack/mac_layer/mac_receive_module/RGMII_reference_clk
    SLICE_X2Y151         FDRE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg3_reg[7]_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg3_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.107     1.955 r  udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg3_reg[7]_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg3_reg_c/Q
                         net (fo=1, routed)           0.199     2.154    udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg3_reg[7]_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg3_reg_c_n_0
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.074     2.228 r  udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg3_reg_gate/O
                         net (fo=1, routed)           0.000     2.228    udp_ip_protocol_stack/mac_layer/mac_receive_module/data_temp_reg3_reg_gate_n_0
    SLICE_X1Y149         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/GMII_rx_data_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.841     2.342    udp_ip_protocol_stack/mac_layer/mac_receive_module/RGMII_reference_clk
    SLICE_X1Y149         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/GMII_rx_data_delay_reg[7]/C
                         clock pessimism             -0.274     2.069    
    SLICE_X1Y149         FDCE (Hold_fdce_C_D)         0.075     2.144    udp_ip_protocol_stack/mac_layer/mac_receive_module/GMII_rx_data_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.585     1.813    udp_ip_protocol_stack/arp_layer/arp_send_module/RGMII_reference_clk
    SLICE_X13Y162        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDCE (Prop_fdce_C_Q)         0.100     1.913 r  udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[20]/Q
                         net (fo=1, routed)           0.055     1.967    udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg_n_0_[20]
    SLICE_X12Y162        LUT5 (Prop_lut5_I1_O)        0.028     1.995 r  udp_ip_protocol_stack/arp_layer/arp_send_module/THA[20]_i_1/O
                         net (fo=1, routed)           0.000     1.995    udp_ip_protocol_stack/arp_layer/arp_send_module/THA[20]_i_1_n_0
    SLICE_X12Y162        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.790     2.291    udp_ip_protocol_stack/arp_layer/arp_send_module/RGMII_reference_clk
    SLICE_X12Y162        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[20]/C
                         clock pessimism             -0.468     1.824    
    SLICE_X12Y162        FDCE (Hold_fdce_C_D)         0.087     1.911    udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/send_buffer/send_mac_address_temp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.126%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.587     1.815    udp_ip_protocol_stack/send_buffer/RGMII_reference_clk
    SLICE_X9Y158         FDCE                                         r  udp_ip_protocol_stack/send_buffer/send_mac_address_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDCE (Prop_fdce_C_Q)         0.100     1.915 r  udp_ip_protocol_stack/send_buffer/send_mac_address_temp_reg[13]/Q
                         net (fo=1, routed)           0.055     1.969    udp_ip_protocol_stack/send_buffer/send_mac_address_temp_reg_n_0_[13]
    SLICE_X8Y158         LUT6 (Prop_lut6_I0_O)        0.028     1.997 r  udp_ip_protocol_stack/send_buffer/send_dst_mac_address[13]_i_1/O
                         net (fo=1, routed)           0.000     1.997    udp_ip_protocol_stack/send_buffer/send_dst_mac_address[13]_i_1_n_0
    SLICE_X8Y158         FDCE                                         r  udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.793     2.294    udp_ip_protocol_stack/send_buffer/RGMII_reference_clk
    SLICE_X8Y158         FDCE                                         r  udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[13]/C
                         clock pessimism             -0.469     1.826    
    SLICE_X8Y158         FDCE (Hold_fdce_C_D)         0.087     1.913    udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/arp_layer/arp_send_module/arp_dst_mac_address_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.588     1.816    udp_ip_protocol_stack/arp_layer/arp_send_module/RGMII_reference_clk
    SLICE_X11Y156        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/arp_dst_mac_address_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDCE (Prop_fdce_C_Q)         0.100     1.916 r  udp_ip_protocol_stack/arp_layer/arp_send_module/arp_dst_mac_address_reg[45]/Q
                         net (fo=1, routed)           0.055     1.970    udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[47]_1[45]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.028     1.998 r  udp_ip_protocol_stack/send_buffer/send_dst_mac_address[45]_i_1/O
                         net (fo=1, routed)           0.000     1.998    udp_ip_protocol_stack/send_buffer/send_dst_mac_address[45]_i_1_n_0
    SLICE_X10Y156        FDCE                                         r  udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.794     2.295    udp_ip_protocol_stack/send_buffer/RGMII_reference_clk
    SLICE_X10Y156        FDCE                                         r  udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[45]/C
                         clock pessimism             -0.469     1.827    
    SLICE_X10Y156        FDCE (Hold_fdce_C_D)         0.087     1.914    udp_ip_protocol_stack/send_buffer/send_dst_mac_address_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.584     1.812    udp_ip_protocol_stack/arp_layer/arp_send_module/RGMII_reference_clk
    SLICE_X23Y159        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y159        FDCE (Prop_fdce_C_Q)         0.100     1.912 r  udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[27]/Q
                         net (fo=1, routed)           0.056     1.967    udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg_n_0_[27]
    SLICE_X22Y159        LUT5 (Prop_lut5_I1_O)        0.028     1.995 r  udp_ip_protocol_stack/arp_layer/arp_send_module/THA[27]_i_1/O
                         net (fo=1, routed)           0.000     1.995    udp_ip_protocol_stack/arp_layer/arp_send_module/THA[27]_i_1_n_0
    SLICE_X22Y159        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.791     2.292    udp_ip_protocol_stack/arp_layer/arp_send_module/RGMII_reference_clk
    SLICE_X22Y159        FDCE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[27]/C
                         clock pessimism             -0.470     1.823    
    SLICE_X22Y159        FDCE (Hold_fdce_C_D)         0.087     1.910    udp_ip_protocol_stack/arp_layer/arp_send_module/THA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy1_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy1_rgmii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X1Y50   udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X1Y50   udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y26   udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y26   udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y24   udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y24   udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y58   udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y30   udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y50   udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y50   udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][2]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][4]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][5]_srl19/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y134  udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y134  udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][1]_srl7/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][2]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][4]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X22Y135  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][5]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X4Y130   udp_ip_protocol_stack/mac_layer/mac_receive_module/valid_temp_reg2_reg_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X4Y130   udp_ip_protocol_stack/mac_layer/mac_receive_module/valid_temp_reg2_reg_srl2_udp_ip_protocol_stack_mac_layer_mac_receive_module_data_temp_reg2_reg_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][0]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][0]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][3]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][3]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][6]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][6]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][7]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X20Y137  udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/U0/i_synth/i_bb_inst/f0.srl_sig_reg[18][7]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[2].rgmii_data_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[2]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (phy_tx_clk fall@4.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.359ns  (logic 3.359ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.900ns
  Clock Path Skew:        2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 13.306 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.302ns = ( 1.698 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     4.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.121    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.214 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.484     1.698    rgmii_send_module/CLK
    OLOGIC_X0Y197        ODDR                                         f  rgmii_send_module/RGMII_TX_DATA_BUS[2].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y197        ODDR (Prop_oddr_C_Q)         0.366     2.064 r  rgmii_send_module/RGMII_TX_DATA_BUS[2].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000     2.064    rgmii_send_module/p_2_in
    Y11                  OBUF (Prop_obuf_I_O)         2.993     5.056 r  rgmii_send_module/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.056    phy1_rgmii_tx_data[2]
    Y11                                                               r  phy1_rgmii_tx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.288     2.253    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318     2.571 f  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     2.571    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734     5.306 f  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.306    phy1_rgmii_tx_clk
    Y12                                                               f  phy1_rgmii_tx_clk (OUT)
                         clock pessimism             -0.612     4.694    
                         output delay                 0.900     5.594    
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[3].rgmii_data_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[3]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (phy_tx_clk fall@4.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.358ns  (logic 3.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.900ns
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 13.306 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     4.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.121    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.214 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.482     1.696    rgmii_send_module/CLK
    OLOGIC_X0Y190        ODDR                                         f  rgmii_send_module/RGMII_TX_DATA_BUS[3].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.366     2.062 r  rgmii_send_module/RGMII_TX_DATA_BUS[3].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000     2.062    rgmii_send_module/p_3_in
    W13                  OBUF (Prop_obuf_I_O)         2.992     5.054 r  rgmii_send_module/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.054    phy1_rgmii_tx_data[3]
    W13                                                               r  phy1_rgmii_tx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.288     2.253    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318     2.571 f  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     2.571    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734     5.306 f  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.306    phy1_rgmii_tx_clk
    Y12                                                               f  phy1_rgmii_tx_clk (OUT)
                         clock pessimism             -0.612     4.694    
                         output delay                 0.900     5.594    
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 rgmii_send_module/rgmii_ctl_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_ctl
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (phy_tx_clk fall@4.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.358ns  (logic 3.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.900ns
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 13.306 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     4.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.121    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.214 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.482     1.696    rgmii_send_module/CLK
    OLOGIC_X0Y189        ODDR                                         f  rgmii_send_module/rgmii_ctl_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        ODDR (Prop_oddr_C_Q)         0.366     2.062 r  rgmii_send_module/rgmii_ctl_ddr/Q
                         net (fo=1, routed)           0.000     2.062    rgmii_send_module/RGMII_tx_ctrl_obuf
    Y13                  OBUF (Prop_obuf_I_O)         2.992     5.054 r  rgmii_send_module/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     5.054    phy1_rgmii_tx_ctl
    Y13                                                               r  phy1_rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.288     2.253    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318     2.571 f  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     2.571    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734     5.306 f  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.306    phy1_rgmii_tx_clk
    Y12                                                               f  phy1_rgmii_tx_clk (OUT)
                         clock pessimism             -0.612     4.694    
                         output delay                 0.900     5.594    
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[0].rgmii_data_ddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[0]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 3.360ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.900ns
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 9.306 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.612ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.479    -2.307    rgmii_send_module/CLK
    OLOGIC_X0Y166        ODDR                                         r  rgmii_send_module/RGMII_TX_DATA_BUS[0].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.366    -1.941 r  rgmii_send_module/RGMII_TX_DATA_BUS[0].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000    -1.941    rgmii_send_module/p_0_in
    AE16                 OBUF (Prop_obuf_I_O)         2.994     1.053 r  rgmii_send_module/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     1.053    phy1_rgmii_tx_data[0]
    AE16                                                              r  phy1_rgmii_tx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 f  
    C8                                                0.000     0.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     0.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -4.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    -3.118    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.035 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.288    -1.747    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    -1.429 r  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    -1.429    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734     1.306 r  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     1.306    phy1_rgmii_tx_clk
    Y12                                                               r  phy1_rgmii_tx_clk (OUT)
                         clock pessimism             -0.612     0.694    
                         output delay                 0.900     1.594    
  -------------------------------------------------------------------
                         required time                          1.594    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[1].rgmii_data_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[1]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (phy_tx_clk fall@4.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.353ns  (logic 3.353ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.900ns
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 13.306 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 1.693 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     4.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.121    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.214 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.479     1.693    rgmii_send_module/CLK
    OLOGIC_X0Y165        ODDR                                         f  rgmii_send_module/RGMII_TX_DATA_BUS[1].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y165        ODDR (Prop_oddr_C_Q)         0.366     2.059 r  rgmii_send_module/RGMII_TX_DATA_BUS[1].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000     2.059    rgmii_send_module/p_1_in
    AE15                 OBUF (Prop_obuf_I_O)         2.987     5.045 r  rgmii_send_module/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.045    phy1_rgmii_tx_data[1]
    AE15                                                              r  phy1_rgmii_tx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.288     2.253    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318     2.571 f  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     2.571    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.734     5.306 f  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.306    phy1_rgmii_tx_clk
    Y12                                                               f  phy1_rgmii_tx_clk (OUT)
                         clock pessimism             -0.612     4.694    
                         output delay                 0.900     5.594    
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  0.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[1].rgmii_data_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[1]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (phy_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.047ns  (logic 3.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.900ns
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    -1.751ns = ( 2.249 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.284     2.249    rgmii_send_module/CLK
    OLOGIC_X0Y165        ODDR                                         f  rgmii_send_module/RGMII_TX_DATA_BUS[1].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y165        ODDR (Prop_oddr_C_Q)         0.318     2.567 r  rgmii_send_module/RGMII_TX_DATA_BUS[1].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000     2.567    rgmii_send_module/p_1_in
    AE15                 OBUF (Prop_obuf_I_O)         2.729     5.297 r  rgmii_send_module/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.297    phy1_rgmii_tx_data[1]
    AE15                                                              r  phy1_rgmii_tx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 f  
    C8                                                0.000     0.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.484    -2.302    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    -1.936 r  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    -1.936    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992     1.056 r  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     1.056    phy1_rgmii_tx_clk
    Y12                                                               r  phy1_rgmii_tx_clk (OUT)
                         clock pessimism              0.612     1.667    
                         clock uncertainty            0.072     1.739    
                         output delay                 2.900     4.639    
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           5.297    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[0].rgmii_data_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[0]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (phy_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.055ns  (logic 3.055ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.900ns
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    -1.751ns = ( 2.249 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.284     2.249    rgmii_send_module/CLK
    OLOGIC_X0Y166        ODDR                                         f  rgmii_send_module/RGMII_TX_DATA_BUS[0].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.318     2.567 r  rgmii_send_module/RGMII_TX_DATA_BUS[0].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000     2.567    rgmii_send_module/p_0_in
    AE16                 OBUF (Prop_obuf_I_O)         2.737     5.304 r  rgmii_send_module/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.304    phy1_rgmii_tx_data[0]
    AE16                                                              r  phy1_rgmii_tx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 f  
    C8                                                0.000     0.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.484    -2.302    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    -1.936 r  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    -1.936    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992     1.056 r  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     1.056    phy1_rgmii_tx_clk
    Y12                                                               r  phy1_rgmii_tx_clk (OUT)
                         clock pessimism              0.612     1.667    
                         clock uncertainty            0.072     1.739    
                         output delay                 2.900     4.639    
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 rgmii_send_module/rgmii_ctl_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_ctl
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (phy_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.900ns
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    -1.749ns = ( 2.251 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.286     2.251    rgmii_send_module/CLK
    OLOGIC_X0Y189        ODDR                                         f  rgmii_send_module/rgmii_ctl_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        ODDR (Prop_oddr_C_Q)         0.318     2.569 r  rgmii_send_module/rgmii_ctl_ddr/Q
                         net (fo=1, routed)           0.000     2.569    rgmii_send_module/RGMII_tx_ctrl_obuf
    Y13                  OBUF (Prop_obuf_I_O)         2.735     5.304 r  rgmii_send_module/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     5.304    phy1_rgmii_tx_ctl
    Y13                                                               r  phy1_rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 f  
    C8                                                0.000     0.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.484    -2.302    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    -1.936 r  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    -1.936    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992     1.056 r  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     1.056    phy1_rgmii_tx_clk
    Y12                                                               r  phy1_rgmii_tx_clk (OUT)
                         clock pessimism              0.612     1.667    
                         clock uncertainty            0.072     1.739    
                         output delay                 2.900     4.639    
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[3].rgmii_data_ddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[3]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (phy_tx_clk fall@4.000ns - clk_out2_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.900ns
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 5.056 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.749ns = ( 6.251 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.286     6.251    rgmii_send_module/CLK
    OLOGIC_X0Y190        ODDR                                         r  rgmii_send_module/RGMII_TX_DATA_BUS[3].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.318     6.569 r  rgmii_send_module/RGMII_TX_DATA_BUS[3].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000     6.569    rgmii_send_module/p_3_in
    W13                  OBUF (Prop_obuf_I_O)         2.735     9.304 r  rgmii_send_module/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.304    phy1_rgmii_tx_data[3]
    W13                                                               r  phy1_rgmii_tx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     4.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.121    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.214 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.484     1.698    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366     2.064 f  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     2.064    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992     5.056 f  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.056    phy1_rgmii_tx_clk
    Y12                                                               f  phy1_rgmii_tx_clk (OUT)
                         clock pessimism              0.612     5.667    
                         clock uncertainty            0.072     5.739    
                         output delay                 2.900     8.639    
  -------------------------------------------------------------------
                         required time                         -8.639    
                         arrival time                           9.304    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 rgmii_send_module/RGMII_TX_DATA_BUS[2].rgmii_data_ddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy1_rgmii_tx_data[2]
                            (output port clocked by phy_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (phy_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 fall@4.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.900ns
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    -1.747ns = ( 2.253 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    C8                                                0.000     4.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     4.624 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516    -0.906 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     0.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.965 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.288     2.253    rgmii_send_module/CLK
    OLOGIC_X0Y197        ODDR                                         f  rgmii_send_module/RGMII_TX_DATA_BUS[2].rgmii_data_ddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y197        ODDR (Prop_oddr_C_Q)         0.318     2.571 r  rgmii_send_module/RGMII_TX_DATA_BUS[2].rgmii_data_ddr/Q
                         net (fo=1, routed)           0.000     2.571    rgmii_send_module/p_2_in
    Y11                  OBUF (Prop_obuf_I_O)         2.735     5.306 r  rgmii_send_module/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.306    phy1_rgmii_tx_data[2]
    Y11                                                               r  phy1_rgmii_tx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 f  
    C8                                                0.000     0.000 f  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.484    -2.302    rgmii_send_module/CLK
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    -1.936 r  rgmii_send_module/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    -1.936    rgmii_send_module/RGMII_tx_clk_obuf
    Y12                  OBUF (Prop_obuf_I_O)         2.992     1.056 r  rgmii_send_module/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     1.056    phy1_rgmii_tx_clk
    Y12                                                               r  phy1_rgmii_tx_clk (OUT)
                         clock pessimism              0.612     1.667    
                         clock uncertainty            0.072     1.739    
                         output delay                 2.900     4.639    
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           5.306    
  -------------------------------------------------------------------
                         slack                                  0.667    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.259ns (20.010%)  route 1.035ns (79.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          1.035    -1.121    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X7Y139         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.239     6.204    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y139         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.666     5.539    
                         clock uncertainty           -0.072     5.467    
    SLICE_X7Y139         FDPE (Recov_fdpe_C_PRE)     -0.178     5.289    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.259ns (20.010%)  route 1.035ns (79.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          1.035    -1.121    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X7Y139         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.239     6.204    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y139         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.666     5.539    
                         clock uncertainty           -0.072     5.467    
    SLICE_X7Y139         FDPE (Recov_fdpe_C_PRE)     -0.178     5.289    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.259ns (20.010%)  route 1.035ns (79.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          1.035    -1.121    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X7Y139         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.239     6.204    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y139         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.666     5.539    
                         clock uncertainty           -0.072     5.467    
    SLICE_X7Y139         FDPE (Recov_fdpe_C_PRE)     -0.178     5.289    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.259ns (20.010%)  route 1.035ns (79.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          1.035    -1.121    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X7Y139         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.239     6.204    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y139         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.666     5.539    
                         clock uncertainty           -0.072     5.467    
    SLICE_X7Y139         FDPE (Recov_fdpe_C_PRE)     -0.178     5.289    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.259ns (21.163%)  route 0.965ns (78.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.965    -1.192    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X5Y141         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.240     6.205    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y141         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.666     5.540    
                         clock uncertainty           -0.072     5.468    
    SLICE_X5Y141         FDCE (Recov_fdce_C_CLR)     -0.212     5.256    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.256    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.259ns (21.163%)  route 0.965ns (78.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.965    -1.192    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X5Y141         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.240     6.205    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y141         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.666     5.540    
                         clock uncertainty           -0.072     5.468    
    SLICE_X5Y141         FDCE (Recov_fdce_C_CLR)     -0.212     5.256    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          5.256    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.259ns (21.163%)  route 0.965ns (78.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.965    -1.192    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X5Y141         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.240     6.205    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y141         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.666     5.540    
                         clock uncertainty           -0.072     5.468    
    SLICE_X5Y141         FDPE (Recov_fdpe_C_PRE)     -0.178     5.290    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.259ns (21.163%)  route 0.965ns (78.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.965    -1.192    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X5Y141         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.240     6.205    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y141         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.666     5.540    
                         clock uncertainty           -0.072     5.468    
    SLICE_X5Y141         FDPE (Recov_fdpe_C_PRE)     -0.178     5.290    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.259ns (21.347%)  route 0.954ns (78.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.954    -1.202    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X6Y140         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.240     6.205    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y140         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.666     5.540    
                         clock uncertainty           -0.072     5.468    
    SLICE_X6Y140         FDPE (Recov_fdpe_C_PRE)     -0.187     5.281    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.259ns (21.347%)  route 0.954ns (78.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.371    -2.415    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDPE (Prop_fdpe_C_Q)         0.259    -2.156 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.954    -1.202    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X6Y140         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    C8                                                0.000     8.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     8.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     3.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     4.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         1.240     6.205    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y140         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.666     5.540    
                         clock uncertainty           -0.072     5.468    
    SLICE_X6Y140         FDCE (Recov_fdce_C_CLR)     -0.154     5.314    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.314    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  6.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y145         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDPE (Prop_fdpe_C_Q)         0.091    -0.815 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092    -0.722    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X9Y146         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.807    -0.802    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.089    -0.892    
    SLICE_X9Y146         FDCE (Remov_fdce_C_CLR)     -0.107    -0.999    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y145         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDPE (Prop_fdpe_C_Q)         0.091    -0.815 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092    -0.722    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X9Y146         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.807    -0.802    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.089    -0.892    
    SLICE_X9Y146         FDCE (Remov_fdce_C_CLR)     -0.107    -0.999    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y145         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDPE (Prop_fdpe_C_Q)         0.091    -0.815 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092    -0.722    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X9Y146         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.807    -0.802    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.089    -0.892    
    SLICE_X9Y146         FDPE (Remov_fdpe_C_PRE)     -0.110    -1.002    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.352%)  route 0.209ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.806 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=104, routed)         0.209    -0.596    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X6Y146         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.838    -0.771    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y146         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.070    -0.842    
    SLICE_X6Y146         FDCE (Remov_fdce_C_CLR)     -0.050    -0.892    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.352%)  route 0.209ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.806 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=104, routed)         0.209    -0.596    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X6Y146         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.838    -0.771    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y146         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.070    -0.842    
    SLICE_X6Y146         FDCE (Remov_fdce_C_CLR)     -0.050    -0.892    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.352%)  route 0.209ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.806 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=104, routed)         0.209    -0.596    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X6Y146         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.838    -0.771    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.070    -0.842    
    SLICE_X6Y146         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.894    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.894    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.352%)  route 0.209ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.806 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=104, routed)         0.209    -0.596    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X6Y146         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.838    -0.771    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.070    -0.842    
    SLICE_X6Y146         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.894    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.894    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.352%)  route 0.209ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.806 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=104, routed)         0.209    -0.596    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X6Y146         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.838    -0.771    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X6Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.070    -0.842    
    SLICE_X6Y146         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.894    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.894    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.352%)  route 0.209ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.806 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=104, routed)         0.209    -0.596    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X6Y146         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.838    -0.771    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X6Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.070    -0.842    
    SLICE_X6Y146         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.894    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.894    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.286%)  route 0.168ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.606    -0.906    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y146         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_fdpe_C_Q)         0.100    -0.806 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=104, routed)         0.168    -0.637    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X8Y146         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=489, routed)         0.807    -0.802    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y146         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.092    -0.895    
    SLICE_X8Y146         FDCE (Remov_fdce_C_CLR)     -0.050    -0.945    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.945    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy1_rx_clk
  To Clock:  phy1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X11Y138        FDCE (Recov_fdce_C_CLR)     -0.212    12.324    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X11Y138        FDCE (Recov_fdce_C_CLR)     -0.212    12.324    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X11Y138        FDCE (Recov_fdce_C_CLR)     -0.212    12.324    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X11Y138        FDCE (Recov_fdce_C_CLR)     -0.212    12.324    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X11Y138        FDCE (Recov_fdce_C_CLR)     -0.212    12.324    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X10Y138        FDCE (Recov_fdce_C_CLR)     -0.154    12.382    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X10Y138        FDCE (Recov_fdce_C_CLR)     -0.154    12.382    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X10Y138        FDCE (Recov_fdce_C_CLR)     -0.154    12.382    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.481%)  route 1.431ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.431     6.323    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y138        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.185    12.225    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y138        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.347    12.571    
                         clock uncertainty           -0.035    12.536    
    SLICE_X10Y138        FDCE (Recov_fdce_C_CLR)     -0.154    12.382    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy1_rx_clk rise@8.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.223ns (15.443%)  route 1.221ns (84.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 12.227 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.300 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.369     4.669    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y133         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDPE (Prop_fdpe_C_Q)         0.223     4.892 f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=52, routed)          1.221     6.113    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X11Y140        FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.040 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        1.187    12.227    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X11Y140        FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.347    12.573    
                         clock uncertainty           -0.035    12.538    
    SLICE_X11Y140        FDCE (Recov_fdce_C_CLR)     -0.212    12.326    udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  6.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.180%)  route 0.102ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.591     1.819    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y130        FDPE                                         r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDPE (Prop_fdpe_C_Q)         0.091     1.910 f  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.102     2.011    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y130        FDCE                                         f  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.791     2.292    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y130        FDCE                                         r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.463     1.830    
    SLICE_X30Y130        FDCE (Remov_fdce_C_CLR)     -0.086     1.744    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.180%)  route 0.102ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.591     1.819    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y130        FDPE                                         r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDPE (Prop_fdpe_C_Q)         0.091     1.910 f  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.102     2.011    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y130        FDCE                                         f  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.791     2.292    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y130        FDCE                                         r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.463     1.830    
    SLICE_X30Y130        FDCE (Remov_fdce_C_CLR)     -0.086     1.744    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.180%)  route 0.102ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.591     1.819    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y130        FDPE                                         r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDPE (Prop_fdpe_C_Q)         0.091     1.910 f  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.102     2.011    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y130        FDPE                                         f  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.791     2.292    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y130        FDPE                                         r  udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.463     1.830    
    SLICE_X30Y130        FDPE (Remov_fdpe_C_PRE)     -0.088     1.742    udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.625     1.853    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y123         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.091     1.944 f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     2.036    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y124         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.824     2.325    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y124         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.463     1.863    
    SLICE_X3Y124         FDCE (Remov_fdce_C_CLR)     -0.107     1.756    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.625     1.853    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y123         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.091     1.944 f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     2.036    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y124         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.824     2.325    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y124         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.463     1.863    
    SLICE_X3Y124         FDCE (Remov_fdce_C_CLR)     -0.107     1.756    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.625     1.853    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y123         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.091     1.944 f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     2.036    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y124         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.824     2.325    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y124         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.463     1.863    
    SLICE_X3Y124         FDPE (Remov_fdpe_C_PRE)     -0.110     1.753    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.255%)  route 0.175ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.605     1.833    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y141        FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDPE (Prop_fdpe_C_Q)         0.118     1.951 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=25, routed)          0.175     2.126    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y141         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.806     2.307    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y141         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.442     1.866    
    SLICE_X8Y141         FDCE (Remov_fdce_C_CLR)     -0.050     1.816    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.255%)  route 0.175ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.605     1.833    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y141        FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDPE (Prop_fdpe_C_Q)         0.118     1.951 f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=25, routed)          0.175     2.126    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y141         FDPE                                         f  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.806     2.307    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y141         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.442     1.866    
    SLICE_X8Y141         FDPE (Remov_fdpe_C_PRE)     -0.052     1.814    udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.714%)  route 0.158ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.626     1.854    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y122         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=25, routed)          0.158     2.112    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y121         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.828     2.329    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y121         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.463     1.867    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.069     1.798    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock phy1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy1_rx_clk rise@0.000ns - phy1_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.714%)  route 0.158ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.626     1.854    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y122         FDPE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=25, routed)          0.158     2.112    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y121         FDCE                                         f  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy1_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  phy1_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rgmii_receive_module/phy1_rgmii_rx_clk
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  rgmii_receive_module/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    rgmii_receive_module/RGMII_rx_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.501 r  rgmii_receive_module/bufg_rgmii_rx_clk/O
                         net (fo=3055, routed)        0.828     2.329    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y121         FDCE                                         r  udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.463     1.867    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.069     1.798    udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.314    





