
AQS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d68  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08006f08  08006f08  00007f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800730c  0800730c  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800730c  0800730c  0000830c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007314  08007314  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007314  08007314  00008314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007318  08007318  00008318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800731c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  200001d4  080074f0  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000480  080074f0  00009480  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008429  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017d9  00000000  00000000  0001162d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000848  00000000  00000000  00012e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000653  00000000  00000000  00013650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017070  00000000  00000000  00013ca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a775  00000000  00000000  0002ad13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009240e  00000000  00000000  00035488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7896  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003868  00000000  00000000  000c78dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000cb144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006ef0 	.word	0x08006ef0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08006ef0 	.word	0x08006ef0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af02      	add	r7, sp, #8
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	f023 030f 	bic.w	r3, r3, #15
 8000ef4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	011b      	lsls	r3, r3, #4
 8000efa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	f043 030c 	orr.w	r3, r3, #12
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
 8000f08:	f043 0308 	orr.w	r3, r3, #8
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f10:	7bbb      	ldrb	r3, [r7, #14]
 8000f12:	f043 030c 	orr.w	r3, r3, #12
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f1a:	7bbb      	ldrb	r3, [r7, #14]
 8000f1c:	f043 0308 	orr.w	r3, r3, #8
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f24:	f107 0208 	add.w	r2, r7, #8
 8000f28:	2364      	movs	r3, #100	@ 0x64
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2304      	movs	r3, #4
 8000f2e:	214e      	movs	r1, #78	@ 0x4e
 8000f30:	4803      	ldr	r0, [pc, #12]	@ (8000f40 <lcd_send_cmd+0x5c>)
 8000f32:	f001 fc83 	bl	800283c <HAL_I2C_Master_Transmit>
}
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000238 	.word	0x20000238

08000f44 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af02      	add	r7, sp, #8
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	f023 030f 	bic.w	r3, r3, #15
 8000f54:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	f043 030d 	orr.w	r3, r3, #13
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	f043 0309 	orr.w	r3, r3, #9
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000f70:	7bbb      	ldrb	r3, [r7, #14]
 8000f72:	f043 030d 	orr.w	r3, r3, #13
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8000f7a:	7bbb      	ldrb	r3, [r7, #14]
 8000f7c:	f043 0309 	orr.w	r3, r3, #9
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f84:	f107 0208 	add.w	r2, r7, #8
 8000f88:	2364      	movs	r3, #100	@ 0x64
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2304      	movs	r3, #4
 8000f8e:	214e      	movs	r1, #78	@ 0x4e
 8000f90:	4803      	ldr	r0, [pc, #12]	@ (8000fa0 <lcd_send_data+0x5c>)
 8000f92:	f001 fc53 	bl	800283c <HAL_I2C_Master_Transmit>
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000238 	.word	0x20000238

08000fa4 <lcd_init>:
		lcd_send_data (' ');
	}
}

void lcd_init (void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000fa8:	2032      	movs	r0, #50	@ 0x32
 8000faa:	f000 fc69 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fae:	2030      	movs	r0, #48	@ 0x30
 8000fb0:	f7ff ff98 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000fb4:	2005      	movs	r0, #5
 8000fb6:	f000 fc63 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fba:	2030      	movs	r0, #48	@ 0x30
 8000fbc:	f7ff ff92 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f000 fc5d 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fc6:	2030      	movs	r0, #48	@ 0x30
 8000fc8:	f7ff ff8c 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(10);
 8000fcc:	200a      	movs	r0, #10
 8000fce:	f000 fc57 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000fd2:	2020      	movs	r0, #32
 8000fd4:	f7ff ff86 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(10);
 8000fd8:	200a      	movs	r0, #10
 8000fda:	f000 fc51 	bl	8001880 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000fde:	2028      	movs	r0, #40	@ 0x28
 8000fe0:	f7ff ff80 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	f000 fc4b 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000fea:	2008      	movs	r0, #8
 8000fec:	f7ff ff7a 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f000 fc45 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f7ff ff74 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f000 fc3f 	bl	8001880 <HAL_Delay>
	HAL_Delay(1);
 8001002:	2001      	movs	r0, #1
 8001004:	f000 fc3c 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001008:	2006      	movs	r0, #6
 800100a:	f7ff ff6b 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 800100e:	2001      	movs	r0, #1
 8001010:	f000 fc36 	bl	8001880 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001014:	200c      	movs	r0, #12
 8001016:	f7ff ff65 	bl	8000ee4 <lcd_send_cmd>
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}

0800101e <lcd_send_string>:

void lcd_send_string (char *str)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001026:	e006      	b.n	8001036 <lcd_send_string+0x18>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	1c5a      	adds	r2, r3, #1
 800102c:	607a      	str	r2, [r7, #4]
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ff87 	bl	8000f44 <lcd_send_data>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1f4      	bne.n	8001028 <lcd_send_string+0xa>
}
 800103e:	bf00      	nop
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <Read_MQ135>:
//extern void initialise_monitor_handles(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t Read_MQ135() {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
    uint32_t adc_value = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
    HAL_ADC_Start(&hadc1);
 8001052:	480b      	ldr	r0, [pc, #44]	@ (8001080 <Read_MQ135+0x38>)
 8001054:	f000 fc7c 	bl	8001950 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8001058:	210a      	movs	r1, #10
 800105a:	4809      	ldr	r0, [pc, #36]	@ (8001080 <Read_MQ135+0x38>)
 800105c:	f000 fd5f 	bl	8001b1e <HAL_ADC_PollForConversion>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d103      	bne.n	800106e <Read_MQ135+0x26>
        adc_value = HAL_ADC_GetValue(&hadc1);
 8001066:	4806      	ldr	r0, [pc, #24]	@ (8001080 <Read_MQ135+0x38>)
 8001068:	f000 fde4 	bl	8001c34 <HAL_ADC_GetValue>
 800106c:	6078      	str	r0, [r7, #4]
    }
    HAL_ADC_Stop(&hadc1);
 800106e:	4804      	ldr	r0, [pc, #16]	@ (8001080 <Read_MQ135+0x38>)
 8001070:	f000 fd22 	bl	8001ab8 <HAL_ADC_Stop>
    return adc_value;
 8001074:	687b      	ldr	r3, [r7, #4]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200001f0 	.word	0x200001f0

08001084 <update_measurement>:

void update_measurement(MQ135_Data *data) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
    data->voltage = (Read_MQ135() * 2.97f) / 4095.0f;	// obliczenie napicia 2.97 V VrefADC - voltomierz
 800108c:	f7ff ffdc 	bl	8001048 <Read_MQ135>
 8001090:	ee07 0a90 	vmov	s15, r0
 8001094:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001098:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800117c <update_measurement+0xf8>
 800109c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010a0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001180 <update_measurement+0xfc>
 80010a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	edc3 7a00 	vstr	s15, [r3]
    data->Rs = ((5.0f - data->voltage) / data->voltage) * 10.0f;  // R_load = 10 k - zmierzone omomierzem, 5V - Vcc
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	edd3 7a00 	vldr	s15, [r3]
 80010b4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80010b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	ed93 7a00 	vldr	s14, [r3]
 80010c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010c6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80010ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	edc3 7a01 	vstr	s15, [r3, #4]
    data->gci = 116.602f * powf((data->Rs / R0), -2.769f);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80010da:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001184 <update_measurement+0x100>
 80010de:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010e2:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8001188 <update_measurement+0x104>
 80010e6:	eeb0 0a47 	vmov.f32	s0, s14
 80010ea:	f002 fccb 	bl	8003a84 <powf>
 80010ee:	eef0 7a40 	vmov.f32	s15, s0
 80010f2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800118c <update_measurement+0x108>
 80010f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	edc3 7a02 	vstr	s15, [r3, #8]

    // ograniczenie GCI do 20000
    if (data->gci > 20000) data->gci = 20000;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	edd3 7a02 	vldr	s15, [r3, #8]
 8001106:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001190 <update_measurement+0x10c>
 800110a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800110e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001112:	dd02      	ble.n	800111a <update_measurement+0x96>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a1f      	ldr	r2, [pc, #124]	@ (8001194 <update_measurement+0x110>)
 8001118:	609a      	str	r2, [r3, #8]

    // klasyfikacja jakosci powietrza
    if (data->gci < 700) data->air_quality_level = 0;       // :D Great
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001120:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001198 <update_measurement+0x114>
 8001124:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112c:	d503      	bpl.n	8001136 <update_measurement+0xb2>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	731a      	strb	r2, [r3, #12]
 *
 * WARSZAWA:
 * w Rivierze:
 * na dworze:
 * */
}
 8001134:	e01e      	b.n	8001174 <update_measurement+0xf0>
    else if (data->gci < 2000) data->air_quality_level = 1;  // :) Good
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	edd3 7a02 	vldr	s15, [r3, #8]
 800113c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800119c <update_measurement+0x118>
 8001140:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001148:	d503      	bpl.n	8001152 <update_measurement+0xce>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2201      	movs	r2, #1
 800114e:	731a      	strb	r2, [r3, #12]
}
 8001150:	e010      	b.n	8001174 <update_measurement+0xf0>
    else if (data->gci < 5000) data->air_quality_level = 2; // :|	Poor
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	edd3 7a02 	vldr	s15, [r3, #8]
 8001158:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80011a0 <update_measurement+0x11c>
 800115c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001164:	d503      	bpl.n	800116e <update_measurement+0xea>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2202      	movs	r2, #2
 800116a:	731a      	strb	r2, [r3, #12]
}
 800116c:	e002      	b.n	8001174 <update_measurement+0xf0>
    else data->air_quality_level = 3;                       // :(	Bad
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2203      	movs	r2, #3
 8001172:	731a      	strb	r2, [r3, #12]
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	403e147b 	.word	0x403e147b
 8001180:	457ff000 	.word	0x457ff000
 8001184:	4285051f 	.word	0x4285051f
 8001188:	c031374c 	.word	0xc031374c
 800118c:	42e93439 	.word	0x42e93439
 8001190:	469c4000 	.word	0x469c4000
 8001194:	469c4000 	.word	0x469c4000
 8001198:	442f0000 	.word	0x442f0000
 800119c:	44fa0000 	.word	0x44fa0000
 80011a0:	459c4000 	.word	0x459c4000

080011a4 <lcd_printf>:
            printf("Found device at 0x%02X\r\n", addr << 1);
        }
    }
}

void lcd_printf(const char *fmt, ...) {
 80011a4:	b40f      	push	{r0, r1, r2, r3}
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b092      	sub	sp, #72	@ 0x48
 80011aa:	af00      	add	r7, sp, #0
    char buffer[64]; // zwiksz jeli masz dugie stringi
    va_list args;
    va_start(args, fmt);
 80011ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011b0:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 80011b2:	f107 0008 	add.w	r0, r7, #8
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80011ba:	2140      	movs	r1, #64	@ 0x40
 80011bc:	f003 fdb2 	bl	8004d24 <vsniprintf>
    va_end(args);
    lcd_send_string(buffer);
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff2a 	bl	800101e <lcd_send_string>
}
 80011ca:	bf00      	nop
 80011cc:	3748      	adds	r7, #72	@ 0x48
 80011ce:	46bd      	mov	sp, r7
 80011d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011d4:	b004      	add	sp, #16
 80011d6:	4770      	bx	lr

080011d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011de:	f000 fadd 	bl	800179c <HAL_Init>
  /* USER CODE BEGIN Init */
  // initialise_monitor_handles();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e2:	f000 f833 	bl	800124c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e6:	f000 f91b 	bl	8001420 <MX_GPIO_Init>
  MX_ADC1_Init();
 80011ea:	f000 f899 	bl	8001320 <MX_ADC1_Init>
  MX_I2C1_Init();
 80011ee:	f000 f8e9 	bl	80013c4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Inicjalizacja struktury
  MQ135_Data data;
  // inicjalizacja ekranu
  lcd_init();
 80011f2:	f7ff fed7 	bl	8000fa4 <lcd_init>

  lcd_send_cmd (0x80|0x00);
 80011f6:	2080      	movs	r0, #128	@ 0x80
 80011f8:	f7ff fe74 	bl	8000ee4 <lcd_send_cmd>
  lcd_send_string("HELLO WORLD");
 80011fc:	4810      	ldr	r0, [pc, #64]	@ (8001240 <main+0x68>)
 80011fe:	f7ff ff0e 	bl	800101e <lcd_send_string>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_measurement(&data);
 8001202:	463b      	mov	r3, r7
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ff3d 	bl	8001084 <update_measurement>
	  lcd_send_cmd (0x80|0x00);
 800120a:	2080      	movs	r0, #128	@ 0x80
 800120c:	f7ff fe6a 	bl	8000ee4 <lcd_send_cmd>
	  lcd_printf("GCI: %.2f ", data.gci);
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff f9a0 	bl	8000558 <__aeabi_f2d>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4809      	ldr	r0, [pc, #36]	@ (8001244 <main+0x6c>)
 800121e:	f7ff ffc1 	bl	80011a4 <lcd_printf>

	  lcd_send_cmd(0x80 | 0x40);  // linia 2, kol
 8001222:	20c0      	movs	r0, #192	@ 0xc0
 8001224:	f7ff fe5e 	bl	8000ee4 <lcd_send_cmd>
	  lcd_printf("Air Quality: %d ", data.air_quality_level);
 8001228:	7b3b      	ldrb	r3, [r7, #12]
 800122a:	4619      	mov	r1, r3
 800122c:	4806      	ldr	r0, [pc, #24]	@ (8001248 <main+0x70>)
 800122e:	f7ff ffb9 	bl	80011a4 <lcd_printf>



      HAL_Delay(1000);
 8001232:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001236:	f000 fb23 	bl	8001880 <HAL_Delay>
	  update_measurement(&data);
 800123a:	bf00      	nop
 800123c:	e7e1      	b.n	8001202 <main+0x2a>
 800123e:	bf00      	nop
 8001240:	08006f3c 	.word	0x08006f3c
 8001244:	08006f48 	.word	0x08006f48
 8001248:	08006f54 	.word	0x08006f54

0800124c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b094      	sub	sp, #80	@ 0x50
 8001250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001252:	f107 0320 	add.w	r3, r7, #32
 8001256:	2230      	movs	r2, #48	@ 0x30
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f003 fe04 	bl	8004e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001270:	2300      	movs	r3, #0
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	4b28      	ldr	r3, [pc, #160]	@ (8001318 <SystemClock_Config+0xcc>)
 8001276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001278:	4a27      	ldr	r2, [pc, #156]	@ (8001318 <SystemClock_Config+0xcc>)
 800127a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800127e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001280:	4b25      	ldr	r3, [pc, #148]	@ (8001318 <SystemClock_Config+0xcc>)
 8001282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001284:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001288:	60bb      	str	r3, [r7, #8]
 800128a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800128c:	2300      	movs	r3, #0
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	4b22      	ldr	r3, [pc, #136]	@ (800131c <SystemClock_Config+0xd0>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a21      	ldr	r2, [pc, #132]	@ (800131c <SystemClock_Config+0xd0>)
 8001296:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800129a:	6013      	str	r3, [r2, #0]
 800129c:	4b1f      	ldr	r3, [pc, #124]	@ (800131c <SystemClock_Config+0xd0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012a8:	2302      	movs	r3, #2
 80012aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ac:	2301      	movs	r3, #1
 80012ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012b0:	2310      	movs	r3, #16
 80012b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b4:	2302      	movs	r3, #2
 80012b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012b8:	2300      	movs	r3, #0
 80012ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012bc:	2308      	movs	r3, #8
 80012be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80012c0:	23c0      	movs	r3, #192	@ 0xc0
 80012c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012c4:	2304      	movs	r3, #4
 80012c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80012c8:	2308      	movs	r3, #8
 80012ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012cc:	f107 0320 	add.w	r3, r7, #32
 80012d0:	4618      	mov	r0, r3
 80012d2:	f001 fe0d 	bl	8002ef0 <HAL_RCC_OscConfig>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012dc:	f000 f902 	bl	80014e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e0:	230f      	movs	r3, #15
 80012e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e4:	2302      	movs	r3, #2
 80012e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	2103      	movs	r1, #3
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 f86e 	bl	80033e0 <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800130a:	f000 f8eb 	bl	80014e4 <Error_Handler>
  }
}
 800130e:	bf00      	nop
 8001310:	3750      	adds	r7, #80	@ 0x50
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40023800 	.word	0x40023800
 800131c:	40007000 	.word	0x40007000

08001320 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001326:	463b      	mov	r3, r7
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001332:	4b21      	ldr	r3, [pc, #132]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001334:	4a21      	ldr	r2, [pc, #132]	@ (80013bc <MX_ADC1_Init+0x9c>)
 8001336:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001338:	4b1f      	ldr	r3, [pc, #124]	@ (80013b8 <MX_ADC1_Init+0x98>)
 800133a:	2200      	movs	r2, #0
 800133c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800133e:	4b1e      	ldr	r3, [pc, #120]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001344:	4b1c      	ldr	r3, [pc, #112]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800134a:	4b1b      	ldr	r3, [pc, #108]	@ (80013b8 <MX_ADC1_Init+0x98>)
 800134c:	2200      	movs	r2, #0
 800134e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001350:	4b19      	ldr	r3, [pc, #100]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001352:	2200      	movs	r2, #0
 8001354:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001358:	4b17      	ldr	r3, [pc, #92]	@ (80013b8 <MX_ADC1_Init+0x98>)
 800135a:	2200      	movs	r2, #0
 800135c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800135e:	4b16      	ldr	r3, [pc, #88]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001360:	4a17      	ldr	r2, [pc, #92]	@ (80013c0 <MX_ADC1_Init+0xa0>)
 8001362:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001364:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001366:	2200      	movs	r2, #0
 8001368:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800136a:	4b13      	ldr	r3, [pc, #76]	@ (80013b8 <MX_ADC1_Init+0x98>)
 800136c:	2201      	movs	r2, #1
 800136e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001370:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001372:	2200      	movs	r2, #0
 8001374:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001378:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <MX_ADC1_Init+0x98>)
 800137a:	2201      	movs	r2, #1
 800137c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800137e:	480e      	ldr	r0, [pc, #56]	@ (80013b8 <MX_ADC1_Init+0x98>)
 8001380:	f000 faa2 	bl	80018c8 <HAL_ADC_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800138a:	f000 f8ab 	bl	80014e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800138e:	2301      	movs	r3, #1
 8001390:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001392:	2301      	movs	r3, #1
 8001394:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800139a:	463b      	mov	r3, r7
 800139c:	4619      	mov	r1, r3
 800139e:	4806      	ldr	r0, [pc, #24]	@ (80013b8 <MX_ADC1_Init+0x98>)
 80013a0:	f000 fc56 	bl	8001c50 <HAL_ADC_ConfigChannel>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80013aa:	f000 f89b 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200001f0 	.word	0x200001f0
 80013bc:	40012000 	.word	0x40012000
 80013c0:	0f000001 	.word	0x0f000001

080013c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013ca:	4a13      	ldr	r2, [pc, #76]	@ (8001418 <MX_I2C1_Init+0x54>)
 80013cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013ce:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013d0:	4a12      	ldr	r2, [pc, #72]	@ (800141c <MX_I2C1_Init+0x58>)
 80013d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013dc:	2200      	movs	r2, #0
 80013de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013ee:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013f4:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013fa:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_I2C1_Init+0x50>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001400:	4804      	ldr	r0, [pc, #16]	@ (8001414 <MX_I2C1_Init+0x50>)
 8001402:	f001 f8d7 	bl	80025b4 <HAL_I2C_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800140c:	f000 f86a 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000238 	.word	0x20000238
 8001418:	40005400 	.word	0x40005400
 800141c:	000186a0 	.word	0x000186a0

08001420 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
 8001434:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60bb      	str	r3, [r7, #8]
 800143a:	4b27      	ldr	r3, [pc, #156]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a26      	ldr	r2, [pc, #152]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b24      	ldr	r3, [pc, #144]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	4b20      	ldr	r3, [pc, #128]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	4a1f      	ldr	r2, [pc, #124]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 800145c:	f043 0308 	orr.w	r3, r3, #8
 8001460:	6313      	str	r3, [r2, #48]	@ 0x30
 8001462:	4b1d      	ldr	r3, [pc, #116]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	607b      	str	r3, [r7, #4]
 800146c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a18      	ldr	r2, [pc, #96]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 8001478:	f043 0302 	orr.w	r3, r3, #2
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <MX_GPIO_Init+0xb8>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001490:	4812      	ldr	r0, [pc, #72]	@ (80014dc <MX_GPIO_Init+0xbc>)
 8001492:	f001 f875 	bl	8002580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B_BUTTON_Pin */
  GPIO_InitStruct.Pin = B_BUTTON_Pin;
 8001496:	2301      	movs	r3, #1
 8001498:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800149a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800149e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80014a4:	f107 030c 	add.w	r3, r7, #12
 80014a8:	4619      	mov	r1, r3
 80014aa:	480d      	ldr	r0, [pc, #52]	@ (80014e0 <MX_GPIO_Init+0xc0>)
 80014ac:	f000 fee4 	bl	8002278 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 80014b0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80014b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b6:	2301      	movs	r3, #1
 80014b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014c2:	f107 030c 	add.w	r3, r7, #12
 80014c6:	4619      	mov	r1, r3
 80014c8:	4804      	ldr	r0, [pc, #16]	@ (80014dc <MX_GPIO_Init+0xbc>)
 80014ca:	f000 fed5 	bl	8002278 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40020c00 	.word	0x40020c00
 80014e0:	40020000 	.word	0x40020000

080014e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e8:	b672      	cpsid	i
}
 80014ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <Error_Handler+0x8>

080014f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <HAL_MspInit+0x4c>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fe:	4a0f      	ldr	r2, [pc, #60]	@ (800153c <HAL_MspInit+0x4c>)
 8001500:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001504:	6453      	str	r3, [r2, #68]	@ 0x44
 8001506:	4b0d      	ldr	r3, [pc, #52]	@ (800153c <HAL_MspInit+0x4c>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800150a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <HAL_MspInit+0x4c>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151a:	4a08      	ldr	r2, [pc, #32]	@ (800153c <HAL_MspInit+0x4c>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	@ 0x40
 8001522:	4b06      	ldr	r3, [pc, #24]	@ (800153c <HAL_MspInit+0x4c>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800152e:	2007      	movs	r0, #7
 8001530:	f000 fe6e 	bl	8002210 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800

08001540 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08a      	sub	sp, #40	@ 0x28
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a17      	ldr	r2, [pc, #92]	@ (80015bc <HAL_ADC_MspInit+0x7c>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d127      	bne.n	80015b2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	4b16      	ldr	r3, [pc, #88]	@ (80015c0 <HAL_ADC_MspInit+0x80>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	4a15      	ldr	r2, [pc, #84]	@ (80015c0 <HAL_ADC_MspInit+0x80>)
 800156c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001570:	6453      	str	r3, [r2, #68]	@ 0x44
 8001572:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <HAL_ADC_MspInit+0x80>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <HAL_ADC_MspInit+0x80>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a0e      	ldr	r2, [pc, #56]	@ (80015c0 <HAL_ADC_MspInit+0x80>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <HAL_ADC_MspInit+0x80>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MQ_135_ADC_IN_Pin;
 800159a:	2302      	movs	r3, #2
 800159c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800159e:	2303      	movs	r3, #3
 80015a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MQ_135_ADC_IN_GPIO_Port, &GPIO_InitStruct);
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4619      	mov	r1, r3
 80015ac:	4805      	ldr	r0, [pc, #20]	@ (80015c4 <HAL_ADC_MspInit+0x84>)
 80015ae:	f000 fe63 	bl	8002278 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015b2:	bf00      	nop
 80015b4:	3728      	adds	r7, #40	@ 0x28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40012000 	.word	0x40012000
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40020000 	.word	0x40020000

080015c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	@ 0x28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a19      	ldr	r2, [pc, #100]	@ (800164c <HAL_I2C_MspInit+0x84>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d12b      	bne.n	8001642 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	4b18      	ldr	r3, [pc, #96]	@ (8001650 <HAL_I2C_MspInit+0x88>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	4a17      	ldr	r2, [pc, #92]	@ (8001650 <HAL_I2C_MspInit+0x88>)
 80015f4:	f043 0302 	orr.w	r3, r3, #2
 80015f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fa:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <HAL_I2C_MspInit+0x88>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001606:	23c0      	movs	r3, #192	@ 0xc0
 8001608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800160a:	2312      	movs	r3, #18
 800160c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160e:	2301      	movs	r3, #1
 8001610:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001612:	2303      	movs	r3, #3
 8001614:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001616:	2304      	movs	r3, #4
 8001618:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4619      	mov	r1, r3
 8001620:	480c      	ldr	r0, [pc, #48]	@ (8001654 <HAL_I2C_MspInit+0x8c>)
 8001622:	f000 fe29 	bl	8002278 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <HAL_I2C_MspInit+0x88>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162e:	4a08      	ldr	r2, [pc, #32]	@ (8001650 <HAL_I2C_MspInit+0x88>)
 8001630:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001634:	6413      	str	r3, [r2, #64]	@ 0x40
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <HAL_I2C_MspInit+0x88>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001642:	bf00      	nop
 8001644:	3728      	adds	r7, #40	@ 0x28
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40005400 	.word	0x40005400
 8001650:	40023800 	.word	0x40023800
 8001654:	40020400 	.word	0x40020400

08001658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <NMI_Handler+0x4>

08001660 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <HardFault_Handler+0x4>

08001668 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <MemManage_Handler+0x4>

08001670 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <BusFault_Handler+0x4>

08001678 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <UsageFault_Handler+0x4>

08001680 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ae:	f000 f8c7 	bl	8001840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016c0:	4a14      	ldr	r2, [pc, #80]	@ (8001714 <_sbrk+0x5c>)
 80016c2:	4b15      	ldr	r3, [pc, #84]	@ (8001718 <_sbrk+0x60>)
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016cc:	4b13      	ldr	r3, [pc, #76]	@ (800171c <_sbrk+0x64>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d102      	bne.n	80016da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016d4:	4b11      	ldr	r3, [pc, #68]	@ (800171c <_sbrk+0x64>)
 80016d6:	4a12      	ldr	r2, [pc, #72]	@ (8001720 <_sbrk+0x68>)
 80016d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016da:	4b10      	ldr	r3, [pc, #64]	@ (800171c <_sbrk+0x64>)
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4413      	add	r3, r2
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d207      	bcs.n	80016f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e8:	f003 fc10 	bl	8004f0c <__errno>
 80016ec:	4603      	mov	r3, r0
 80016ee:	220c      	movs	r2, #12
 80016f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016f6:	e009      	b.n	800170c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f8:	4b08      	ldr	r3, [pc, #32]	@ (800171c <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016fe:	4b07      	ldr	r3, [pc, #28]	@ (800171c <_sbrk+0x64>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	4a05      	ldr	r2, [pc, #20]	@ (800171c <_sbrk+0x64>)
 8001708:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800170a:	68fb      	ldr	r3, [r7, #12]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20020000 	.word	0x20020000
 8001718:	00000400 	.word	0x00000400
 800171c:	2000028c 	.word	0x2000028c
 8001720:	20000480 	.word	0x20000480

08001724 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001728:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <SystemInit+0x20>)
 800172a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800172e:	4a05      	ldr	r2, [pc, #20]	@ (8001744 <SystemInit+0x20>)
 8001730:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001734:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001748:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001780 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800174c:	f7ff ffea 	bl	8001724 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001750:	480c      	ldr	r0, [pc, #48]	@ (8001784 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001752:	490d      	ldr	r1, [pc, #52]	@ (8001788 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001754:	4a0d      	ldr	r2, [pc, #52]	@ (800178c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001756:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001758:	e002      	b.n	8001760 <LoopCopyDataInit>

0800175a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800175a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800175c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800175e:	3304      	adds	r3, #4

08001760 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001760:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001762:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001764:	d3f9      	bcc.n	800175a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001766:	4a0a      	ldr	r2, [pc, #40]	@ (8001790 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001768:	4c0a      	ldr	r4, [pc, #40]	@ (8001794 <LoopFillZerobss+0x22>)
  movs r3, #0
 800176a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800176c:	e001      	b.n	8001772 <LoopFillZerobss>

0800176e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800176e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001770:	3204      	adds	r2, #4

08001772 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001772:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001774:	d3fb      	bcc.n	800176e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001776:	f003 fbcf 	bl	8004f18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800177a:	f7ff fd2d 	bl	80011d8 <main>
  bx  lr    
 800177e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001780:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001784:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001788:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800178c:	0800731c 	.word	0x0800731c
  ldr r2, =_sbss
 8001790:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001794:	20000480 	.word	0x20000480

08001798 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001798:	e7fe      	b.n	8001798 <ADC_IRQHandler>
	...

0800179c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017a0:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <HAL_Init+0x40>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a0d      	ldr	r2, [pc, #52]	@ (80017dc <HAL_Init+0x40>)
 80017a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017ac:	4b0b      	ldr	r3, [pc, #44]	@ (80017dc <HAL_Init+0x40>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a0a      	ldr	r2, [pc, #40]	@ (80017dc <HAL_Init+0x40>)
 80017b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b8:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <HAL_Init+0x40>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a07      	ldr	r2, [pc, #28]	@ (80017dc <HAL_Init+0x40>)
 80017be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c4:	2003      	movs	r0, #3
 80017c6:	f000 fd23 	bl	8002210 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ca:	2000      	movs	r0, #0
 80017cc:	f000 f808 	bl	80017e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017d0:	f7ff fe8e 	bl	80014f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023c00 	.word	0x40023c00

080017e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_InitTick+0x54>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <HAL_InitTick+0x58>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4619      	mov	r1, r3
 80017f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 fd2d 	bl	800225e <HAL_SYSTICK_Config>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e00e      	b.n	800182c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b0f      	cmp	r3, #15
 8001812:	d80a      	bhi.n	800182a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001814:	2200      	movs	r2, #0
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800181c:	f000 fd03 	bl	8002226 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001820:	4a06      	ldr	r2, [pc, #24]	@ (800183c <HAL_InitTick+0x5c>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	e000      	b.n	800182c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
}
 800182c:	4618      	mov	r0, r3
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000000 	.word	0x20000000
 8001838:	20000008 	.word	0x20000008
 800183c:	20000004 	.word	0x20000004

08001840 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001844:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <HAL_IncTick+0x20>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	461a      	mov	r2, r3
 800184a:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <HAL_IncTick+0x24>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4413      	add	r3, r2
 8001850:	4a04      	ldr	r2, [pc, #16]	@ (8001864 <HAL_IncTick+0x24>)
 8001852:	6013      	str	r3, [r2, #0]
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000008 	.word	0x20000008
 8001864:	20000290 	.word	0x20000290

08001868 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  return uwTick;
 800186c:	4b03      	ldr	r3, [pc, #12]	@ (800187c <HAL_GetTick+0x14>)
 800186e:	681b      	ldr	r3, [r3, #0]
}
 8001870:	4618      	mov	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	20000290 	.word	0x20000290

08001880 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001888:	f7ff ffee 	bl	8001868 <HAL_GetTick>
 800188c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001898:	d005      	beq.n	80018a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800189a:	4b0a      	ldr	r3, [pc, #40]	@ (80018c4 <HAL_Delay+0x44>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	461a      	mov	r2, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4413      	add	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018a6:	bf00      	nop
 80018a8:	f7ff ffde 	bl	8001868 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d8f7      	bhi.n	80018a8 <HAL_Delay+0x28>
  {
  }
}
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000008 	.word	0x20000008

080018c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018d0:	2300      	movs	r3, #0
 80018d2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e033      	b.n	8001946 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d109      	bne.n	80018fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff fe2a 	bl	8001540 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2200      	movs	r2, #0
 80018f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fe:	f003 0310 	and.w	r3, r3, #16
 8001902:	2b00      	cmp	r3, #0
 8001904:	d118      	bne.n	8001938 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800190e:	f023 0302 	bic.w	r3, r3, #2
 8001912:	f043 0202 	orr.w	r2, r3, #2
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f000 faca 	bl	8001eb4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192a:	f023 0303 	bic.w	r3, r3, #3
 800192e:	f043 0201 	orr.w	r2, r3, #1
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	641a      	str	r2, [r3, #64]	@ 0x40
 8001936:	e001      	b.n	800193c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001944:	7bfb      	ldrb	r3, [r7, #15]
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001962:	2b01      	cmp	r3, #1
 8001964:	d101      	bne.n	800196a <HAL_ADC_Start+0x1a>
 8001966:	2302      	movs	r3, #2
 8001968:	e097      	b.n	8001a9a <HAL_ADC_Start+0x14a>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2201      	movs	r2, #1
 800196e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b01      	cmp	r3, #1
 800197e:	d018      	beq.n	80019b2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0201 	orr.w	r2, r2, #1
 800198e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001990:	4b45      	ldr	r3, [pc, #276]	@ (8001aa8 <HAL_ADC_Start+0x158>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a45      	ldr	r2, [pc, #276]	@ (8001aac <HAL_ADC_Start+0x15c>)
 8001996:	fba2 2303 	umull	r2, r3, r2, r3
 800199a:	0c9a      	lsrs	r2, r3, #18
 800199c:	4613      	mov	r3, r2
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	4413      	add	r3, r2
 80019a2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80019a4:	e002      	b.n	80019ac <HAL_ADC_Start+0x5c>
    {
      counter--;
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f9      	bne.n	80019a6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d15f      	bne.n	8001a80 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80019c8:	f023 0301 	bic.w	r3, r3, #1
 80019cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d007      	beq.n	80019f2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019fe:	d106      	bne.n	8001a0e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a04:	f023 0206 	bic.w	r2, r3, #6
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a0c:	e002      	b.n	8001a14 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a1c:	4b24      	ldr	r3, [pc, #144]	@ (8001ab0 <HAL_ADC_Start+0x160>)
 8001a1e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001a28:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f003 031f 	and.w	r3, r3, #31
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d10f      	bne.n	8001a56 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d129      	bne.n	8001a98 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	e020      	b.n	8001a98 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a16      	ldr	r2, [pc, #88]	@ (8001ab4 <HAL_ADC_Start+0x164>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d11b      	bne.n	8001a98 <HAL_ADC_Start+0x148>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d114      	bne.n	8001a98 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	e00b      	b.n	8001a98 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a84:	f043 0210 	orr.w	r2, r3, #16
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a90:	f043 0201 	orr.w	r2, r3, #1
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	431bde83 	.word	0x431bde83
 8001ab0:	40012300 	.word	0x40012300
 8001ab4:	40012000 	.word	0x40012000

08001ab8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d101      	bne.n	8001ace <HAL_ADC_Stop+0x16>
 8001aca:	2302      	movs	r3, #2
 8001acc:	e021      	b.n	8001b12 <HAL_ADC_Stop+0x5a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f022 0201 	bic.w	r2, r2, #1
 8001ae4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d109      	bne.n	8001b08 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001afc:	f023 0301 	bic.w	r3, r3, #1
 8001b00:	f043 0201 	orr.w	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b084      	sub	sp, #16
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b3a:	d113      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b4a:	d10b      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	f043 0220 	orr.w	r2, r3, #32
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e063      	b.n	8001c2c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b64:	f7ff fe80 	bl	8001868 <HAL_GetTick>
 8001b68:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b6a:	e021      	b.n	8001bb0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b72:	d01d      	beq.n	8001bb0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d007      	beq.n	8001b8a <HAL_ADC_PollForConversion+0x6c>
 8001b7a:	f7ff fe75 	bl	8001868 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d212      	bcs.n	8001bb0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d00b      	beq.n	8001bb0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9c:	f043 0204 	orr.w	r2, r3, #4
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e03d      	b.n	8001c2c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d1d6      	bne.n	8001b6c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f06f 0212 	mvn.w	r2, #18
 8001bc6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bcc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d123      	bne.n	8001c2a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d11f      	bne.n	8001c2a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d006      	beq.n	8001c06 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d111      	bne.n	8001c2a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d105      	bne.n	8001c2a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	f043 0201 	orr.w	r2, r3, #1
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d101      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x1c>
 8001c68:	2302      	movs	r3, #2
 8001c6a:	e113      	b.n	8001e94 <HAL_ADC_ConfigChannel+0x244>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b09      	cmp	r3, #9
 8001c7a:	d925      	bls.n	8001cc8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68d9      	ldr	r1, [r3, #12]
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4413      	add	r3, r2
 8001c90:	3b1e      	subs	r3, #30
 8001c92:	2207      	movs	r2, #7
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	43da      	mvns	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	400a      	ands	r2, r1
 8001ca0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68d9      	ldr	r1, [r3, #12]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4403      	add	r3, r0
 8001cba:	3b1e      	subs	r3, #30
 8001cbc:	409a      	lsls	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	e022      	b.n	8001d0e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6919      	ldr	r1, [r3, #16]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	4413      	add	r3, r2
 8001cdc:	2207      	movs	r2, #7
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43da      	mvns	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	400a      	ands	r2, r1
 8001cea:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6919      	ldr	r1, [r3, #16]
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	4603      	mov	r3, r0
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	4403      	add	r3, r0
 8001d04:	409a      	lsls	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	2b06      	cmp	r3, #6
 8001d14:	d824      	bhi.n	8001d60 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	4613      	mov	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	4413      	add	r3, r2
 8001d26:	3b05      	subs	r3, #5
 8001d28:	221f      	movs	r2, #31
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43da      	mvns	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	400a      	ands	r2, r1
 8001d36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	4618      	mov	r0, r3
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4413      	add	r3, r2
 8001d50:	3b05      	subs	r3, #5
 8001d52:	fa00 f203 	lsl.w	r2, r0, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d5e:	e04c      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b0c      	cmp	r3, #12
 8001d66:	d824      	bhi.n	8001db2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	4613      	mov	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	3b23      	subs	r3, #35	@ 0x23
 8001d7a:	221f      	movs	r2, #31
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43da      	mvns	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	400a      	ands	r2, r1
 8001d88:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	4618      	mov	r0, r3
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	4413      	add	r3, r2
 8001da2:	3b23      	subs	r3, #35	@ 0x23
 8001da4:	fa00 f203 	lsl.w	r2, r0, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	631a      	str	r2, [r3, #48]	@ 0x30
 8001db0:	e023      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3b41      	subs	r3, #65	@ 0x41
 8001dc4:	221f      	movs	r2, #31
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	400a      	ands	r2, r1
 8001dd2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	4618      	mov	r0, r3
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	3b41      	subs	r3, #65	@ 0x41
 8001dee:	fa00 f203 	lsl.w	r2, r0, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dfa:	4b29      	ldr	r3, [pc, #164]	@ (8001ea0 <HAL_ADC_ConfigChannel+0x250>)
 8001dfc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a28      	ldr	r2, [pc, #160]	@ (8001ea4 <HAL_ADC_ConfigChannel+0x254>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d10f      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x1d8>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b12      	cmp	r3, #18
 8001e0e:	d10b      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea4 <HAL_ADC_ConfigChannel+0x254>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d12b      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x23a>
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea8 <HAL_ADC_ConfigChannel+0x258>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d003      	beq.n	8001e44 <HAL_ADC_ConfigChannel+0x1f4>
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b11      	cmp	r3, #17
 8001e42:	d122      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a11      	ldr	r2, [pc, #68]	@ (8001ea8 <HAL_ADC_ConfigChannel+0x258>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d111      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e66:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <HAL_ADC_ConfigChannel+0x25c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a11      	ldr	r2, [pc, #68]	@ (8001eb0 <HAL_ADC_ConfigChannel+0x260>)
 8001e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e70:	0c9a      	lsrs	r2, r3, #18
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001e7c:	e002      	b.n	8001e84 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	3b01      	subs	r3, #1
 8001e82:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f9      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	40012300 	.word	0x40012300
 8001ea4:	40012000 	.word	0x40012000
 8001ea8:	10000012 	.word	0x10000012
 8001eac:	20000000 	.word	0x20000000
 8001eb0:	431bde83 	.word	0x431bde83

08001eb4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ebc:	4b79      	ldr	r3, [pc, #484]	@ (80020a4 <ADC_Init+0x1f0>)
 8001ebe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ee8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6859      	ldr	r1, [r3, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	021a      	lsls	r2, r3, #8
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001f0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	6859      	ldr	r1, [r3, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	6899      	ldr	r1, [r3, #8]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f46:	4a58      	ldr	r2, [pc, #352]	@ (80020a8 <ADC_Init+0x1f4>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d022      	beq.n	8001f92 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f5a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6899      	ldr	r1, [r3, #8]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6899      	ldr	r1, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	e00f      	b.n	8001fb2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001fa0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001fb0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f022 0202 	bic.w	r2, r2, #2
 8001fc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6899      	ldr	r1, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	7e1b      	ldrb	r3, [r3, #24]
 8001fcc:	005a      	lsls	r2, r3, #1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d01b      	beq.n	8002018 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fee:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001ffe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6859      	ldr	r1, [r3, #4]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200a:	3b01      	subs	r3, #1
 800200c:	035a      	lsls	r2, r3, #13
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	e007      	b.n	8002028 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002026:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002036:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	3b01      	subs	r3, #1
 8002044:	051a      	lsls	r2, r3, #20
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800205c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6899      	ldr	r1, [r3, #8]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800206a:	025a      	lsls	r2, r3, #9
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002082:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6899      	ldr	r1, [r3, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	029a      	lsls	r2, r3, #10
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	430a      	orrs	r2, r1
 8002096:	609a      	str	r2, [r3, #8]
}
 8002098:	bf00      	nop
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	40012300 	.word	0x40012300
 80020a8:	0f000001 	.word	0x0f000001

080020ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020bc:	4b0c      	ldr	r3, [pc, #48]	@ (80020f0 <__NVIC_SetPriorityGrouping+0x44>)
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020c8:	4013      	ands	r3, r2
 80020ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020de:	4a04      	ldr	r2, [pc, #16]	@ (80020f0 <__NVIC_SetPriorityGrouping+0x44>)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	60d3      	str	r3, [r2, #12]
}
 80020e4:	bf00      	nop
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f8:	4b04      	ldr	r3, [pc, #16]	@ (800210c <__NVIC_GetPriorityGrouping+0x18>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	0a1b      	lsrs	r3, r3, #8
 80020fe:	f003 0307 	and.w	r3, r3, #7
}
 8002102:	4618      	mov	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	4603      	mov	r3, r0
 8002118:	6039      	str	r1, [r7, #0]
 800211a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002120:	2b00      	cmp	r3, #0
 8002122:	db0a      	blt.n	800213a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	b2da      	uxtb	r2, r3
 8002128:	490c      	ldr	r1, [pc, #48]	@ (800215c <__NVIC_SetPriority+0x4c>)
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	0112      	lsls	r2, r2, #4
 8002130:	b2d2      	uxtb	r2, r2
 8002132:	440b      	add	r3, r1
 8002134:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002138:	e00a      	b.n	8002150 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	b2da      	uxtb	r2, r3
 800213e:	4908      	ldr	r1, [pc, #32]	@ (8002160 <__NVIC_SetPriority+0x50>)
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	f003 030f 	and.w	r3, r3, #15
 8002146:	3b04      	subs	r3, #4
 8002148:	0112      	lsls	r2, r2, #4
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	440b      	add	r3, r1
 800214e:	761a      	strb	r2, [r3, #24]
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	e000e100 	.word	0xe000e100
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002164:	b480      	push	{r7}
 8002166:	b089      	sub	sp, #36	@ 0x24
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	f1c3 0307 	rsb	r3, r3, #7
 800217e:	2b04      	cmp	r3, #4
 8002180:	bf28      	it	cs
 8002182:	2304      	movcs	r3, #4
 8002184:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	3304      	adds	r3, #4
 800218a:	2b06      	cmp	r3, #6
 800218c:	d902      	bls.n	8002194 <NVIC_EncodePriority+0x30>
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3b03      	subs	r3, #3
 8002192:	e000      	b.n	8002196 <NVIC_EncodePriority+0x32>
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002198:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	43da      	mvns	r2, r3
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	401a      	ands	r2, r3
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	fa01 f303 	lsl.w	r3, r1, r3
 80021b6:	43d9      	mvns	r1, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021bc:	4313      	orrs	r3, r2
         );
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3724      	adds	r7, #36	@ 0x24
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
	...

080021cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021dc:	d301      	bcc.n	80021e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021de:	2301      	movs	r3, #1
 80021e0:	e00f      	b.n	8002202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <SysTick_Config+0x40>)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ea:	210f      	movs	r1, #15
 80021ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021f0:	f7ff ff8e 	bl	8002110 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f4:	4b05      	ldr	r3, [pc, #20]	@ (800220c <SysTick_Config+0x40>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021fa:	4b04      	ldr	r3, [pc, #16]	@ (800220c <SysTick_Config+0x40>)
 80021fc:	2207      	movs	r2, #7
 80021fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	e000e010 	.word	0xe000e010

08002210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7ff ff47 	bl	80020ac <__NVIC_SetPriorityGrouping>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002226:	b580      	push	{r7, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af00      	add	r7, sp, #0
 800222c:	4603      	mov	r3, r0
 800222e:	60b9      	str	r1, [r7, #8]
 8002230:	607a      	str	r2, [r7, #4]
 8002232:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002238:	f7ff ff5c 	bl	80020f4 <__NVIC_GetPriorityGrouping>
 800223c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	6978      	ldr	r0, [r7, #20]
 8002244:	f7ff ff8e 	bl	8002164 <NVIC_EncodePriority>
 8002248:	4602      	mov	r2, r0
 800224a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff5d 	bl	8002110 <__NVIC_SetPriority>
}
 8002256:	bf00      	nop
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b082      	sub	sp, #8
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7ff ffb0 	bl	80021cc <SysTick_Config>
 800226c:	4603      	mov	r3, r0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
	...

08002278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002278:	b480      	push	{r7}
 800227a:	b089      	sub	sp, #36	@ 0x24
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
 8002292:	e159      	b.n	8002548 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002294:	2201      	movs	r2, #1
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	4013      	ands	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	f040 8148 	bne.w	8002542 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d005      	beq.n	80022ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d130      	bne.n	800232c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2203      	movs	r2, #3
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4013      	ands	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002300:	2201      	movs	r2, #1
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43db      	mvns	r3, r3
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	4013      	ands	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	091b      	lsrs	r3, r3, #4
 8002316:	f003 0201 	and.w	r2, r3, #1
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4313      	orrs	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0303 	and.w	r3, r3, #3
 8002334:	2b03      	cmp	r3, #3
 8002336:	d017      	beq.n	8002368 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	2203      	movs	r2, #3
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	4013      	ands	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d123      	bne.n	80023bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	08da      	lsrs	r2, r3, #3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3208      	adds	r2, #8
 800237c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002380:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	f003 0307 	and.w	r3, r3, #7
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	220f      	movs	r2, #15
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4013      	ands	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	08da      	lsrs	r2, r3, #3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3208      	adds	r2, #8
 80023b6:	69b9      	ldr	r1, [r7, #24]
 80023b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	2203      	movs	r2, #3
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	4013      	ands	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 0203 	and.w	r2, r3, #3
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 80a2 	beq.w	8002542 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	4b57      	ldr	r3, [pc, #348]	@ (8002560 <HAL_GPIO_Init+0x2e8>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	4a56      	ldr	r2, [pc, #344]	@ (8002560 <HAL_GPIO_Init+0x2e8>)
 8002408:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800240c:	6453      	str	r3, [r2, #68]	@ 0x44
 800240e:	4b54      	ldr	r3, [pc, #336]	@ (8002560 <HAL_GPIO_Init+0x2e8>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800241a:	4a52      	ldr	r2, [pc, #328]	@ (8002564 <HAL_GPIO_Init+0x2ec>)
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	089b      	lsrs	r3, r3, #2
 8002420:	3302      	adds	r3, #2
 8002422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f003 0303 	and.w	r3, r3, #3
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	220f      	movs	r2, #15
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43db      	mvns	r3, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4013      	ands	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a49      	ldr	r2, [pc, #292]	@ (8002568 <HAL_GPIO_Init+0x2f0>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d019      	beq.n	800247a <HAL_GPIO_Init+0x202>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a48      	ldr	r2, [pc, #288]	@ (800256c <HAL_GPIO_Init+0x2f4>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d013      	beq.n	8002476 <HAL_GPIO_Init+0x1fe>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a47      	ldr	r2, [pc, #284]	@ (8002570 <HAL_GPIO_Init+0x2f8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d00d      	beq.n	8002472 <HAL_GPIO_Init+0x1fa>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a46      	ldr	r2, [pc, #280]	@ (8002574 <HAL_GPIO_Init+0x2fc>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d007      	beq.n	800246e <HAL_GPIO_Init+0x1f6>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a45      	ldr	r2, [pc, #276]	@ (8002578 <HAL_GPIO_Init+0x300>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d101      	bne.n	800246a <HAL_GPIO_Init+0x1f2>
 8002466:	2304      	movs	r3, #4
 8002468:	e008      	b.n	800247c <HAL_GPIO_Init+0x204>
 800246a:	2307      	movs	r3, #7
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x204>
 800246e:	2303      	movs	r3, #3
 8002470:	e004      	b.n	800247c <HAL_GPIO_Init+0x204>
 8002472:	2302      	movs	r3, #2
 8002474:	e002      	b.n	800247c <HAL_GPIO_Init+0x204>
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <HAL_GPIO_Init+0x204>
 800247a:	2300      	movs	r3, #0
 800247c:	69fa      	ldr	r2, [r7, #28]
 800247e:	f002 0203 	and.w	r2, r2, #3
 8002482:	0092      	lsls	r2, r2, #2
 8002484:	4093      	lsls	r3, r2
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	4313      	orrs	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800248c:	4935      	ldr	r1, [pc, #212]	@ (8002564 <HAL_GPIO_Init+0x2ec>)
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	089b      	lsrs	r3, r3, #2
 8002492:	3302      	adds	r3, #2
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800249a:	4b38      	ldr	r3, [pc, #224]	@ (800257c <HAL_GPIO_Init+0x304>)
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024be:	4a2f      	ldr	r2, [pc, #188]	@ (800257c <HAL_GPIO_Init+0x304>)
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024c4:	4b2d      	ldr	r3, [pc, #180]	@ (800257c <HAL_GPIO_Init+0x304>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	43db      	mvns	r3, r3
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	4013      	ands	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024e8:	4a24      	ldr	r2, [pc, #144]	@ (800257c <HAL_GPIO_Init+0x304>)
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024ee:	4b23      	ldr	r3, [pc, #140]	@ (800257c <HAL_GPIO_Init+0x304>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	43db      	mvns	r3, r3
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	4013      	ands	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002512:	4a1a      	ldr	r2, [pc, #104]	@ (800257c <HAL_GPIO_Init+0x304>)
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002518:	4b18      	ldr	r3, [pc, #96]	@ (800257c <HAL_GPIO_Init+0x304>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	43db      	mvns	r3, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4013      	ands	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d003      	beq.n	800253c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800253c:	4a0f      	ldr	r2, [pc, #60]	@ (800257c <HAL_GPIO_Init+0x304>)
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3301      	adds	r3, #1
 8002546:	61fb      	str	r3, [r7, #28]
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	2b0f      	cmp	r3, #15
 800254c:	f67f aea2 	bls.w	8002294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002550:	bf00      	nop
 8002552:	bf00      	nop
 8002554:	3724      	adds	r7, #36	@ 0x24
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	40023800 	.word	0x40023800
 8002564:	40013800 	.word	0x40013800
 8002568:	40020000 	.word	0x40020000
 800256c:	40020400 	.word	0x40020400
 8002570:	40020800 	.word	0x40020800
 8002574:	40020c00 	.word	0x40020c00
 8002578:	40021000 	.word	0x40021000
 800257c:	40013c00 	.word	0x40013c00

08002580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
 800258c:	4613      	mov	r3, r2
 800258e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002590:	787b      	ldrb	r3, [r7, #1]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002596:	887a      	ldrh	r2, [r7, #2]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800259c:	e003      	b.n	80025a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800259e:	887b      	ldrh	r3, [r7, #2]
 80025a0:	041a      	lsls	r2, r3, #16
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	619a      	str	r2, [r3, #24]
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
	...

080025b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e12b      	b.n	800281e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d106      	bne.n	80025e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7fe fff4 	bl	80015c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2224      	movs	r2, #36	@ 0x24
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002606:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002616:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002618:	f001 f8da 	bl	80037d0 <HAL_RCC_GetPCLK1Freq>
 800261c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	4a81      	ldr	r2, [pc, #516]	@ (8002828 <HAL_I2C_Init+0x274>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d807      	bhi.n	8002638 <HAL_I2C_Init+0x84>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4a80      	ldr	r2, [pc, #512]	@ (800282c <HAL_I2C_Init+0x278>)
 800262c:	4293      	cmp	r3, r2
 800262e:	bf94      	ite	ls
 8002630:	2301      	movls	r3, #1
 8002632:	2300      	movhi	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	e006      	b.n	8002646 <HAL_I2C_Init+0x92>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4a7d      	ldr	r2, [pc, #500]	@ (8002830 <HAL_I2C_Init+0x27c>)
 800263c:	4293      	cmp	r3, r2
 800263e:	bf94      	ite	ls
 8002640:	2301      	movls	r3, #1
 8002642:	2300      	movhi	r3, #0
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e0e7      	b.n	800281e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	4a78      	ldr	r2, [pc, #480]	@ (8002834 <HAL_I2C_Init+0x280>)
 8002652:	fba2 2303 	umull	r2, r3, r2, r3
 8002656:	0c9b      	lsrs	r3, r3, #18
 8002658:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68ba      	ldr	r2, [r7, #8]
 800266a:	430a      	orrs	r2, r1
 800266c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	4a6a      	ldr	r2, [pc, #424]	@ (8002828 <HAL_I2C_Init+0x274>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d802      	bhi.n	8002688 <HAL_I2C_Init+0xd4>
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3301      	adds	r3, #1
 8002686:	e009      	b.n	800269c <HAL_I2C_Init+0xe8>
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800268e:	fb02 f303 	mul.w	r3, r2, r3
 8002692:	4a69      	ldr	r2, [pc, #420]	@ (8002838 <HAL_I2C_Init+0x284>)
 8002694:	fba2 2303 	umull	r2, r3, r2, r3
 8002698:	099b      	lsrs	r3, r3, #6
 800269a:	3301      	adds	r3, #1
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	430b      	orrs	r3, r1
 80026a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	495c      	ldr	r1, [pc, #368]	@ (8002828 <HAL_I2C_Init+0x274>)
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d819      	bhi.n	80026f0 <HAL_I2C_Init+0x13c>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1e59      	subs	r1, r3, #1
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80026ca:	1c59      	adds	r1, r3, #1
 80026cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026d0:	400b      	ands	r3, r1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00a      	beq.n	80026ec <HAL_I2C_Init+0x138>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	1e59      	subs	r1, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80026e4:	3301      	adds	r3, #1
 80026e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ea:	e051      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 80026ec:	2304      	movs	r3, #4
 80026ee:	e04f      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d111      	bne.n	800271c <HAL_I2C_Init+0x168>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1e58      	subs	r0, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	440b      	add	r3, r1
 8002706:	fbb0 f3f3 	udiv	r3, r0, r3
 800270a:	3301      	adds	r3, #1
 800270c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002710:	2b00      	cmp	r3, #0
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	e012      	b.n	8002742 <HAL_I2C_Init+0x18e>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	1e58      	subs	r0, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6859      	ldr	r1, [r3, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	0099      	lsls	r1, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002732:	3301      	adds	r3, #1
 8002734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf0c      	ite	eq
 800273c:	2301      	moveq	r3, #1
 800273e:	2300      	movne	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <HAL_I2C_Init+0x196>
 8002746:	2301      	movs	r3, #1
 8002748:	e022      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10e      	bne.n	8002770 <HAL_I2C_Init+0x1bc>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1e58      	subs	r0, r3, #1
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6859      	ldr	r1, [r3, #4]
 800275a:	460b      	mov	r3, r1
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	440b      	add	r3, r1
 8002760:	fbb0 f3f3 	udiv	r3, r0, r3
 8002764:	3301      	adds	r3, #1
 8002766:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800276a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800276e:	e00f      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1e58      	subs	r0, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6859      	ldr	r1, [r3, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	0099      	lsls	r1, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	fbb0 f3f3 	udiv	r3, r0, r3
 8002786:	3301      	adds	r3, #1
 8002788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800278c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	6809      	ldr	r1, [r1, #0]
 8002794:	4313      	orrs	r3, r2
 8002796:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69da      	ldr	r2, [r3, #28]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	431a      	orrs	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80027be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6911      	ldr	r1, [r2, #16]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	68d2      	ldr	r2, [r2, #12]
 80027ca:	4311      	orrs	r1, r2
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	430b      	orrs	r3, r1
 80027d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	695a      	ldr	r2, [r3, #20]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	431a      	orrs	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0201 	orr.w	r2, r2, #1
 80027fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2220      	movs	r2, #32
 800280a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	000186a0 	.word	0x000186a0
 800282c:	001e847f 	.word	0x001e847f
 8002830:	003d08ff 	.word	0x003d08ff
 8002834:	431bde83 	.word	0x431bde83
 8002838:	10624dd3 	.word	0x10624dd3

0800283c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af02      	add	r7, sp, #8
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	607a      	str	r2, [r7, #4]
 8002846:	461a      	mov	r2, r3
 8002848:	460b      	mov	r3, r1
 800284a:	817b      	strh	r3, [r7, #10]
 800284c:	4613      	mov	r3, r2
 800284e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002850:	f7ff f80a 	bl	8001868 <HAL_GetTick>
 8002854:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b20      	cmp	r3, #32
 8002860:	f040 80e0 	bne.w	8002a24 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	2319      	movs	r3, #25
 800286a:	2201      	movs	r2, #1
 800286c:	4970      	ldr	r1, [pc, #448]	@ (8002a30 <HAL_I2C_Master_Transmit+0x1f4>)
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f964 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800287a:	2302      	movs	r3, #2
 800287c:	e0d3      	b.n	8002a26 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <HAL_I2C_Master_Transmit+0x50>
 8002888:	2302      	movs	r3, #2
 800288a:	e0cc      	b.n	8002a26 <HAL_I2C_Master_Transmit+0x1ea>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d007      	beq.n	80028b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f042 0201 	orr.w	r2, r2, #1
 80028b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2221      	movs	r2, #33	@ 0x21
 80028c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2210      	movs	r2, #16
 80028ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	893a      	ldrh	r2, [r7, #8]
 80028e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	4a50      	ldr	r2, [pc, #320]	@ (8002a34 <HAL_I2C_Master_Transmit+0x1f8>)
 80028f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028f4:	8979      	ldrh	r1, [r7, #10]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	6a3a      	ldr	r2, [r7, #32]
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f000 f89c 	bl	8002a38 <I2C_MasterRequestWrite>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e08d      	b.n	8002a26 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800290a:	2300      	movs	r3, #0
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002920:	e066      	b.n	80029f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	6a39      	ldr	r1, [r7, #32]
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 fa22 	bl	8002d70 <I2C_WaitOnTXEFlagUntilTimeout>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00d      	beq.n	800294e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	2b04      	cmp	r3, #4
 8002938:	d107      	bne.n	800294a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002948:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e06b      	b.n	8002a26 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002952:	781a      	ldrb	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295e:	1c5a      	adds	r2, r3, #1
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002968:	b29b      	uxth	r3, r3
 800296a:	3b01      	subs	r3, #1
 800296c:	b29a      	uxth	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002976:	3b01      	subs	r3, #1
 8002978:	b29a      	uxth	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b04      	cmp	r3, #4
 800298a:	d11b      	bne.n	80029c4 <HAL_I2C_Master_Transmit+0x188>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002990:	2b00      	cmp	r3, #0
 8002992:	d017      	beq.n	80029c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002998:	781a      	ldrb	r2, [r3, #0]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a4:	1c5a      	adds	r2, r3, #1
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	3b01      	subs	r3, #1
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029bc:	3b01      	subs	r3, #1
 80029be:	b29a      	uxth	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	6a39      	ldr	r1, [r7, #32]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 fa19 	bl	8002e00 <I2C_WaitOnBTFFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d00d      	beq.n	80029f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d107      	bne.n	80029ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e01a      	b.n	8002a26 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d194      	bne.n	8002922 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	e000      	b.n	8002a26 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a24:	2302      	movs	r3, #2
  }
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3718      	adds	r7, #24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	00100002 	.word	0x00100002
 8002a34:	ffff0000 	.word	0xffff0000

08002a38 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b088      	sub	sp, #32
 8002a3c:	af02      	add	r7, sp, #8
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	607a      	str	r2, [r7, #4]
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	460b      	mov	r3, r1
 8002a46:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d006      	beq.n	8002a62 <I2C_MasterRequestWrite+0x2a>
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d003      	beq.n	8002a62 <I2C_MasterRequestWrite+0x2a>
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a60:	d108      	bne.n	8002a74 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	e00b      	b.n	8002a8c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a78:	2b12      	cmp	r3, #18
 8002a7a:	d107      	bne.n	8002a8c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a8a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f000 f84f 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00d      	beq.n	8002ac0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ab2:	d103      	bne.n	8002abc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002aba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e035      	b.n	8002b2c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ac8:	d108      	bne.n	8002adc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002aca:	897b      	ldrh	r3, [r7, #10]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ad8:	611a      	str	r2, [r3, #16]
 8002ada:	e01b      	b.n	8002b14 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002adc:	897b      	ldrh	r3, [r7, #10]
 8002ade:	11db      	asrs	r3, r3, #7
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	f003 0306 	and.w	r3, r3, #6
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	f063 030f 	orn	r3, r3, #15
 8002aec:	b2da      	uxtb	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	490e      	ldr	r1, [pc, #56]	@ (8002b34 <I2C_MasterRequestWrite+0xfc>)
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f000 f898 	bl	8002c30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e010      	b.n	8002b2c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b0a:	897b      	ldrh	r3, [r7, #10]
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	4907      	ldr	r1, [pc, #28]	@ (8002b38 <I2C_MasterRequestWrite+0x100>)
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 f888 	bl	8002c30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	00010008 	.word	0x00010008
 8002b38:	00010002 	.word	0x00010002

08002b3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	603b      	str	r3, [r7, #0]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b4c:	e048      	b.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b54:	d044      	beq.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b56:	f7fe fe87 	bl	8001868 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d302      	bcc.n	8002b6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d139      	bne.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	0c1b      	lsrs	r3, r3, #16
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d10d      	bne.n	8002b92 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	43da      	mvns	r2, r3
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	4013      	ands	r3, r2
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	bf0c      	ite	eq
 8002b88:	2301      	moveq	r3, #1
 8002b8a:	2300      	movne	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	e00c      	b.n	8002bac <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	43da      	mvns	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	bf0c      	ite	eq
 8002ba4:	2301      	moveq	r3, #1
 8002ba6:	2300      	movne	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d116      	bne.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bcc:	f043 0220 	orr.w	r2, r3, #32
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e023      	b.n	8002c28 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	0c1b      	lsrs	r3, r3, #16
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d10d      	bne.n	8002c06 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	43da      	mvns	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf0c      	ite	eq
 8002bfc:	2301      	moveq	r3, #1
 8002bfe:	2300      	movne	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	461a      	mov	r2, r3
 8002c04:	e00c      	b.n	8002c20 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	43da      	mvns	r2, r3
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	4013      	ands	r3, r2
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	bf0c      	ite	eq
 8002c18:	2301      	moveq	r3, #1
 8002c1a:	2300      	movne	r3, #0
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	461a      	mov	r2, r3
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d093      	beq.n	8002b4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
 8002c3c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c3e:	e071      	b.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c4e:	d123      	bne.n	8002c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c5e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c84:	f043 0204 	orr.w	r2, r3, #4
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e067      	b.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c9e:	d041      	beq.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ca0:	f7fe fde2 	bl	8001868 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d302      	bcc.n	8002cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d136      	bne.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	0c1b      	lsrs	r3, r3, #16
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d10c      	bne.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	43da      	mvns	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	bf14      	ite	ne
 8002cd2:	2301      	movne	r3, #1
 8002cd4:	2300      	moveq	r3, #0
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	e00b      	b.n	8002cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	43da      	mvns	r2, r3
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf14      	ite	ne
 8002cec:	2301      	movne	r3, #1
 8002cee:	2300      	moveq	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d016      	beq.n	8002d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	f043 0220 	orr.w	r2, r3, #32
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e021      	b.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	0c1b      	lsrs	r3, r3, #16
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d10c      	bne.n	8002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	43da      	mvns	r2, r3
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf14      	ite	ne
 8002d40:	2301      	movne	r3, #1
 8002d42:	2300      	moveq	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	e00b      	b.n	8002d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4013      	ands	r3, r2
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	bf14      	ite	ne
 8002d5a:	2301      	movne	r3, #1
 8002d5c:	2300      	moveq	r3, #0
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f47f af6d 	bne.w	8002c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3710      	adds	r7, #16
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d7c:	e034      	b.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f886 	bl	8002e90 <I2C_IsAcknowledgeFailed>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e034      	b.n	8002df8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d94:	d028      	beq.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d96:	f7fe fd67 	bl	8001868 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d302      	bcc.n	8002dac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d11d      	bne.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db6:	2b80      	cmp	r3, #128	@ 0x80
 8002db8:	d016      	beq.n	8002de8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	f043 0220 	orr.w	r2, r3, #32
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e007      	b.n	8002df8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df2:	2b80      	cmp	r3, #128	@ 0x80
 8002df4:	d1c3      	bne.n	8002d7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e0c:	e034      	b.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 f83e 	bl	8002e90 <I2C_IsAcknowledgeFailed>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e034      	b.n	8002e88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e24:	d028      	beq.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e26:	f7fe fd1f 	bl	8001868 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d302      	bcc.n	8002e3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d11d      	bne.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d016      	beq.n	8002e78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	f043 0220 	orr.w	r2, r3, #32
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e007      	b.n	8002e88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	f003 0304 	and.w	r3, r3, #4
 8002e82:	2b04      	cmp	r3, #4
 8002e84:	d1c3      	bne.n	8002e0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea6:	d11b      	bne.n	8002ee0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002eb0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ecc:	f043 0204 	orr.w	r2, r3, #4
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
	...

08002ef0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b086      	sub	sp, #24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e267      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d075      	beq.n	8002ffa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f0e:	4b88      	ldr	r3, [pc, #544]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 030c 	and.w	r3, r3, #12
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d00c      	beq.n	8002f34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f1a:	4b85      	ldr	r3, [pc, #532]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f22:	2b08      	cmp	r3, #8
 8002f24:	d112      	bne.n	8002f4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f26:	4b82      	ldr	r3, [pc, #520]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f32:	d10b      	bne.n	8002f4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f34:	4b7e      	ldr	r3, [pc, #504]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d05b      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x108>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d157      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e242      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f54:	d106      	bne.n	8002f64 <HAL_RCC_OscConfig+0x74>
 8002f56:	4b76      	ldr	r3, [pc, #472]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a75      	ldr	r2, [pc, #468]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f60:	6013      	str	r3, [r2, #0]
 8002f62:	e01d      	b.n	8002fa0 <HAL_RCC_OscConfig+0xb0>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f6c:	d10c      	bne.n	8002f88 <HAL_RCC_OscConfig+0x98>
 8002f6e:	4b70      	ldr	r3, [pc, #448]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a6f      	ldr	r2, [pc, #444]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	4b6d      	ldr	r3, [pc, #436]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a6c      	ldr	r2, [pc, #432]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	e00b      	b.n	8002fa0 <HAL_RCC_OscConfig+0xb0>
 8002f88:	4b69      	ldr	r3, [pc, #420]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a68      	ldr	r2, [pc, #416]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f92:	6013      	str	r3, [r2, #0]
 8002f94:	4b66      	ldr	r3, [pc, #408]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a65      	ldr	r2, [pc, #404]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002f9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d013      	beq.n	8002fd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7fe fc5e 	bl	8001868 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb0:	f7fe fc5a 	bl	8001868 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b64      	cmp	r3, #100	@ 0x64
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e207      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fc2:	4b5b      	ldr	r3, [pc, #364]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0f0      	beq.n	8002fb0 <HAL_RCC_OscConfig+0xc0>
 8002fce:	e014      	b.n	8002ffa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd0:	f7fe fc4a 	bl	8001868 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd8:	f7fe fc46 	bl	8001868 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b64      	cmp	r3, #100	@ 0x64
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e1f3      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fea:	4b51      	ldr	r3, [pc, #324]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1f0      	bne.n	8002fd8 <HAL_RCC_OscConfig+0xe8>
 8002ff6:	e000      	b.n	8002ffa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d063      	beq.n	80030ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003006:	4b4a      	ldr	r3, [pc, #296]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f003 030c 	and.w	r3, r3, #12
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00b      	beq.n	800302a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003012:	4b47      	ldr	r3, [pc, #284]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800301a:	2b08      	cmp	r3, #8
 800301c:	d11c      	bne.n	8003058 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800301e:	4b44      	ldr	r3, [pc, #272]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d116      	bne.n	8003058 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302a:	4b41      	ldr	r3, [pc, #260]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d005      	beq.n	8003042 <HAL_RCC_OscConfig+0x152>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d001      	beq.n	8003042 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e1c7      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003042:	4b3b      	ldr	r3, [pc, #236]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	4937      	ldr	r1, [pc, #220]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8003052:	4313      	orrs	r3, r2
 8003054:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003056:	e03a      	b.n	80030ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d020      	beq.n	80030a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003060:	4b34      	ldr	r3, [pc, #208]	@ (8003134 <HAL_RCC_OscConfig+0x244>)
 8003062:	2201      	movs	r2, #1
 8003064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003066:	f7fe fbff 	bl	8001868 <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800306e:	f7fe fbfb 	bl	8001868 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e1a8      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003080:	4b2b      	ldr	r3, [pc, #172]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0f0      	beq.n	800306e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800308c:	4b28      	ldr	r3, [pc, #160]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	4925      	ldr	r1, [pc, #148]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 800309c:	4313      	orrs	r3, r2
 800309e:	600b      	str	r3, [r1, #0]
 80030a0:	e015      	b.n	80030ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030a2:	4b24      	ldr	r3, [pc, #144]	@ (8003134 <HAL_RCC_OscConfig+0x244>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a8:	f7fe fbde 	bl	8001868 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030b0:	f7fe fbda 	bl	8001868 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e187      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1f0      	bne.n	80030b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d036      	beq.n	8003148 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d016      	beq.n	8003110 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030e2:	4b15      	ldr	r3, [pc, #84]	@ (8003138 <HAL_RCC_OscConfig+0x248>)
 80030e4:	2201      	movs	r2, #1
 80030e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e8:	f7fe fbbe 	bl	8001868 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f0:	f7fe fbba 	bl	8001868 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e167      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003102:	4b0b      	ldr	r3, [pc, #44]	@ (8003130 <HAL_RCC_OscConfig+0x240>)
 8003104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0f0      	beq.n	80030f0 <HAL_RCC_OscConfig+0x200>
 800310e:	e01b      	b.n	8003148 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003110:	4b09      	ldr	r3, [pc, #36]	@ (8003138 <HAL_RCC_OscConfig+0x248>)
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003116:	f7fe fba7 	bl	8001868 <HAL_GetTick>
 800311a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800311c:	e00e      	b.n	800313c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800311e:	f7fe fba3 	bl	8001868 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b02      	cmp	r3, #2
 800312a:	d907      	bls.n	800313c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e150      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
 8003130:	40023800 	.word	0x40023800
 8003134:	42470000 	.word	0x42470000
 8003138:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800313c:	4b88      	ldr	r3, [pc, #544]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800313e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1ea      	bne.n	800311e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 8097 	beq.w	8003284 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003156:	2300      	movs	r3, #0
 8003158:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800315a:	4b81      	ldr	r3, [pc, #516]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10f      	bne.n	8003186 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	60bb      	str	r3, [r7, #8]
 800316a:	4b7d      	ldr	r3, [pc, #500]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	4a7c      	ldr	r2, [pc, #496]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 8003170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003174:	6413      	str	r3, [r2, #64]	@ 0x40
 8003176:	4b7a      	ldr	r3, [pc, #488]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 8003178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317e:	60bb      	str	r3, [r7, #8]
 8003180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003182:	2301      	movs	r3, #1
 8003184:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003186:	4b77      	ldr	r3, [pc, #476]	@ (8003364 <HAL_RCC_OscConfig+0x474>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800318e:	2b00      	cmp	r3, #0
 8003190:	d118      	bne.n	80031c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003192:	4b74      	ldr	r3, [pc, #464]	@ (8003364 <HAL_RCC_OscConfig+0x474>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a73      	ldr	r2, [pc, #460]	@ (8003364 <HAL_RCC_OscConfig+0x474>)
 8003198:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800319c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800319e:	f7fe fb63 	bl	8001868 <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031a6:	f7fe fb5f 	bl	8001868 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e10c      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003364 <HAL_RCC_OscConfig+0x474>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d0f0      	beq.n	80031a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d106      	bne.n	80031da <HAL_RCC_OscConfig+0x2ea>
 80031cc:	4b64      	ldr	r3, [pc, #400]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80031ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d0:	4a63      	ldr	r2, [pc, #396]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80031d2:	f043 0301 	orr.w	r3, r3, #1
 80031d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031d8:	e01c      	b.n	8003214 <HAL_RCC_OscConfig+0x324>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	2b05      	cmp	r3, #5
 80031e0:	d10c      	bne.n	80031fc <HAL_RCC_OscConfig+0x30c>
 80031e2:	4b5f      	ldr	r3, [pc, #380]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80031e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e6:	4a5e      	ldr	r2, [pc, #376]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80031e8:	f043 0304 	orr.w	r3, r3, #4
 80031ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80031ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80031f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f2:	4a5b      	ldr	r2, [pc, #364]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80031f4:	f043 0301 	orr.w	r3, r3, #1
 80031f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80031fa:	e00b      	b.n	8003214 <HAL_RCC_OscConfig+0x324>
 80031fc:	4b58      	ldr	r3, [pc, #352]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80031fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003200:	4a57      	ldr	r2, [pc, #348]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 8003202:	f023 0301 	bic.w	r3, r3, #1
 8003206:	6713      	str	r3, [r2, #112]	@ 0x70
 8003208:	4b55      	ldr	r3, [pc, #340]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800320a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320c:	4a54      	ldr	r2, [pc, #336]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800320e:	f023 0304 	bic.w	r3, r3, #4
 8003212:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d015      	beq.n	8003248 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800321c:	f7fe fb24 	bl	8001868 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003222:	e00a      	b.n	800323a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003224:	f7fe fb20 	bl	8001868 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003232:	4293      	cmp	r3, r2
 8003234:	d901      	bls.n	800323a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e0cb      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800323a:	4b49      	ldr	r3, [pc, #292]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800323c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d0ee      	beq.n	8003224 <HAL_RCC_OscConfig+0x334>
 8003246:	e014      	b.n	8003272 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003248:	f7fe fb0e 	bl	8001868 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800324e:	e00a      	b.n	8003266 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003250:	f7fe fb0a 	bl	8001868 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800325e:	4293      	cmp	r3, r2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e0b5      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003266:	4b3e      	ldr	r3, [pc, #248]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 8003268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1ee      	bne.n	8003250 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003272:	7dfb      	ldrb	r3, [r7, #23]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d105      	bne.n	8003284 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003278:	4b39      	ldr	r3, [pc, #228]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800327a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327c:	4a38      	ldr	r2, [pc, #224]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800327e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003282:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	2b00      	cmp	r3, #0
 800328a:	f000 80a1 	beq.w	80033d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800328e:	4b34      	ldr	r3, [pc, #208]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f003 030c 	and.w	r3, r3, #12
 8003296:	2b08      	cmp	r3, #8
 8003298:	d05c      	beq.n	8003354 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d141      	bne.n	8003326 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032a2:	4b31      	ldr	r3, [pc, #196]	@ (8003368 <HAL_RCC_OscConfig+0x478>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a8:	f7fe fade 	bl	8001868 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b0:	f7fe fada 	bl	8001868 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e087      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c2:	4b27      	ldr	r3, [pc, #156]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f0      	bne.n	80032b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69da      	ldr	r2, [r3, #28]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	019b      	lsls	r3, r3, #6
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e4:	085b      	lsrs	r3, r3, #1
 80032e6:	3b01      	subs	r3, #1
 80032e8:	041b      	lsls	r3, r3, #16
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f0:	061b      	lsls	r3, r3, #24
 80032f2:	491b      	ldr	r1, [pc, #108]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003368 <HAL_RCC_OscConfig+0x478>)
 80032fa:	2201      	movs	r2, #1
 80032fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fe:	f7fe fab3 	bl	8001868 <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003304:	e008      	b.n	8003318 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003306:	f7fe faaf 	bl	8001868 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e05c      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003318:	4b11      	ldr	r3, [pc, #68]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d0f0      	beq.n	8003306 <HAL_RCC_OscConfig+0x416>
 8003324:	e054      	b.n	80033d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003326:	4b10      	ldr	r3, [pc, #64]	@ (8003368 <HAL_RCC_OscConfig+0x478>)
 8003328:	2200      	movs	r2, #0
 800332a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800332c:	f7fe fa9c 	bl	8001868 <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003334:	f7fe fa98 	bl	8001868 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e045      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003346:	4b06      	ldr	r3, [pc, #24]	@ (8003360 <HAL_RCC_OscConfig+0x470>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1f0      	bne.n	8003334 <HAL_RCC_OscConfig+0x444>
 8003352:	e03d      	b.n	80033d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d107      	bne.n	800336c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e038      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
 8003360:	40023800 	.word	0x40023800
 8003364:	40007000 	.word	0x40007000
 8003368:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800336c:	4b1b      	ldr	r3, [pc, #108]	@ (80033dc <HAL_RCC_OscConfig+0x4ec>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d028      	beq.n	80033cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003384:	429a      	cmp	r2, r3
 8003386:	d121      	bne.n	80033cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	429a      	cmp	r2, r3
 8003394:	d11a      	bne.n	80033cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800339c:	4013      	ands	r3, r2
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d111      	bne.n	80033cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b2:	085b      	lsrs	r3, r3, #1
 80033b4:	3b01      	subs	r3, #1
 80033b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d107      	bne.n	80033cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e000      	b.n	80033d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3718      	adds	r7, #24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40023800 	.word	0x40023800

080033e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e0cc      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033f4:	4b68      	ldr	r3, [pc, #416]	@ (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d90c      	bls.n	800341c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003402:	4b65      	ldr	r3, [pc, #404]	@ (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800340a:	4b63      	ldr	r3, [pc, #396]	@ (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	429a      	cmp	r2, r3
 8003416:	d001      	beq.n	800341c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e0b8      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d020      	beq.n	800346a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	d005      	beq.n	8003440 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003434:	4b59      	ldr	r3, [pc, #356]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	4a58      	ldr	r2, [pc, #352]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800343a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800343e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0308 	and.w	r3, r3, #8
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800344c:	4b53      	ldr	r3, [pc, #332]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4a52      	ldr	r2, [pc, #328]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003452:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003456:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003458:	4b50      	ldr	r3, [pc, #320]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	494d      	ldr	r1, [pc, #308]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003466:	4313      	orrs	r3, r2
 8003468:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d044      	beq.n	8003500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d107      	bne.n	800348e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347e:	4b47      	ldr	r3, [pc, #284]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d119      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e07f      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d003      	beq.n	800349e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800349a:	2b03      	cmp	r3, #3
 800349c:	d107      	bne.n	80034ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349e:	4b3f      	ldr	r3, [pc, #252]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d109      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e06f      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ae:	4b3b      	ldr	r3, [pc, #236]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e067      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034be:	4b37      	ldr	r3, [pc, #220]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f023 0203 	bic.w	r2, r3, #3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	4934      	ldr	r1, [pc, #208]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034d0:	f7fe f9ca 	bl	8001868 <HAL_GetTick>
 80034d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d6:	e00a      	b.n	80034ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d8:	f7fe f9c6 	bl	8001868 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e04f      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ee:	4b2b      	ldr	r3, [pc, #172]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f003 020c 	and.w	r2, r3, #12
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d1eb      	bne.n	80034d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003500:	4b25      	ldr	r3, [pc, #148]	@ (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d20c      	bcs.n	8003528 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350e:	4b22      	ldr	r3, [pc, #136]	@ (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	b2d2      	uxtb	r2, r2
 8003514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003516:	4b20      	ldr	r3, [pc, #128]	@ (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0307 	and.w	r3, r3, #7
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	429a      	cmp	r2, r3
 8003522:	d001      	beq.n	8003528 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e032      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0304 	and.w	r3, r3, #4
 8003530:	2b00      	cmp	r3, #0
 8003532:	d008      	beq.n	8003546 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003534:	4b19      	ldr	r3, [pc, #100]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	4916      	ldr	r1, [pc, #88]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003542:	4313      	orrs	r3, r2
 8003544:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0308 	and.w	r3, r3, #8
 800354e:	2b00      	cmp	r3, #0
 8003550:	d009      	beq.n	8003566 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003552:	4b12      	ldr	r3, [pc, #72]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	490e      	ldr	r1, [pc, #56]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003562:	4313      	orrs	r3, r2
 8003564:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003566:	f000 f821 	bl	80035ac <HAL_RCC_GetSysClockFreq>
 800356a:	4602      	mov	r2, r0
 800356c:	4b0b      	ldr	r3, [pc, #44]	@ (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	091b      	lsrs	r3, r3, #4
 8003572:	f003 030f 	and.w	r3, r3, #15
 8003576:	490a      	ldr	r1, [pc, #40]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003578:	5ccb      	ldrb	r3, [r1, r3]
 800357a:	fa22 f303 	lsr.w	r3, r2, r3
 800357e:	4a09      	ldr	r2, [pc, #36]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003582:	4b09      	ldr	r3, [pc, #36]	@ (80035a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7fe f92a 	bl	80017e0 <HAL_InitTick>

  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40023c00 	.word	0x40023c00
 800359c:	40023800 	.word	0x40023800
 80035a0:	08006f68 	.word	0x08006f68
 80035a4:	20000000 	.word	0x20000000
 80035a8:	20000004 	.word	0x20000004

080035ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035b0:	b094      	sub	sp, #80	@ 0x50
 80035b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80035b8:	2300      	movs	r3, #0
 80035ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80035bc:	2300      	movs	r3, #0
 80035be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035c4:	4b79      	ldr	r3, [pc, #484]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x200>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 030c 	and.w	r3, r3, #12
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d00d      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0x40>
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	f200 80e1 	bhi.w	8003798 <HAL_RCC_GetSysClockFreq+0x1ec>
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d002      	beq.n	80035e0 <HAL_RCC_GetSysClockFreq+0x34>
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d003      	beq.n	80035e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80035de:	e0db      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035e0:	4b73      	ldr	r3, [pc, #460]	@ (80037b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80035e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035e4:	e0db      	b.n	800379e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035e6:	4b73      	ldr	r3, [pc, #460]	@ (80037b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80035e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035ea:	e0d8      	b.n	800379e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035ec:	4b6f      	ldr	r3, [pc, #444]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x200>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035f6:	4b6d      	ldr	r3, [pc, #436]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x200>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d063      	beq.n	80036ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003602:	4b6a      	ldr	r3, [pc, #424]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x200>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	099b      	lsrs	r3, r3, #6
 8003608:	2200      	movs	r2, #0
 800360a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800360c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800360e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003614:	633b      	str	r3, [r7, #48]	@ 0x30
 8003616:	2300      	movs	r3, #0
 8003618:	637b      	str	r3, [r7, #52]	@ 0x34
 800361a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800361e:	4622      	mov	r2, r4
 8003620:	462b      	mov	r3, r5
 8003622:	f04f 0000 	mov.w	r0, #0
 8003626:	f04f 0100 	mov.w	r1, #0
 800362a:	0159      	lsls	r1, r3, #5
 800362c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003630:	0150      	lsls	r0, r2, #5
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	4621      	mov	r1, r4
 8003638:	1a51      	subs	r1, r2, r1
 800363a:	6139      	str	r1, [r7, #16]
 800363c:	4629      	mov	r1, r5
 800363e:	eb63 0301 	sbc.w	r3, r3, r1
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	f04f 0200 	mov.w	r2, #0
 8003648:	f04f 0300 	mov.w	r3, #0
 800364c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003650:	4659      	mov	r1, fp
 8003652:	018b      	lsls	r3, r1, #6
 8003654:	4651      	mov	r1, sl
 8003656:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800365a:	4651      	mov	r1, sl
 800365c:	018a      	lsls	r2, r1, #6
 800365e:	4651      	mov	r1, sl
 8003660:	ebb2 0801 	subs.w	r8, r2, r1
 8003664:	4659      	mov	r1, fp
 8003666:	eb63 0901 	sbc.w	r9, r3, r1
 800366a:	f04f 0200 	mov.w	r2, #0
 800366e:	f04f 0300 	mov.w	r3, #0
 8003672:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003676:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800367a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800367e:	4690      	mov	r8, r2
 8003680:	4699      	mov	r9, r3
 8003682:	4623      	mov	r3, r4
 8003684:	eb18 0303 	adds.w	r3, r8, r3
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	462b      	mov	r3, r5
 800368c:	eb49 0303 	adc.w	r3, r9, r3
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	f04f 0200 	mov.w	r2, #0
 8003696:	f04f 0300 	mov.w	r3, #0
 800369a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800369e:	4629      	mov	r1, r5
 80036a0:	024b      	lsls	r3, r1, #9
 80036a2:	4621      	mov	r1, r4
 80036a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036a8:	4621      	mov	r1, r4
 80036aa:	024a      	lsls	r2, r1, #9
 80036ac:	4610      	mov	r0, r2
 80036ae:	4619      	mov	r1, r3
 80036b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036b2:	2200      	movs	r2, #0
 80036b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036bc:	f7fd fa7c 	bl	8000bb8 <__aeabi_uldivmod>
 80036c0:	4602      	mov	r2, r0
 80036c2:	460b      	mov	r3, r1
 80036c4:	4613      	mov	r3, r2
 80036c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036c8:	e058      	b.n	800377c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ca:	4b38      	ldr	r3, [pc, #224]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x200>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	099b      	lsrs	r3, r3, #6
 80036d0:	2200      	movs	r2, #0
 80036d2:	4618      	mov	r0, r3
 80036d4:	4611      	mov	r1, r2
 80036d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036da:	623b      	str	r3, [r7, #32]
 80036dc:	2300      	movs	r3, #0
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
 80036e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036e4:	4642      	mov	r2, r8
 80036e6:	464b      	mov	r3, r9
 80036e8:	f04f 0000 	mov.w	r0, #0
 80036ec:	f04f 0100 	mov.w	r1, #0
 80036f0:	0159      	lsls	r1, r3, #5
 80036f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036f6:	0150      	lsls	r0, r2, #5
 80036f8:	4602      	mov	r2, r0
 80036fa:	460b      	mov	r3, r1
 80036fc:	4641      	mov	r1, r8
 80036fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8003702:	4649      	mov	r1, r9
 8003704:	eb63 0b01 	sbc.w	fp, r3, r1
 8003708:	f04f 0200 	mov.w	r2, #0
 800370c:	f04f 0300 	mov.w	r3, #0
 8003710:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003714:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003718:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800371c:	ebb2 040a 	subs.w	r4, r2, sl
 8003720:	eb63 050b 	sbc.w	r5, r3, fp
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	f04f 0300 	mov.w	r3, #0
 800372c:	00eb      	lsls	r3, r5, #3
 800372e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003732:	00e2      	lsls	r2, r4, #3
 8003734:	4614      	mov	r4, r2
 8003736:	461d      	mov	r5, r3
 8003738:	4643      	mov	r3, r8
 800373a:	18e3      	adds	r3, r4, r3
 800373c:	603b      	str	r3, [r7, #0]
 800373e:	464b      	mov	r3, r9
 8003740:	eb45 0303 	adc.w	r3, r5, r3
 8003744:	607b      	str	r3, [r7, #4]
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	f04f 0300 	mov.w	r3, #0
 800374e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003752:	4629      	mov	r1, r5
 8003754:	028b      	lsls	r3, r1, #10
 8003756:	4621      	mov	r1, r4
 8003758:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800375c:	4621      	mov	r1, r4
 800375e:	028a      	lsls	r2, r1, #10
 8003760:	4610      	mov	r0, r2
 8003762:	4619      	mov	r1, r3
 8003764:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003766:	2200      	movs	r2, #0
 8003768:	61bb      	str	r3, [r7, #24]
 800376a:	61fa      	str	r2, [r7, #28]
 800376c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003770:	f7fd fa22 	bl	8000bb8 <__aeabi_uldivmod>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	4613      	mov	r3, r2
 800377a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800377c:	4b0b      	ldr	r3, [pc, #44]	@ (80037ac <HAL_RCC_GetSysClockFreq+0x200>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	0c1b      	lsrs	r3, r3, #16
 8003782:	f003 0303 	and.w	r3, r3, #3
 8003786:	3301      	adds	r3, #1
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800378c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800378e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003790:	fbb2 f3f3 	udiv	r3, r2, r3
 8003794:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003796:	e002      	b.n	800379e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003798:	4b05      	ldr	r3, [pc, #20]	@ (80037b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800379a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800379c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800379e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3750      	adds	r7, #80	@ 0x50
 80037a4:	46bd      	mov	sp, r7
 80037a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037aa:	bf00      	nop
 80037ac:	40023800 	.word	0x40023800
 80037b0:	00f42400 	.word	0x00f42400
 80037b4:	007a1200 	.word	0x007a1200

080037b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037bc:	4b03      	ldr	r3, [pc, #12]	@ (80037cc <HAL_RCC_GetHCLKFreq+0x14>)
 80037be:	681b      	ldr	r3, [r3, #0]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	20000000 	.word	0x20000000

080037d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037d4:	f7ff fff0 	bl	80037b8 <HAL_RCC_GetHCLKFreq>
 80037d8:	4602      	mov	r2, r0
 80037da:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	0a9b      	lsrs	r3, r3, #10
 80037e0:	f003 0307 	and.w	r3, r3, #7
 80037e4:	4903      	ldr	r1, [pc, #12]	@ (80037f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037e6:	5ccb      	ldrb	r3, [r1, r3]
 80037e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	40023800 	.word	0x40023800
 80037f4:	08006f78 	.word	0x08006f78

080037f8 <findslot>:
 80037f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003824 <findslot+0x2c>)
 80037fa:	b510      	push	{r4, lr}
 80037fc:	4604      	mov	r4, r0
 80037fe:	6818      	ldr	r0, [r3, #0]
 8003800:	b118      	cbz	r0, 800380a <findslot+0x12>
 8003802:	6a03      	ldr	r3, [r0, #32]
 8003804:	b90b      	cbnz	r3, 800380a <findslot+0x12>
 8003806:	f001 f9e5 	bl	8004bd4 <__sinit>
 800380a:	2c13      	cmp	r4, #19
 800380c:	d807      	bhi.n	800381e <findslot+0x26>
 800380e:	4806      	ldr	r0, [pc, #24]	@ (8003828 <findslot+0x30>)
 8003810:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8003814:	3201      	adds	r2, #1
 8003816:	d002      	beq.n	800381e <findslot+0x26>
 8003818:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800381c:	bd10      	pop	{r4, pc}
 800381e:	2000      	movs	r0, #0
 8003820:	e7fc      	b.n	800381c <findslot+0x24>
 8003822:	bf00      	nop
 8003824:	20000018 	.word	0x20000018
 8003828:	20000294 	.word	0x20000294

0800382c <error>:
 800382c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800382e:	4604      	mov	r4, r0
 8003830:	f001 fb6c 	bl	8004f0c <__errno>
 8003834:	2613      	movs	r6, #19
 8003836:	4605      	mov	r5, r0
 8003838:	2700      	movs	r7, #0
 800383a:	4630      	mov	r0, r6
 800383c:	4639      	mov	r1, r7
 800383e:	beab      	bkpt	0x00ab
 8003840:	4606      	mov	r6, r0
 8003842:	602e      	str	r6, [r5, #0]
 8003844:	4620      	mov	r0, r4
 8003846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003848 <checkerror>:
 8003848:	1c43      	adds	r3, r0, #1
 800384a:	d101      	bne.n	8003850 <checkerror+0x8>
 800384c:	f7ff bfee 	b.w	800382c <error>
 8003850:	4770      	bx	lr

08003852 <_swiread>:
 8003852:	b530      	push	{r4, r5, lr}
 8003854:	b085      	sub	sp, #20
 8003856:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800385a:	9203      	str	r2, [sp, #12]
 800385c:	2406      	movs	r4, #6
 800385e:	ad01      	add	r5, sp, #4
 8003860:	4620      	mov	r0, r4
 8003862:	4629      	mov	r1, r5
 8003864:	beab      	bkpt	0x00ab
 8003866:	4604      	mov	r4, r0
 8003868:	4620      	mov	r0, r4
 800386a:	f7ff ffed 	bl	8003848 <checkerror>
 800386e:	b005      	add	sp, #20
 8003870:	bd30      	pop	{r4, r5, pc}

08003872 <_read>:
 8003872:	b570      	push	{r4, r5, r6, lr}
 8003874:	460e      	mov	r6, r1
 8003876:	4614      	mov	r4, r2
 8003878:	f7ff ffbe 	bl	80037f8 <findslot>
 800387c:	4605      	mov	r5, r0
 800387e:	b930      	cbnz	r0, 800388e <_read+0x1c>
 8003880:	f001 fb44 	bl	8004f0c <__errno>
 8003884:	2309      	movs	r3, #9
 8003886:	6003      	str	r3, [r0, #0]
 8003888:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800388c:	bd70      	pop	{r4, r5, r6, pc}
 800388e:	6800      	ldr	r0, [r0, #0]
 8003890:	4622      	mov	r2, r4
 8003892:	4631      	mov	r1, r6
 8003894:	f7ff ffdd 	bl	8003852 <_swiread>
 8003898:	1c43      	adds	r3, r0, #1
 800389a:	d0f5      	beq.n	8003888 <_read+0x16>
 800389c:	686b      	ldr	r3, [r5, #4]
 800389e:	1a20      	subs	r0, r4, r0
 80038a0:	4403      	add	r3, r0
 80038a2:	606b      	str	r3, [r5, #4]
 80038a4:	e7f2      	b.n	800388c <_read+0x1a>

080038a6 <_swilseek>:
 80038a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038a8:	460c      	mov	r4, r1
 80038aa:	4616      	mov	r6, r2
 80038ac:	f7ff ffa4 	bl	80037f8 <findslot>
 80038b0:	4605      	mov	r5, r0
 80038b2:	b940      	cbnz	r0, 80038c6 <_swilseek+0x20>
 80038b4:	f001 fb2a 	bl	8004f0c <__errno>
 80038b8:	2309      	movs	r3, #9
 80038ba:	6003      	str	r3, [r0, #0]
 80038bc:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80038c0:	4620      	mov	r0, r4
 80038c2:	b003      	add	sp, #12
 80038c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038c6:	2e02      	cmp	r6, #2
 80038c8:	d903      	bls.n	80038d2 <_swilseek+0x2c>
 80038ca:	f001 fb1f 	bl	8004f0c <__errno>
 80038ce:	2316      	movs	r3, #22
 80038d0:	e7f3      	b.n	80038ba <_swilseek+0x14>
 80038d2:	2e01      	cmp	r6, #1
 80038d4:	d112      	bne.n	80038fc <_swilseek+0x56>
 80038d6:	6843      	ldr	r3, [r0, #4]
 80038d8:	18e4      	adds	r4, r4, r3
 80038da:	d4f6      	bmi.n	80038ca <_swilseek+0x24>
 80038dc:	682b      	ldr	r3, [r5, #0]
 80038de:	260a      	movs	r6, #10
 80038e0:	e9cd 3400 	strd	r3, r4, [sp]
 80038e4:	466f      	mov	r7, sp
 80038e6:	4630      	mov	r0, r6
 80038e8:	4639      	mov	r1, r7
 80038ea:	beab      	bkpt	0x00ab
 80038ec:	4606      	mov	r6, r0
 80038ee:	4630      	mov	r0, r6
 80038f0:	f7ff ffaa 	bl	8003848 <checkerror>
 80038f4:	2800      	cmp	r0, #0
 80038f6:	dbe1      	blt.n	80038bc <_swilseek+0x16>
 80038f8:	606c      	str	r4, [r5, #4]
 80038fa:	e7e1      	b.n	80038c0 <_swilseek+0x1a>
 80038fc:	2e02      	cmp	r6, #2
 80038fe:	6803      	ldr	r3, [r0, #0]
 8003900:	d1ec      	bne.n	80038dc <_swilseek+0x36>
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	260c      	movs	r6, #12
 8003906:	466f      	mov	r7, sp
 8003908:	4630      	mov	r0, r6
 800390a:	4639      	mov	r1, r7
 800390c:	beab      	bkpt	0x00ab
 800390e:	4606      	mov	r6, r0
 8003910:	4630      	mov	r0, r6
 8003912:	f7ff ff99 	bl	8003848 <checkerror>
 8003916:	1c43      	adds	r3, r0, #1
 8003918:	d0d0      	beq.n	80038bc <_swilseek+0x16>
 800391a:	4404      	add	r4, r0
 800391c:	e7de      	b.n	80038dc <_swilseek+0x36>

0800391e <_lseek>:
 800391e:	f7ff bfc2 	b.w	80038a6 <_swilseek>

08003922 <_swiwrite>:
 8003922:	b530      	push	{r4, r5, lr}
 8003924:	b085      	sub	sp, #20
 8003926:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800392a:	9203      	str	r2, [sp, #12]
 800392c:	2405      	movs	r4, #5
 800392e:	ad01      	add	r5, sp, #4
 8003930:	4620      	mov	r0, r4
 8003932:	4629      	mov	r1, r5
 8003934:	beab      	bkpt	0x00ab
 8003936:	4604      	mov	r4, r0
 8003938:	4620      	mov	r0, r4
 800393a:	f7ff ff85 	bl	8003848 <checkerror>
 800393e:	b005      	add	sp, #20
 8003940:	bd30      	pop	{r4, r5, pc}

08003942 <_write>:
 8003942:	b570      	push	{r4, r5, r6, lr}
 8003944:	460e      	mov	r6, r1
 8003946:	4615      	mov	r5, r2
 8003948:	f7ff ff56 	bl	80037f8 <findslot>
 800394c:	4604      	mov	r4, r0
 800394e:	b930      	cbnz	r0, 800395e <_write+0x1c>
 8003950:	f001 fadc 	bl	8004f0c <__errno>
 8003954:	2309      	movs	r3, #9
 8003956:	6003      	str	r3, [r0, #0]
 8003958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800395c:	bd70      	pop	{r4, r5, r6, pc}
 800395e:	6800      	ldr	r0, [r0, #0]
 8003960:	462a      	mov	r2, r5
 8003962:	4631      	mov	r1, r6
 8003964:	f7ff ffdd 	bl	8003922 <_swiwrite>
 8003968:	1e03      	subs	r3, r0, #0
 800396a:	dbf5      	blt.n	8003958 <_write+0x16>
 800396c:	6862      	ldr	r2, [r4, #4]
 800396e:	1ae8      	subs	r0, r5, r3
 8003970:	4402      	add	r2, r0
 8003972:	42ab      	cmp	r3, r5
 8003974:	6062      	str	r2, [r4, #4]
 8003976:	d1f1      	bne.n	800395c <_write+0x1a>
 8003978:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800397c:	2000      	movs	r0, #0
 800397e:	f7ff bf55 	b.w	800382c <error>

08003982 <_swiclose>:
 8003982:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003984:	2402      	movs	r4, #2
 8003986:	9001      	str	r0, [sp, #4]
 8003988:	ad01      	add	r5, sp, #4
 800398a:	4620      	mov	r0, r4
 800398c:	4629      	mov	r1, r5
 800398e:	beab      	bkpt	0x00ab
 8003990:	4604      	mov	r4, r0
 8003992:	4620      	mov	r0, r4
 8003994:	f7ff ff58 	bl	8003848 <checkerror>
 8003998:	b003      	add	sp, #12
 800399a:	bd30      	pop	{r4, r5, pc}

0800399c <_close>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	4605      	mov	r5, r0
 80039a0:	f7ff ff2a 	bl	80037f8 <findslot>
 80039a4:	4604      	mov	r4, r0
 80039a6:	b930      	cbnz	r0, 80039b6 <_close+0x1a>
 80039a8:	f001 fab0 	bl	8004f0c <__errno>
 80039ac:	2309      	movs	r3, #9
 80039ae:	6003      	str	r3, [r0, #0]
 80039b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039b4:	bd38      	pop	{r3, r4, r5, pc}
 80039b6:	3d01      	subs	r5, #1
 80039b8:	2d01      	cmp	r5, #1
 80039ba:	d809      	bhi.n	80039d0 <_close+0x34>
 80039bc:	4b09      	ldr	r3, [pc, #36]	@ (80039e4 <_close+0x48>)
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d104      	bne.n	80039d0 <_close+0x34>
 80039c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039ca:	6003      	str	r3, [r0, #0]
 80039cc:	2000      	movs	r0, #0
 80039ce:	e7f1      	b.n	80039b4 <_close+0x18>
 80039d0:	6820      	ldr	r0, [r4, #0]
 80039d2:	f7ff ffd6 	bl	8003982 <_swiclose>
 80039d6:	2800      	cmp	r0, #0
 80039d8:	d1ec      	bne.n	80039b4 <_close+0x18>
 80039da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039de:	6023      	str	r3, [r4, #0]
 80039e0:	e7e8      	b.n	80039b4 <_close+0x18>
 80039e2:	bf00      	nop
 80039e4:	20000294 	.word	0x20000294

080039e8 <_getpid>:
 80039e8:	2001      	movs	r0, #1
 80039ea:	4770      	bx	lr

080039ec <_swistat>:
 80039ec:	b570      	push	{r4, r5, r6, lr}
 80039ee:	460c      	mov	r4, r1
 80039f0:	f7ff ff02 	bl	80037f8 <findslot>
 80039f4:	4605      	mov	r5, r0
 80039f6:	b930      	cbnz	r0, 8003a06 <_swistat+0x1a>
 80039f8:	f001 fa88 	bl	8004f0c <__errno>
 80039fc:	2309      	movs	r3, #9
 80039fe:	6003      	str	r3, [r0, #0]
 8003a00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a04:	bd70      	pop	{r4, r5, r6, pc}
 8003a06:	6863      	ldr	r3, [r4, #4]
 8003a08:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a0c:	6063      	str	r3, [r4, #4]
 8003a0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a12:	64a3      	str	r3, [r4, #72]	@ 0x48
 8003a14:	260c      	movs	r6, #12
 8003a16:	4630      	mov	r0, r6
 8003a18:	4629      	mov	r1, r5
 8003a1a:	beab      	bkpt	0x00ab
 8003a1c:	4605      	mov	r5, r0
 8003a1e:	4628      	mov	r0, r5
 8003a20:	f7ff ff12 	bl	8003848 <checkerror>
 8003a24:	1c43      	adds	r3, r0, #1
 8003a26:	d0eb      	beq.n	8003a00 <_swistat+0x14>
 8003a28:	6120      	str	r0, [r4, #16]
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	e7ea      	b.n	8003a04 <_swistat+0x18>

08003a2e <_fstat>:
 8003a2e:	460b      	mov	r3, r1
 8003a30:	b510      	push	{r4, lr}
 8003a32:	2100      	movs	r1, #0
 8003a34:	4604      	mov	r4, r0
 8003a36:	2258      	movs	r2, #88	@ 0x58
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f001 fa15 	bl	8004e68 <memset>
 8003a3e:	4601      	mov	r1, r0
 8003a40:	4620      	mov	r0, r4
 8003a42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a46:	f7ff bfd1 	b.w	80039ec <_swistat>

08003a4a <_isatty>:
 8003a4a:	b570      	push	{r4, r5, r6, lr}
 8003a4c:	f7ff fed4 	bl	80037f8 <findslot>
 8003a50:	2409      	movs	r4, #9
 8003a52:	4605      	mov	r5, r0
 8003a54:	b920      	cbnz	r0, 8003a60 <_isatty+0x16>
 8003a56:	f001 fa59 	bl	8004f0c <__errno>
 8003a5a:	6004      	str	r4, [r0, #0]
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	bd70      	pop	{r4, r5, r6, pc}
 8003a60:	4620      	mov	r0, r4
 8003a62:	4629      	mov	r1, r5
 8003a64:	beab      	bkpt	0x00ab
 8003a66:	4604      	mov	r4, r0
 8003a68:	2c01      	cmp	r4, #1
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	d0f7      	beq.n	8003a5e <_isatty+0x14>
 8003a6e:	f001 fa4d 	bl	8004f0c <__errno>
 8003a72:	2513      	movs	r5, #19
 8003a74:	4604      	mov	r4, r0
 8003a76:	2600      	movs	r6, #0
 8003a78:	4628      	mov	r0, r5
 8003a7a:	4631      	mov	r1, r6
 8003a7c:	beab      	bkpt	0x00ab
 8003a7e:	4605      	mov	r5, r0
 8003a80:	6025      	str	r5, [r4, #0]
 8003a82:	e7eb      	b.n	8003a5c <_isatty+0x12>

08003a84 <powf>:
 8003a84:	b508      	push	{r3, lr}
 8003a86:	ed2d 8b04 	vpush	{d8-d9}
 8003a8a:	eeb0 8a60 	vmov.f32	s16, s1
 8003a8e:	eeb0 9a40 	vmov.f32	s18, s0
 8003a92:	f000 f859 	bl	8003b48 <__ieee754_powf>
 8003a96:	eeb4 8a48 	vcmp.f32	s16, s16
 8003a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a9e:	eef0 8a40 	vmov.f32	s17, s0
 8003aa2:	d63e      	bvs.n	8003b22 <powf+0x9e>
 8003aa4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8003aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aac:	d112      	bne.n	8003ad4 <powf+0x50>
 8003aae:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ab6:	d039      	beq.n	8003b2c <powf+0xa8>
 8003ab8:	eeb0 0a48 	vmov.f32	s0, s16
 8003abc:	f000 f839 	bl	8003b32 <finitef>
 8003ac0:	b378      	cbz	r0, 8003b22 <powf+0x9e>
 8003ac2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aca:	d52a      	bpl.n	8003b22 <powf+0x9e>
 8003acc:	f001 fa1e 	bl	8004f0c <__errno>
 8003ad0:	2322      	movs	r3, #34	@ 0x22
 8003ad2:	e014      	b.n	8003afe <powf+0x7a>
 8003ad4:	f000 f82d 	bl	8003b32 <finitef>
 8003ad8:	b998      	cbnz	r0, 8003b02 <powf+0x7e>
 8003ada:	eeb0 0a49 	vmov.f32	s0, s18
 8003ade:	f000 f828 	bl	8003b32 <finitef>
 8003ae2:	b170      	cbz	r0, 8003b02 <powf+0x7e>
 8003ae4:	eeb0 0a48 	vmov.f32	s0, s16
 8003ae8:	f000 f823 	bl	8003b32 <finitef>
 8003aec:	b148      	cbz	r0, 8003b02 <powf+0x7e>
 8003aee:	eef4 8a68 	vcmp.f32	s17, s17
 8003af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af6:	d7e9      	bvc.n	8003acc <powf+0x48>
 8003af8:	f001 fa08 	bl	8004f0c <__errno>
 8003afc:	2321      	movs	r3, #33	@ 0x21
 8003afe:	6003      	str	r3, [r0, #0]
 8003b00:	e00f      	b.n	8003b22 <powf+0x9e>
 8003b02:	eef5 8a40 	vcmp.f32	s17, #0.0
 8003b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b0a:	d10a      	bne.n	8003b22 <powf+0x9e>
 8003b0c:	eeb0 0a49 	vmov.f32	s0, s18
 8003b10:	f000 f80f 	bl	8003b32 <finitef>
 8003b14:	b128      	cbz	r0, 8003b22 <powf+0x9e>
 8003b16:	eeb0 0a48 	vmov.f32	s0, s16
 8003b1a:	f000 f80a 	bl	8003b32 <finitef>
 8003b1e:	2800      	cmp	r0, #0
 8003b20:	d1d4      	bne.n	8003acc <powf+0x48>
 8003b22:	eeb0 0a68 	vmov.f32	s0, s17
 8003b26:	ecbd 8b04 	vpop	{d8-d9}
 8003b2a:	bd08      	pop	{r3, pc}
 8003b2c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8003b30:	e7f7      	b.n	8003b22 <powf+0x9e>

08003b32 <finitef>:
 8003b32:	ee10 3a10 	vmov	r3, s0
 8003b36:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8003b3a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8003b3e:	bfac      	ite	ge
 8003b40:	2000      	movge	r0, #0
 8003b42:	2001      	movlt	r0, #1
 8003b44:	4770      	bx	lr
	...

08003b48 <__ieee754_powf>:
 8003b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b4c:	ee10 4a90 	vmov	r4, s1
 8003b50:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8003b54:	ed2d 8b02 	vpush	{d8}
 8003b58:	ee10 6a10 	vmov	r6, s0
 8003b5c:	eeb0 8a40 	vmov.f32	s16, s0
 8003b60:	eef0 8a60 	vmov.f32	s17, s1
 8003b64:	d10c      	bne.n	8003b80 <__ieee754_powf+0x38>
 8003b66:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8003b6a:	0076      	lsls	r6, r6, #1
 8003b6c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8003b70:	f240 8274 	bls.w	800405c <__ieee754_powf+0x514>
 8003b74:	ee38 0a28 	vadd.f32	s0, s16, s17
 8003b78:	ecbd 8b02 	vpop	{d8}
 8003b7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b80:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8003b84:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8003b88:	d802      	bhi.n	8003b90 <__ieee754_powf+0x48>
 8003b8a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8003b8e:	d908      	bls.n	8003ba2 <__ieee754_powf+0x5a>
 8003b90:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8003b94:	d1ee      	bne.n	8003b74 <__ieee754_powf+0x2c>
 8003b96:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8003b9a:	0064      	lsls	r4, r4, #1
 8003b9c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8003ba0:	e7e6      	b.n	8003b70 <__ieee754_powf+0x28>
 8003ba2:	2e00      	cmp	r6, #0
 8003ba4:	da1f      	bge.n	8003be6 <__ieee754_powf+0x9e>
 8003ba6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8003baa:	f080 8260 	bcs.w	800406e <__ieee754_powf+0x526>
 8003bae:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8003bb2:	d32f      	bcc.n	8003c14 <__ieee754_powf+0xcc>
 8003bb4:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8003bb8:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8003bbc:	fa49 f503 	asr.w	r5, r9, r3
 8003bc0:	fa05 f303 	lsl.w	r3, r5, r3
 8003bc4:	454b      	cmp	r3, r9
 8003bc6:	d123      	bne.n	8003c10 <__ieee754_powf+0xc8>
 8003bc8:	f005 0501 	and.w	r5, r5, #1
 8003bcc:	f1c5 0502 	rsb	r5, r5, #2
 8003bd0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8003bd4:	d11f      	bne.n	8003c16 <__ieee754_powf+0xce>
 8003bd6:	2c00      	cmp	r4, #0
 8003bd8:	f280 8246 	bge.w	8004068 <__ieee754_powf+0x520>
 8003bdc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003be0:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8003be4:	e7c8      	b.n	8003b78 <__ieee754_powf+0x30>
 8003be6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8003bea:	d111      	bne.n	8003c10 <__ieee754_powf+0xc8>
 8003bec:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8003bf0:	f000 8234 	beq.w	800405c <__ieee754_powf+0x514>
 8003bf4:	d906      	bls.n	8003c04 <__ieee754_powf+0xbc>
 8003bf6:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8003f0c <__ieee754_powf+0x3c4>
 8003bfa:	2c00      	cmp	r4, #0
 8003bfc:	bfa8      	it	ge
 8003bfe:	eeb0 0a68 	vmovge.f32	s0, s17
 8003c02:	e7b9      	b.n	8003b78 <__ieee754_powf+0x30>
 8003c04:	2c00      	cmp	r4, #0
 8003c06:	f280 822c 	bge.w	8004062 <__ieee754_powf+0x51a>
 8003c0a:	eeb1 0a68 	vneg.f32	s0, s17
 8003c0e:	e7b3      	b.n	8003b78 <__ieee754_powf+0x30>
 8003c10:	2500      	movs	r5, #0
 8003c12:	e7dd      	b.n	8003bd0 <__ieee754_powf+0x88>
 8003c14:	2500      	movs	r5, #0
 8003c16:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8003c1a:	d102      	bne.n	8003c22 <__ieee754_powf+0xda>
 8003c1c:	ee28 0a08 	vmul.f32	s0, s16, s16
 8003c20:	e7aa      	b.n	8003b78 <__ieee754_powf+0x30>
 8003c22:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8003c26:	f040 8227 	bne.w	8004078 <__ieee754_powf+0x530>
 8003c2a:	2e00      	cmp	r6, #0
 8003c2c:	f2c0 8224 	blt.w	8004078 <__ieee754_powf+0x530>
 8003c30:	eeb0 0a48 	vmov.f32	s0, s16
 8003c34:	ecbd 8b02 	vpop	{d8}
 8003c38:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c3c:	f000 bae6 	b.w	800420c <__ieee754_sqrtf>
 8003c40:	2d01      	cmp	r5, #1
 8003c42:	d199      	bne.n	8003b78 <__ieee754_powf+0x30>
 8003c44:	eeb1 0a40 	vneg.f32	s0, s0
 8003c48:	e796      	b.n	8003b78 <__ieee754_powf+0x30>
 8003c4a:	0ff0      	lsrs	r0, r6, #31
 8003c4c:	3801      	subs	r0, #1
 8003c4e:	ea55 0300 	orrs.w	r3, r5, r0
 8003c52:	d104      	bne.n	8003c5e <__ieee754_powf+0x116>
 8003c54:	ee38 8a48 	vsub.f32	s16, s16, s16
 8003c58:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8003c5c:	e78c      	b.n	8003b78 <__ieee754_powf+0x30>
 8003c5e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8003c62:	d96d      	bls.n	8003d40 <__ieee754_powf+0x1f8>
 8003c64:	4baa      	ldr	r3, [pc, #680]	@ (8003f10 <__ieee754_powf+0x3c8>)
 8003c66:	4598      	cmp	r8, r3
 8003c68:	d808      	bhi.n	8003c7c <__ieee754_powf+0x134>
 8003c6a:	2c00      	cmp	r4, #0
 8003c6c:	da0b      	bge.n	8003c86 <__ieee754_powf+0x13e>
 8003c6e:	2000      	movs	r0, #0
 8003c70:	ecbd 8b02 	vpop	{d8}
 8003c74:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c78:	f000 bac2 	b.w	8004200 <__math_oflowf>
 8003c7c:	4ba5      	ldr	r3, [pc, #660]	@ (8003f14 <__ieee754_powf+0x3cc>)
 8003c7e:	4598      	cmp	r8, r3
 8003c80:	d908      	bls.n	8003c94 <__ieee754_powf+0x14c>
 8003c82:	2c00      	cmp	r4, #0
 8003c84:	dcf3      	bgt.n	8003c6e <__ieee754_powf+0x126>
 8003c86:	2000      	movs	r0, #0
 8003c88:	ecbd 8b02 	vpop	{d8}
 8003c8c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c90:	f000 bab0 	b.w	80041f4 <__math_uflowf>
 8003c94:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003c98:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003c9c:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8003f18 <__ieee754_powf+0x3d0>
 8003ca0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8003ca4:	eee0 6a67 	vfms.f32	s13, s0, s15
 8003ca8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003cac:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8003cb0:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003cb4:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8003f1c <__ieee754_powf+0x3d4>
 8003cb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cbc:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8003f20 <__ieee754_powf+0x3d8>
 8003cc0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8003cc4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8003f24 <__ieee754_powf+0x3dc>
 8003cc8:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003ccc:	eeb0 7a67 	vmov.f32	s14, s15
 8003cd0:	eea0 7a26 	vfma.f32	s14, s0, s13
 8003cd4:	ee17 3a10 	vmov	r3, s14
 8003cd8:	f36f 030b 	bfc	r3, #0, #12
 8003cdc:	ee07 3a10 	vmov	s14, r3
 8003ce0:	eeb0 6a47 	vmov.f32	s12, s14
 8003ce4:	eea0 6a66 	vfms.f32	s12, s0, s13
 8003ce8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003cec:	3d01      	subs	r5, #1
 8003cee:	4305      	orrs	r5, r0
 8003cf0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cf4:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8003cf8:	f36f 040b 	bfc	r4, #0, #12
 8003cfc:	bf18      	it	ne
 8003cfe:	eeb0 8a66 	vmovne.f32	s16, s13
 8003d02:	ee06 4a90 	vmov	s13, r4
 8003d06:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8003d0a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8003d0e:	ee67 7a26 	vmul.f32	s15, s14, s13
 8003d12:	eee6 0a07 	vfma.f32	s1, s12, s14
 8003d16:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8003d1a:	ee17 1a10 	vmov	r1, s14
 8003d1e:	2900      	cmp	r1, #0
 8003d20:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003d24:	f340 80dd 	ble.w	8003ee2 <__ieee754_powf+0x39a>
 8003d28:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8003d2c:	f240 80ca 	bls.w	8003ec4 <__ieee754_powf+0x37c>
 8003d30:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d38:	bf4c      	ite	mi
 8003d3a:	2001      	movmi	r0, #1
 8003d3c:	2000      	movpl	r0, #0
 8003d3e:	e797      	b.n	8003c70 <__ieee754_powf+0x128>
 8003d40:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8003d44:	bf01      	itttt	eq
 8003d46:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8003f28 <__ieee754_powf+0x3e0>
 8003d4a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8003d4e:	f06f 0317 	mvneq.w	r3, #23
 8003d52:	ee17 7a90 	vmoveq	r7, s15
 8003d56:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8003d5a:	bf18      	it	ne
 8003d5c:	2300      	movne	r3, #0
 8003d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8003d60:	441a      	add	r2, r3
 8003d62:	4b72      	ldr	r3, [pc, #456]	@ (8003f2c <__ieee754_powf+0x3e4>)
 8003d64:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8003d68:	429f      	cmp	r7, r3
 8003d6a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8003d6e:	dd06      	ble.n	8003d7e <__ieee754_powf+0x236>
 8003d70:	4b6f      	ldr	r3, [pc, #444]	@ (8003f30 <__ieee754_powf+0x3e8>)
 8003d72:	429f      	cmp	r7, r3
 8003d74:	f340 80a4 	ble.w	8003ec0 <__ieee754_powf+0x378>
 8003d78:	3201      	adds	r2, #1
 8003d7a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8003d7e:	2600      	movs	r6, #0
 8003d80:	4b6c      	ldr	r3, [pc, #432]	@ (8003f34 <__ieee754_powf+0x3ec>)
 8003d82:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8003d86:	ee07 1a10 	vmov	s14, r1
 8003d8a:	edd3 5a00 	vldr	s11, [r3]
 8003d8e:	4b6a      	ldr	r3, [pc, #424]	@ (8003f38 <__ieee754_powf+0x3f0>)
 8003d90:	ee75 7a87 	vadd.f32	s15, s11, s14
 8003d94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d98:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8003d9c:	1049      	asrs	r1, r1, #1
 8003d9e:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8003da2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8003da6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8003daa:	ee37 6a65 	vsub.f32	s12, s14, s11
 8003dae:	ee07 1a90 	vmov	s15, r1
 8003db2:	ee26 5a24 	vmul.f32	s10, s12, s9
 8003db6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8003dba:	ee15 7a10 	vmov	r7, s10
 8003dbe:	401f      	ands	r7, r3
 8003dc0:	ee06 7a90 	vmov	s13, r7
 8003dc4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8003dc8:	ee37 7a65 	vsub.f32	s14, s14, s11
 8003dcc:	ee65 7a05 	vmul.f32	s15, s10, s10
 8003dd0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8003dd4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8003f3c <__ieee754_powf+0x3f4>
 8003dd8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003f40 <__ieee754_powf+0x3f8>
 8003ddc:	eee7 5a87 	vfma.f32	s11, s15, s14
 8003de0:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8003f44 <__ieee754_powf+0x3fc>
 8003de4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8003de8:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8003f18 <__ieee754_powf+0x3d0>
 8003dec:	eee7 5a27 	vfma.f32	s11, s14, s15
 8003df0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003f48 <__ieee754_powf+0x400>
 8003df4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8003df8:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8003f4c <__ieee754_powf+0x404>
 8003dfc:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003e00:	eee7 5a27 	vfma.f32	s11, s14, s15
 8003e04:	ee35 7a26 	vadd.f32	s14, s10, s13
 8003e08:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8003e0c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003e10:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8003e14:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8003e18:	eef0 5a67 	vmov.f32	s11, s15
 8003e1c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8003e20:	ee75 5a87 	vadd.f32	s11, s11, s14
 8003e24:	ee15 1a90 	vmov	r1, s11
 8003e28:	4019      	ands	r1, r3
 8003e2a:	ee05 1a90 	vmov	s11, r1
 8003e2e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8003e32:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8003e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e3a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8003e3e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8003e42:	eeb0 6a67 	vmov.f32	s12, s15
 8003e46:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8003e4a:	ee16 1a10 	vmov	r1, s12
 8003e4e:	4019      	ands	r1, r3
 8003e50:	ee06 1a10 	vmov	s12, r1
 8003e54:	eeb0 7a46 	vmov.f32	s14, s12
 8003e58:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8003e5c:	493c      	ldr	r1, [pc, #240]	@ (8003f50 <__ieee754_powf+0x408>)
 8003e5e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8003e62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e66:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8003f54 <__ieee754_powf+0x40c>
 8003e6a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8003f58 <__ieee754_powf+0x410>
 8003e6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e72:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8003f5c <__ieee754_powf+0x414>
 8003e76:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003e7a:	ed91 7a00 	vldr	s14, [r1]
 8003e7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e82:	ee07 2a10 	vmov	s14, r2
 8003e86:	4a36      	ldr	r2, [pc, #216]	@ (8003f60 <__ieee754_powf+0x418>)
 8003e88:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8003e8c:	eeb0 7a67 	vmov.f32	s14, s15
 8003e90:	eea6 7a25 	vfma.f32	s14, s12, s11
 8003e94:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8003e98:	ed92 5a00 	vldr	s10, [r2]
 8003e9c:	ee37 7a05 	vadd.f32	s14, s14, s10
 8003ea0:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003ea4:	ee17 2a10 	vmov	r2, s14
 8003ea8:	401a      	ands	r2, r3
 8003eaa:	ee07 2a10 	vmov	s14, r2
 8003eae:	ee77 6a66 	vsub.f32	s13, s14, s13
 8003eb2:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8003eb6:	eee6 6a65 	vfms.f32	s13, s12, s11
 8003eba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003ebe:	e715      	b.n	8003cec <__ieee754_powf+0x1a4>
 8003ec0:	2601      	movs	r6, #1
 8003ec2:	e75d      	b.n	8003d80 <__ieee754_powf+0x238>
 8003ec4:	d152      	bne.n	8003f6c <__ieee754_powf+0x424>
 8003ec6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8003f64 <__ieee754_powf+0x41c>
 8003eca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ece:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8003ed2:	eef4 6ac7 	vcmpe.f32	s13, s14
 8003ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eda:	f73f af29 	bgt.w	8003d30 <__ieee754_powf+0x1e8>
 8003ede:	2386      	movs	r3, #134	@ 0x86
 8003ee0:	e048      	b.n	8003f74 <__ieee754_powf+0x42c>
 8003ee2:	4a21      	ldr	r2, [pc, #132]	@ (8003f68 <__ieee754_powf+0x420>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d907      	bls.n	8003ef8 <__ieee754_powf+0x3b0>
 8003ee8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef0:	bf4c      	ite	mi
 8003ef2:	2001      	movmi	r0, #1
 8003ef4:	2000      	movpl	r0, #0
 8003ef6:	e6c7      	b.n	8003c88 <__ieee754_powf+0x140>
 8003ef8:	d138      	bne.n	8003f6c <__ieee754_powf+0x424>
 8003efa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003efe:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8003f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f06:	dbea      	blt.n	8003ede <__ieee754_powf+0x396>
 8003f08:	e7ee      	b.n	8003ee8 <__ieee754_powf+0x3a0>
 8003f0a:	bf00      	nop
 8003f0c:	00000000 	.word	0x00000000
 8003f10:	3f7ffff3 	.word	0x3f7ffff3
 8003f14:	3f800007 	.word	0x3f800007
 8003f18:	3eaaaaab 	.word	0x3eaaaaab
 8003f1c:	3fb8aa00 	.word	0x3fb8aa00
 8003f20:	3fb8aa3b 	.word	0x3fb8aa3b
 8003f24:	36eca570 	.word	0x36eca570
 8003f28:	4b800000 	.word	0x4b800000
 8003f2c:	001cc471 	.word	0x001cc471
 8003f30:	005db3d6 	.word	0x005db3d6
 8003f34:	08006f90 	.word	0x08006f90
 8003f38:	fffff000 	.word	0xfffff000
 8003f3c:	3e6c3255 	.word	0x3e6c3255
 8003f40:	3e53f142 	.word	0x3e53f142
 8003f44:	3e8ba305 	.word	0x3e8ba305
 8003f48:	3edb6db7 	.word	0x3edb6db7
 8003f4c:	3f19999a 	.word	0x3f19999a
 8003f50:	08006f80 	.word	0x08006f80
 8003f54:	3f76384f 	.word	0x3f76384f
 8003f58:	3f763800 	.word	0x3f763800
 8003f5c:	369dc3a0 	.word	0x369dc3a0
 8003f60:	08006f88 	.word	0x08006f88
 8003f64:	3338aa3c 	.word	0x3338aa3c
 8003f68:	43160000 	.word	0x43160000
 8003f6c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8003f70:	d96f      	bls.n	8004052 <__ieee754_powf+0x50a>
 8003f72:	15db      	asrs	r3, r3, #23
 8003f74:	3b7e      	subs	r3, #126	@ 0x7e
 8003f76:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003f7a:	4118      	asrs	r0, r3
 8003f7c:	4408      	add	r0, r1
 8003f7e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003f82:	4a4e      	ldr	r2, [pc, #312]	@ (80040bc <__ieee754_powf+0x574>)
 8003f84:	3b7f      	subs	r3, #127	@ 0x7f
 8003f86:	411a      	asrs	r2, r3
 8003f88:	4002      	ands	r2, r0
 8003f8a:	ee07 2a10 	vmov	s14, r2
 8003f8e:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8003f92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8003f96:	f1c3 0317 	rsb	r3, r3, #23
 8003f9a:	4118      	asrs	r0, r3
 8003f9c:	2900      	cmp	r1, #0
 8003f9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003fa2:	bfb8      	it	lt
 8003fa4:	4240      	neglt	r0, r0
 8003fa6:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8003faa:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80040c0 <__ieee754_powf+0x578>
 8003fae:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 80040c4 <__ieee754_powf+0x57c>
 8003fb2:	ee16 3a90 	vmov	r3, s13
 8003fb6:	f36f 030b 	bfc	r3, #0, #12
 8003fba:	ee06 3a90 	vmov	s13, r3
 8003fbe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003fc2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003fc6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8003fca:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 80040c8 <__ieee754_powf+0x580>
 8003fce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fd2:	eee0 7a87 	vfma.f32	s15, s1, s14
 8003fd6:	eeb0 7a67 	vmov.f32	s14, s15
 8003fda:	eea6 7a86 	vfma.f32	s14, s13, s12
 8003fde:	eef0 5a47 	vmov.f32	s11, s14
 8003fe2:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8003fe6:	ee67 6a07 	vmul.f32	s13, s14, s14
 8003fea:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8003fee:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 80040cc <__ieee754_powf+0x584>
 8003ff2:	eddf 5a37 	vldr	s11, [pc, #220]	@ 80040d0 <__ieee754_powf+0x588>
 8003ff6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8003ffa:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80040d4 <__ieee754_powf+0x58c>
 8003ffe:	eee6 5a26 	vfma.f32	s11, s12, s13
 8004002:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 80040d8 <__ieee754_powf+0x590>
 8004006:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800400a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80040dc <__ieee754_powf+0x594>
 800400e:	eee6 5a26 	vfma.f32	s11, s12, s13
 8004012:	eeb0 6a47 	vmov.f32	s12, s14
 8004016:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800401a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800401e:	ee67 5a06 	vmul.f32	s11, s14, s12
 8004022:	ee36 6a66 	vsub.f32	s12, s12, s13
 8004026:	eee7 7a27 	vfma.f32	s15, s14, s15
 800402a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800402e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004032:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004036:	ee30 0a67 	vsub.f32	s0, s0, s15
 800403a:	ee10 3a10 	vmov	r3, s0
 800403e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8004042:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004046:	da06      	bge.n	8004056 <__ieee754_powf+0x50e>
 8004048:	f000 f854 	bl	80040f4 <scalbnf>
 800404c:	ee20 0a08 	vmul.f32	s0, s0, s16
 8004050:	e592      	b.n	8003b78 <__ieee754_powf+0x30>
 8004052:	2000      	movs	r0, #0
 8004054:	e7a7      	b.n	8003fa6 <__ieee754_powf+0x45e>
 8004056:	ee00 3a10 	vmov	s0, r3
 800405a:	e7f7      	b.n	800404c <__ieee754_powf+0x504>
 800405c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004060:	e58a      	b.n	8003b78 <__ieee754_powf+0x30>
 8004062:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80040e0 <__ieee754_powf+0x598>
 8004066:	e587      	b.n	8003b78 <__ieee754_powf+0x30>
 8004068:	eeb0 0a48 	vmov.f32	s0, s16
 800406c:	e584      	b.n	8003b78 <__ieee754_powf+0x30>
 800406e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8004072:	f43f adbb 	beq.w	8003bec <__ieee754_powf+0xa4>
 8004076:	2502      	movs	r5, #2
 8004078:	eeb0 0a48 	vmov.f32	s0, s16
 800407c:	f000 f832 	bl	80040e4 <fabsf>
 8004080:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8004084:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8004088:	4647      	mov	r7, r8
 800408a:	d003      	beq.n	8004094 <__ieee754_powf+0x54c>
 800408c:	f1b8 0f00 	cmp.w	r8, #0
 8004090:	f47f addb 	bne.w	8003c4a <__ieee754_powf+0x102>
 8004094:	2c00      	cmp	r4, #0
 8004096:	bfbc      	itt	lt
 8004098:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800409c:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80040a0:	2e00      	cmp	r6, #0
 80040a2:	f6bf ad69 	bge.w	8003b78 <__ieee754_powf+0x30>
 80040a6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 80040aa:	ea58 0805 	orrs.w	r8, r8, r5
 80040ae:	f47f adc7 	bne.w	8003c40 <__ieee754_powf+0xf8>
 80040b2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80040b6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80040ba:	e55d      	b.n	8003b78 <__ieee754_powf+0x30>
 80040bc:	ff800000 	.word	0xff800000
 80040c0:	3f317218 	.word	0x3f317218
 80040c4:	3f317200 	.word	0x3f317200
 80040c8:	35bfbe8c 	.word	0x35bfbe8c
 80040cc:	b5ddea0e 	.word	0xb5ddea0e
 80040d0:	3331bb4c 	.word	0x3331bb4c
 80040d4:	388ab355 	.word	0x388ab355
 80040d8:	bb360b61 	.word	0xbb360b61
 80040dc:	3e2aaaab 	.word	0x3e2aaaab
 80040e0:	00000000 	.word	0x00000000

080040e4 <fabsf>:
 80040e4:	ee10 3a10 	vmov	r3, s0
 80040e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040ec:	ee00 3a10 	vmov	s0, r3
 80040f0:	4770      	bx	lr
	...

080040f4 <scalbnf>:
 80040f4:	ee10 3a10 	vmov	r3, s0
 80040f8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80040fc:	d02b      	beq.n	8004156 <scalbnf+0x62>
 80040fe:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004102:	d302      	bcc.n	800410a <scalbnf+0x16>
 8004104:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004108:	4770      	bx	lr
 800410a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800410e:	d123      	bne.n	8004158 <scalbnf+0x64>
 8004110:	4b24      	ldr	r3, [pc, #144]	@ (80041a4 <scalbnf+0xb0>)
 8004112:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80041a8 <scalbnf+0xb4>
 8004116:	4298      	cmp	r0, r3
 8004118:	ee20 0a27 	vmul.f32	s0, s0, s15
 800411c:	db17      	blt.n	800414e <scalbnf+0x5a>
 800411e:	ee10 3a10 	vmov	r3, s0
 8004122:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004126:	3a19      	subs	r2, #25
 8004128:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800412c:	4288      	cmp	r0, r1
 800412e:	dd15      	ble.n	800415c <scalbnf+0x68>
 8004130:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80041ac <scalbnf+0xb8>
 8004134:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80041b0 <scalbnf+0xbc>
 8004138:	ee10 3a10 	vmov	r3, s0
 800413c:	eeb0 7a67 	vmov.f32	s14, s15
 8004140:	2b00      	cmp	r3, #0
 8004142:	bfb8      	it	lt
 8004144:	eef0 7a66 	vmovlt.f32	s15, s13
 8004148:	ee27 0a87 	vmul.f32	s0, s15, s14
 800414c:	4770      	bx	lr
 800414e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80041b4 <scalbnf+0xc0>
 8004152:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004156:	4770      	bx	lr
 8004158:	0dd2      	lsrs	r2, r2, #23
 800415a:	e7e5      	b.n	8004128 <scalbnf+0x34>
 800415c:	4410      	add	r0, r2
 800415e:	28fe      	cmp	r0, #254	@ 0xfe
 8004160:	dce6      	bgt.n	8004130 <scalbnf+0x3c>
 8004162:	2800      	cmp	r0, #0
 8004164:	dd06      	ble.n	8004174 <scalbnf+0x80>
 8004166:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800416a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800416e:	ee00 3a10 	vmov	s0, r3
 8004172:	4770      	bx	lr
 8004174:	f110 0f16 	cmn.w	r0, #22
 8004178:	da09      	bge.n	800418e <scalbnf+0x9a>
 800417a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80041b4 <scalbnf+0xc0>
 800417e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80041b8 <scalbnf+0xc4>
 8004182:	ee10 3a10 	vmov	r3, s0
 8004186:	eeb0 7a67 	vmov.f32	s14, s15
 800418a:	2b00      	cmp	r3, #0
 800418c:	e7d9      	b.n	8004142 <scalbnf+0x4e>
 800418e:	3019      	adds	r0, #25
 8004190:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004194:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8004198:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80041bc <scalbnf+0xc8>
 800419c:	ee07 3a90 	vmov	s15, r3
 80041a0:	e7d7      	b.n	8004152 <scalbnf+0x5e>
 80041a2:	bf00      	nop
 80041a4:	ffff3cb0 	.word	0xffff3cb0
 80041a8:	4c000000 	.word	0x4c000000
 80041ac:	7149f2ca 	.word	0x7149f2ca
 80041b0:	f149f2ca 	.word	0xf149f2ca
 80041b4:	0da24260 	.word	0x0da24260
 80041b8:	8da24260 	.word	0x8da24260
 80041bc:	33000000 	.word	0x33000000

080041c0 <with_errnof>:
 80041c0:	b510      	push	{r4, lr}
 80041c2:	ed2d 8b02 	vpush	{d8}
 80041c6:	eeb0 8a40 	vmov.f32	s16, s0
 80041ca:	4604      	mov	r4, r0
 80041cc:	f000 fe9e 	bl	8004f0c <__errno>
 80041d0:	eeb0 0a48 	vmov.f32	s0, s16
 80041d4:	ecbd 8b02 	vpop	{d8}
 80041d8:	6004      	str	r4, [r0, #0]
 80041da:	bd10      	pop	{r4, pc}

080041dc <xflowf>:
 80041dc:	b130      	cbz	r0, 80041ec <xflowf+0x10>
 80041de:	eef1 7a40 	vneg.f32	s15, s0
 80041e2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80041e6:	2022      	movs	r0, #34	@ 0x22
 80041e8:	f7ff bfea 	b.w	80041c0 <with_errnof>
 80041ec:	eef0 7a40 	vmov.f32	s15, s0
 80041f0:	e7f7      	b.n	80041e2 <xflowf+0x6>
	...

080041f4 <__math_uflowf>:
 80041f4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80041fc <__math_uflowf+0x8>
 80041f8:	f7ff bff0 	b.w	80041dc <xflowf>
 80041fc:	10000000 	.word	0x10000000

08004200 <__math_oflowf>:
 8004200:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004208 <__math_oflowf+0x8>
 8004204:	f7ff bfea 	b.w	80041dc <xflowf>
 8004208:	70000000 	.word	0x70000000

0800420c <__ieee754_sqrtf>:
 800420c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004210:	4770      	bx	lr

08004212 <__cvt>:
 8004212:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004216:	ec57 6b10 	vmov	r6, r7, d0
 800421a:	2f00      	cmp	r7, #0
 800421c:	460c      	mov	r4, r1
 800421e:	4619      	mov	r1, r3
 8004220:	463b      	mov	r3, r7
 8004222:	bfbb      	ittet	lt
 8004224:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004228:	461f      	movlt	r7, r3
 800422a:	2300      	movge	r3, #0
 800422c:	232d      	movlt	r3, #45	@ 0x2d
 800422e:	700b      	strb	r3, [r1, #0]
 8004230:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004232:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004236:	4691      	mov	r9, r2
 8004238:	f023 0820 	bic.w	r8, r3, #32
 800423c:	bfbc      	itt	lt
 800423e:	4632      	movlt	r2, r6
 8004240:	4616      	movlt	r6, r2
 8004242:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004246:	d005      	beq.n	8004254 <__cvt+0x42>
 8004248:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800424c:	d100      	bne.n	8004250 <__cvt+0x3e>
 800424e:	3401      	adds	r4, #1
 8004250:	2102      	movs	r1, #2
 8004252:	e000      	b.n	8004256 <__cvt+0x44>
 8004254:	2103      	movs	r1, #3
 8004256:	ab03      	add	r3, sp, #12
 8004258:	9301      	str	r3, [sp, #4]
 800425a:	ab02      	add	r3, sp, #8
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	ec47 6b10 	vmov	d0, r6, r7
 8004262:	4653      	mov	r3, sl
 8004264:	4622      	mov	r2, r4
 8004266:	f000 ff07 	bl	8005078 <_dtoa_r>
 800426a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800426e:	4605      	mov	r5, r0
 8004270:	d119      	bne.n	80042a6 <__cvt+0x94>
 8004272:	f019 0f01 	tst.w	r9, #1
 8004276:	d00e      	beq.n	8004296 <__cvt+0x84>
 8004278:	eb00 0904 	add.w	r9, r0, r4
 800427c:	2200      	movs	r2, #0
 800427e:	2300      	movs	r3, #0
 8004280:	4630      	mov	r0, r6
 8004282:	4639      	mov	r1, r7
 8004284:	f7fc fc28 	bl	8000ad8 <__aeabi_dcmpeq>
 8004288:	b108      	cbz	r0, 800428e <__cvt+0x7c>
 800428a:	f8cd 900c 	str.w	r9, [sp, #12]
 800428e:	2230      	movs	r2, #48	@ 0x30
 8004290:	9b03      	ldr	r3, [sp, #12]
 8004292:	454b      	cmp	r3, r9
 8004294:	d31e      	bcc.n	80042d4 <__cvt+0xc2>
 8004296:	9b03      	ldr	r3, [sp, #12]
 8004298:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800429a:	1b5b      	subs	r3, r3, r5
 800429c:	4628      	mov	r0, r5
 800429e:	6013      	str	r3, [r2, #0]
 80042a0:	b004      	add	sp, #16
 80042a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042a6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042aa:	eb00 0904 	add.w	r9, r0, r4
 80042ae:	d1e5      	bne.n	800427c <__cvt+0x6a>
 80042b0:	7803      	ldrb	r3, [r0, #0]
 80042b2:	2b30      	cmp	r3, #48	@ 0x30
 80042b4:	d10a      	bne.n	80042cc <__cvt+0xba>
 80042b6:	2200      	movs	r2, #0
 80042b8:	2300      	movs	r3, #0
 80042ba:	4630      	mov	r0, r6
 80042bc:	4639      	mov	r1, r7
 80042be:	f7fc fc0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80042c2:	b918      	cbnz	r0, 80042cc <__cvt+0xba>
 80042c4:	f1c4 0401 	rsb	r4, r4, #1
 80042c8:	f8ca 4000 	str.w	r4, [sl]
 80042cc:	f8da 3000 	ldr.w	r3, [sl]
 80042d0:	4499      	add	r9, r3
 80042d2:	e7d3      	b.n	800427c <__cvt+0x6a>
 80042d4:	1c59      	adds	r1, r3, #1
 80042d6:	9103      	str	r1, [sp, #12]
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	e7d9      	b.n	8004290 <__cvt+0x7e>

080042dc <__exponent>:
 80042dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042de:	2900      	cmp	r1, #0
 80042e0:	bfba      	itte	lt
 80042e2:	4249      	neglt	r1, r1
 80042e4:	232d      	movlt	r3, #45	@ 0x2d
 80042e6:	232b      	movge	r3, #43	@ 0x2b
 80042e8:	2909      	cmp	r1, #9
 80042ea:	7002      	strb	r2, [r0, #0]
 80042ec:	7043      	strb	r3, [r0, #1]
 80042ee:	dd29      	ble.n	8004344 <__exponent+0x68>
 80042f0:	f10d 0307 	add.w	r3, sp, #7
 80042f4:	461d      	mov	r5, r3
 80042f6:	270a      	movs	r7, #10
 80042f8:	461a      	mov	r2, r3
 80042fa:	fbb1 f6f7 	udiv	r6, r1, r7
 80042fe:	fb07 1416 	mls	r4, r7, r6, r1
 8004302:	3430      	adds	r4, #48	@ 0x30
 8004304:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004308:	460c      	mov	r4, r1
 800430a:	2c63      	cmp	r4, #99	@ 0x63
 800430c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004310:	4631      	mov	r1, r6
 8004312:	dcf1      	bgt.n	80042f8 <__exponent+0x1c>
 8004314:	3130      	adds	r1, #48	@ 0x30
 8004316:	1e94      	subs	r4, r2, #2
 8004318:	f803 1c01 	strb.w	r1, [r3, #-1]
 800431c:	1c41      	adds	r1, r0, #1
 800431e:	4623      	mov	r3, r4
 8004320:	42ab      	cmp	r3, r5
 8004322:	d30a      	bcc.n	800433a <__exponent+0x5e>
 8004324:	f10d 0309 	add.w	r3, sp, #9
 8004328:	1a9b      	subs	r3, r3, r2
 800432a:	42ac      	cmp	r4, r5
 800432c:	bf88      	it	hi
 800432e:	2300      	movhi	r3, #0
 8004330:	3302      	adds	r3, #2
 8004332:	4403      	add	r3, r0
 8004334:	1a18      	subs	r0, r3, r0
 8004336:	b003      	add	sp, #12
 8004338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800433a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800433e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004342:	e7ed      	b.n	8004320 <__exponent+0x44>
 8004344:	2330      	movs	r3, #48	@ 0x30
 8004346:	3130      	adds	r1, #48	@ 0x30
 8004348:	7083      	strb	r3, [r0, #2]
 800434a:	70c1      	strb	r1, [r0, #3]
 800434c:	1d03      	adds	r3, r0, #4
 800434e:	e7f1      	b.n	8004334 <__exponent+0x58>

08004350 <_printf_float>:
 8004350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004354:	b08d      	sub	sp, #52	@ 0x34
 8004356:	460c      	mov	r4, r1
 8004358:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800435c:	4616      	mov	r6, r2
 800435e:	461f      	mov	r7, r3
 8004360:	4605      	mov	r5, r0
 8004362:	f000 fd89 	bl	8004e78 <_localeconv_r>
 8004366:	6803      	ldr	r3, [r0, #0]
 8004368:	9304      	str	r3, [sp, #16]
 800436a:	4618      	mov	r0, r3
 800436c:	f7fb ff88 	bl	8000280 <strlen>
 8004370:	2300      	movs	r3, #0
 8004372:	930a      	str	r3, [sp, #40]	@ 0x28
 8004374:	f8d8 3000 	ldr.w	r3, [r8]
 8004378:	9005      	str	r0, [sp, #20]
 800437a:	3307      	adds	r3, #7
 800437c:	f023 0307 	bic.w	r3, r3, #7
 8004380:	f103 0208 	add.w	r2, r3, #8
 8004384:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004388:	f8d4 b000 	ldr.w	fp, [r4]
 800438c:	f8c8 2000 	str.w	r2, [r8]
 8004390:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004394:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004398:	9307      	str	r3, [sp, #28]
 800439a:	f8cd 8018 	str.w	r8, [sp, #24]
 800439e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80043a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043a6:	4b9c      	ldr	r3, [pc, #624]	@ (8004618 <_printf_float+0x2c8>)
 80043a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80043ac:	f7fc fbc6 	bl	8000b3c <__aeabi_dcmpun>
 80043b0:	bb70      	cbnz	r0, 8004410 <_printf_float+0xc0>
 80043b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043b6:	4b98      	ldr	r3, [pc, #608]	@ (8004618 <_printf_float+0x2c8>)
 80043b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80043bc:	f7fc fba0 	bl	8000b00 <__aeabi_dcmple>
 80043c0:	bb30      	cbnz	r0, 8004410 <_printf_float+0xc0>
 80043c2:	2200      	movs	r2, #0
 80043c4:	2300      	movs	r3, #0
 80043c6:	4640      	mov	r0, r8
 80043c8:	4649      	mov	r1, r9
 80043ca:	f7fc fb8f 	bl	8000aec <__aeabi_dcmplt>
 80043ce:	b110      	cbz	r0, 80043d6 <_printf_float+0x86>
 80043d0:	232d      	movs	r3, #45	@ 0x2d
 80043d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043d6:	4a91      	ldr	r2, [pc, #580]	@ (800461c <_printf_float+0x2cc>)
 80043d8:	4b91      	ldr	r3, [pc, #580]	@ (8004620 <_printf_float+0x2d0>)
 80043da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80043de:	bf8c      	ite	hi
 80043e0:	4690      	movhi	r8, r2
 80043e2:	4698      	movls	r8, r3
 80043e4:	2303      	movs	r3, #3
 80043e6:	6123      	str	r3, [r4, #16]
 80043e8:	f02b 0304 	bic.w	r3, fp, #4
 80043ec:	6023      	str	r3, [r4, #0]
 80043ee:	f04f 0900 	mov.w	r9, #0
 80043f2:	9700      	str	r7, [sp, #0]
 80043f4:	4633      	mov	r3, r6
 80043f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80043f8:	4621      	mov	r1, r4
 80043fa:	4628      	mov	r0, r5
 80043fc:	f000 f9d2 	bl	80047a4 <_printf_common>
 8004400:	3001      	adds	r0, #1
 8004402:	f040 808d 	bne.w	8004520 <_printf_float+0x1d0>
 8004406:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800440a:	b00d      	add	sp, #52	@ 0x34
 800440c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004410:	4642      	mov	r2, r8
 8004412:	464b      	mov	r3, r9
 8004414:	4640      	mov	r0, r8
 8004416:	4649      	mov	r1, r9
 8004418:	f7fc fb90 	bl	8000b3c <__aeabi_dcmpun>
 800441c:	b140      	cbz	r0, 8004430 <_printf_float+0xe0>
 800441e:	464b      	mov	r3, r9
 8004420:	2b00      	cmp	r3, #0
 8004422:	bfbc      	itt	lt
 8004424:	232d      	movlt	r3, #45	@ 0x2d
 8004426:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800442a:	4a7e      	ldr	r2, [pc, #504]	@ (8004624 <_printf_float+0x2d4>)
 800442c:	4b7e      	ldr	r3, [pc, #504]	@ (8004628 <_printf_float+0x2d8>)
 800442e:	e7d4      	b.n	80043da <_printf_float+0x8a>
 8004430:	6863      	ldr	r3, [r4, #4]
 8004432:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004436:	9206      	str	r2, [sp, #24]
 8004438:	1c5a      	adds	r2, r3, #1
 800443a:	d13b      	bne.n	80044b4 <_printf_float+0x164>
 800443c:	2306      	movs	r3, #6
 800443e:	6063      	str	r3, [r4, #4]
 8004440:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004444:	2300      	movs	r3, #0
 8004446:	6022      	str	r2, [r4, #0]
 8004448:	9303      	str	r3, [sp, #12]
 800444a:	ab0a      	add	r3, sp, #40	@ 0x28
 800444c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004450:	ab09      	add	r3, sp, #36	@ 0x24
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	6861      	ldr	r1, [r4, #4]
 8004456:	ec49 8b10 	vmov	d0, r8, r9
 800445a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800445e:	4628      	mov	r0, r5
 8004460:	f7ff fed7 	bl	8004212 <__cvt>
 8004464:	9b06      	ldr	r3, [sp, #24]
 8004466:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004468:	2b47      	cmp	r3, #71	@ 0x47
 800446a:	4680      	mov	r8, r0
 800446c:	d129      	bne.n	80044c2 <_printf_float+0x172>
 800446e:	1cc8      	adds	r0, r1, #3
 8004470:	db02      	blt.n	8004478 <_printf_float+0x128>
 8004472:	6863      	ldr	r3, [r4, #4]
 8004474:	4299      	cmp	r1, r3
 8004476:	dd41      	ble.n	80044fc <_printf_float+0x1ac>
 8004478:	f1aa 0a02 	sub.w	sl, sl, #2
 800447c:	fa5f fa8a 	uxtb.w	sl, sl
 8004480:	3901      	subs	r1, #1
 8004482:	4652      	mov	r2, sl
 8004484:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004488:	9109      	str	r1, [sp, #36]	@ 0x24
 800448a:	f7ff ff27 	bl	80042dc <__exponent>
 800448e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004490:	1813      	adds	r3, r2, r0
 8004492:	2a01      	cmp	r2, #1
 8004494:	4681      	mov	r9, r0
 8004496:	6123      	str	r3, [r4, #16]
 8004498:	dc02      	bgt.n	80044a0 <_printf_float+0x150>
 800449a:	6822      	ldr	r2, [r4, #0]
 800449c:	07d2      	lsls	r2, r2, #31
 800449e:	d501      	bpl.n	80044a4 <_printf_float+0x154>
 80044a0:	3301      	adds	r3, #1
 80044a2:	6123      	str	r3, [r4, #16]
 80044a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0a2      	beq.n	80043f2 <_printf_float+0xa2>
 80044ac:	232d      	movs	r3, #45	@ 0x2d
 80044ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044b2:	e79e      	b.n	80043f2 <_printf_float+0xa2>
 80044b4:	9a06      	ldr	r2, [sp, #24]
 80044b6:	2a47      	cmp	r2, #71	@ 0x47
 80044b8:	d1c2      	bne.n	8004440 <_printf_float+0xf0>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1c0      	bne.n	8004440 <_printf_float+0xf0>
 80044be:	2301      	movs	r3, #1
 80044c0:	e7bd      	b.n	800443e <_printf_float+0xee>
 80044c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80044c6:	d9db      	bls.n	8004480 <_printf_float+0x130>
 80044c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80044cc:	d118      	bne.n	8004500 <_printf_float+0x1b0>
 80044ce:	2900      	cmp	r1, #0
 80044d0:	6863      	ldr	r3, [r4, #4]
 80044d2:	dd0b      	ble.n	80044ec <_printf_float+0x19c>
 80044d4:	6121      	str	r1, [r4, #16]
 80044d6:	b913      	cbnz	r3, 80044de <_printf_float+0x18e>
 80044d8:	6822      	ldr	r2, [r4, #0]
 80044da:	07d0      	lsls	r0, r2, #31
 80044dc:	d502      	bpl.n	80044e4 <_printf_float+0x194>
 80044de:	3301      	adds	r3, #1
 80044e0:	440b      	add	r3, r1
 80044e2:	6123      	str	r3, [r4, #16]
 80044e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80044e6:	f04f 0900 	mov.w	r9, #0
 80044ea:	e7db      	b.n	80044a4 <_printf_float+0x154>
 80044ec:	b913      	cbnz	r3, 80044f4 <_printf_float+0x1a4>
 80044ee:	6822      	ldr	r2, [r4, #0]
 80044f0:	07d2      	lsls	r2, r2, #31
 80044f2:	d501      	bpl.n	80044f8 <_printf_float+0x1a8>
 80044f4:	3302      	adds	r3, #2
 80044f6:	e7f4      	b.n	80044e2 <_printf_float+0x192>
 80044f8:	2301      	movs	r3, #1
 80044fa:	e7f2      	b.n	80044e2 <_printf_float+0x192>
 80044fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004500:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004502:	4299      	cmp	r1, r3
 8004504:	db05      	blt.n	8004512 <_printf_float+0x1c2>
 8004506:	6823      	ldr	r3, [r4, #0]
 8004508:	6121      	str	r1, [r4, #16]
 800450a:	07d8      	lsls	r0, r3, #31
 800450c:	d5ea      	bpl.n	80044e4 <_printf_float+0x194>
 800450e:	1c4b      	adds	r3, r1, #1
 8004510:	e7e7      	b.n	80044e2 <_printf_float+0x192>
 8004512:	2900      	cmp	r1, #0
 8004514:	bfd4      	ite	le
 8004516:	f1c1 0202 	rsble	r2, r1, #2
 800451a:	2201      	movgt	r2, #1
 800451c:	4413      	add	r3, r2
 800451e:	e7e0      	b.n	80044e2 <_printf_float+0x192>
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	055a      	lsls	r2, r3, #21
 8004524:	d407      	bmi.n	8004536 <_printf_float+0x1e6>
 8004526:	6923      	ldr	r3, [r4, #16]
 8004528:	4642      	mov	r2, r8
 800452a:	4631      	mov	r1, r6
 800452c:	4628      	mov	r0, r5
 800452e:	47b8      	blx	r7
 8004530:	3001      	adds	r0, #1
 8004532:	d12b      	bne.n	800458c <_printf_float+0x23c>
 8004534:	e767      	b.n	8004406 <_printf_float+0xb6>
 8004536:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800453a:	f240 80dd 	bls.w	80046f8 <_printf_float+0x3a8>
 800453e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004542:	2200      	movs	r2, #0
 8004544:	2300      	movs	r3, #0
 8004546:	f7fc fac7 	bl	8000ad8 <__aeabi_dcmpeq>
 800454a:	2800      	cmp	r0, #0
 800454c:	d033      	beq.n	80045b6 <_printf_float+0x266>
 800454e:	4a37      	ldr	r2, [pc, #220]	@ (800462c <_printf_float+0x2dc>)
 8004550:	2301      	movs	r3, #1
 8004552:	4631      	mov	r1, r6
 8004554:	4628      	mov	r0, r5
 8004556:	47b8      	blx	r7
 8004558:	3001      	adds	r0, #1
 800455a:	f43f af54 	beq.w	8004406 <_printf_float+0xb6>
 800455e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004562:	4543      	cmp	r3, r8
 8004564:	db02      	blt.n	800456c <_printf_float+0x21c>
 8004566:	6823      	ldr	r3, [r4, #0]
 8004568:	07d8      	lsls	r0, r3, #31
 800456a:	d50f      	bpl.n	800458c <_printf_float+0x23c>
 800456c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004570:	4631      	mov	r1, r6
 8004572:	4628      	mov	r0, r5
 8004574:	47b8      	blx	r7
 8004576:	3001      	adds	r0, #1
 8004578:	f43f af45 	beq.w	8004406 <_printf_float+0xb6>
 800457c:	f04f 0900 	mov.w	r9, #0
 8004580:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004584:	f104 0a1a 	add.w	sl, r4, #26
 8004588:	45c8      	cmp	r8, r9
 800458a:	dc09      	bgt.n	80045a0 <_printf_float+0x250>
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	079b      	lsls	r3, r3, #30
 8004590:	f100 8103 	bmi.w	800479a <_printf_float+0x44a>
 8004594:	68e0      	ldr	r0, [r4, #12]
 8004596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004598:	4298      	cmp	r0, r3
 800459a:	bfb8      	it	lt
 800459c:	4618      	movlt	r0, r3
 800459e:	e734      	b.n	800440a <_printf_float+0xba>
 80045a0:	2301      	movs	r3, #1
 80045a2:	4652      	mov	r2, sl
 80045a4:	4631      	mov	r1, r6
 80045a6:	4628      	mov	r0, r5
 80045a8:	47b8      	blx	r7
 80045aa:	3001      	adds	r0, #1
 80045ac:	f43f af2b 	beq.w	8004406 <_printf_float+0xb6>
 80045b0:	f109 0901 	add.w	r9, r9, #1
 80045b4:	e7e8      	b.n	8004588 <_printf_float+0x238>
 80045b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	dc39      	bgt.n	8004630 <_printf_float+0x2e0>
 80045bc:	4a1b      	ldr	r2, [pc, #108]	@ (800462c <_printf_float+0x2dc>)
 80045be:	2301      	movs	r3, #1
 80045c0:	4631      	mov	r1, r6
 80045c2:	4628      	mov	r0, r5
 80045c4:	47b8      	blx	r7
 80045c6:	3001      	adds	r0, #1
 80045c8:	f43f af1d 	beq.w	8004406 <_printf_float+0xb6>
 80045cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80045d0:	ea59 0303 	orrs.w	r3, r9, r3
 80045d4:	d102      	bne.n	80045dc <_printf_float+0x28c>
 80045d6:	6823      	ldr	r3, [r4, #0]
 80045d8:	07d9      	lsls	r1, r3, #31
 80045da:	d5d7      	bpl.n	800458c <_printf_float+0x23c>
 80045dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045e0:	4631      	mov	r1, r6
 80045e2:	4628      	mov	r0, r5
 80045e4:	47b8      	blx	r7
 80045e6:	3001      	adds	r0, #1
 80045e8:	f43f af0d 	beq.w	8004406 <_printf_float+0xb6>
 80045ec:	f04f 0a00 	mov.w	sl, #0
 80045f0:	f104 0b1a 	add.w	fp, r4, #26
 80045f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045f6:	425b      	negs	r3, r3
 80045f8:	4553      	cmp	r3, sl
 80045fa:	dc01      	bgt.n	8004600 <_printf_float+0x2b0>
 80045fc:	464b      	mov	r3, r9
 80045fe:	e793      	b.n	8004528 <_printf_float+0x1d8>
 8004600:	2301      	movs	r3, #1
 8004602:	465a      	mov	r2, fp
 8004604:	4631      	mov	r1, r6
 8004606:	4628      	mov	r0, r5
 8004608:	47b8      	blx	r7
 800460a:	3001      	adds	r0, #1
 800460c:	f43f aefb 	beq.w	8004406 <_printf_float+0xb6>
 8004610:	f10a 0a01 	add.w	sl, sl, #1
 8004614:	e7ee      	b.n	80045f4 <_printf_float+0x2a4>
 8004616:	bf00      	nop
 8004618:	7fefffff 	.word	0x7fefffff
 800461c:	08006f9c 	.word	0x08006f9c
 8004620:	08006f98 	.word	0x08006f98
 8004624:	08006fa4 	.word	0x08006fa4
 8004628:	08006fa0 	.word	0x08006fa0
 800462c:	08006fa8 	.word	0x08006fa8
 8004630:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004632:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004636:	4553      	cmp	r3, sl
 8004638:	bfa8      	it	ge
 800463a:	4653      	movge	r3, sl
 800463c:	2b00      	cmp	r3, #0
 800463e:	4699      	mov	r9, r3
 8004640:	dc36      	bgt.n	80046b0 <_printf_float+0x360>
 8004642:	f04f 0b00 	mov.w	fp, #0
 8004646:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800464a:	f104 021a 	add.w	r2, r4, #26
 800464e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004650:	9306      	str	r3, [sp, #24]
 8004652:	eba3 0309 	sub.w	r3, r3, r9
 8004656:	455b      	cmp	r3, fp
 8004658:	dc31      	bgt.n	80046be <_printf_float+0x36e>
 800465a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800465c:	459a      	cmp	sl, r3
 800465e:	dc3a      	bgt.n	80046d6 <_printf_float+0x386>
 8004660:	6823      	ldr	r3, [r4, #0]
 8004662:	07da      	lsls	r2, r3, #31
 8004664:	d437      	bmi.n	80046d6 <_printf_float+0x386>
 8004666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004668:	ebaa 0903 	sub.w	r9, sl, r3
 800466c:	9b06      	ldr	r3, [sp, #24]
 800466e:	ebaa 0303 	sub.w	r3, sl, r3
 8004672:	4599      	cmp	r9, r3
 8004674:	bfa8      	it	ge
 8004676:	4699      	movge	r9, r3
 8004678:	f1b9 0f00 	cmp.w	r9, #0
 800467c:	dc33      	bgt.n	80046e6 <_printf_float+0x396>
 800467e:	f04f 0800 	mov.w	r8, #0
 8004682:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004686:	f104 0b1a 	add.w	fp, r4, #26
 800468a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800468c:	ebaa 0303 	sub.w	r3, sl, r3
 8004690:	eba3 0309 	sub.w	r3, r3, r9
 8004694:	4543      	cmp	r3, r8
 8004696:	f77f af79 	ble.w	800458c <_printf_float+0x23c>
 800469a:	2301      	movs	r3, #1
 800469c:	465a      	mov	r2, fp
 800469e:	4631      	mov	r1, r6
 80046a0:	4628      	mov	r0, r5
 80046a2:	47b8      	blx	r7
 80046a4:	3001      	adds	r0, #1
 80046a6:	f43f aeae 	beq.w	8004406 <_printf_float+0xb6>
 80046aa:	f108 0801 	add.w	r8, r8, #1
 80046ae:	e7ec      	b.n	800468a <_printf_float+0x33a>
 80046b0:	4642      	mov	r2, r8
 80046b2:	4631      	mov	r1, r6
 80046b4:	4628      	mov	r0, r5
 80046b6:	47b8      	blx	r7
 80046b8:	3001      	adds	r0, #1
 80046ba:	d1c2      	bne.n	8004642 <_printf_float+0x2f2>
 80046bc:	e6a3      	b.n	8004406 <_printf_float+0xb6>
 80046be:	2301      	movs	r3, #1
 80046c0:	4631      	mov	r1, r6
 80046c2:	4628      	mov	r0, r5
 80046c4:	9206      	str	r2, [sp, #24]
 80046c6:	47b8      	blx	r7
 80046c8:	3001      	adds	r0, #1
 80046ca:	f43f ae9c 	beq.w	8004406 <_printf_float+0xb6>
 80046ce:	9a06      	ldr	r2, [sp, #24]
 80046d0:	f10b 0b01 	add.w	fp, fp, #1
 80046d4:	e7bb      	b.n	800464e <_printf_float+0x2fe>
 80046d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046da:	4631      	mov	r1, r6
 80046dc:	4628      	mov	r0, r5
 80046de:	47b8      	blx	r7
 80046e0:	3001      	adds	r0, #1
 80046e2:	d1c0      	bne.n	8004666 <_printf_float+0x316>
 80046e4:	e68f      	b.n	8004406 <_printf_float+0xb6>
 80046e6:	9a06      	ldr	r2, [sp, #24]
 80046e8:	464b      	mov	r3, r9
 80046ea:	4442      	add	r2, r8
 80046ec:	4631      	mov	r1, r6
 80046ee:	4628      	mov	r0, r5
 80046f0:	47b8      	blx	r7
 80046f2:	3001      	adds	r0, #1
 80046f4:	d1c3      	bne.n	800467e <_printf_float+0x32e>
 80046f6:	e686      	b.n	8004406 <_printf_float+0xb6>
 80046f8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80046fc:	f1ba 0f01 	cmp.w	sl, #1
 8004700:	dc01      	bgt.n	8004706 <_printf_float+0x3b6>
 8004702:	07db      	lsls	r3, r3, #31
 8004704:	d536      	bpl.n	8004774 <_printf_float+0x424>
 8004706:	2301      	movs	r3, #1
 8004708:	4642      	mov	r2, r8
 800470a:	4631      	mov	r1, r6
 800470c:	4628      	mov	r0, r5
 800470e:	47b8      	blx	r7
 8004710:	3001      	adds	r0, #1
 8004712:	f43f ae78 	beq.w	8004406 <_printf_float+0xb6>
 8004716:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800471a:	4631      	mov	r1, r6
 800471c:	4628      	mov	r0, r5
 800471e:	47b8      	blx	r7
 8004720:	3001      	adds	r0, #1
 8004722:	f43f ae70 	beq.w	8004406 <_printf_float+0xb6>
 8004726:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800472a:	2200      	movs	r2, #0
 800472c:	2300      	movs	r3, #0
 800472e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004732:	f7fc f9d1 	bl	8000ad8 <__aeabi_dcmpeq>
 8004736:	b9c0      	cbnz	r0, 800476a <_printf_float+0x41a>
 8004738:	4653      	mov	r3, sl
 800473a:	f108 0201 	add.w	r2, r8, #1
 800473e:	4631      	mov	r1, r6
 8004740:	4628      	mov	r0, r5
 8004742:	47b8      	blx	r7
 8004744:	3001      	adds	r0, #1
 8004746:	d10c      	bne.n	8004762 <_printf_float+0x412>
 8004748:	e65d      	b.n	8004406 <_printf_float+0xb6>
 800474a:	2301      	movs	r3, #1
 800474c:	465a      	mov	r2, fp
 800474e:	4631      	mov	r1, r6
 8004750:	4628      	mov	r0, r5
 8004752:	47b8      	blx	r7
 8004754:	3001      	adds	r0, #1
 8004756:	f43f ae56 	beq.w	8004406 <_printf_float+0xb6>
 800475a:	f108 0801 	add.w	r8, r8, #1
 800475e:	45d0      	cmp	r8, sl
 8004760:	dbf3      	blt.n	800474a <_printf_float+0x3fa>
 8004762:	464b      	mov	r3, r9
 8004764:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004768:	e6df      	b.n	800452a <_printf_float+0x1da>
 800476a:	f04f 0800 	mov.w	r8, #0
 800476e:	f104 0b1a 	add.w	fp, r4, #26
 8004772:	e7f4      	b.n	800475e <_printf_float+0x40e>
 8004774:	2301      	movs	r3, #1
 8004776:	4642      	mov	r2, r8
 8004778:	e7e1      	b.n	800473e <_printf_float+0x3ee>
 800477a:	2301      	movs	r3, #1
 800477c:	464a      	mov	r2, r9
 800477e:	4631      	mov	r1, r6
 8004780:	4628      	mov	r0, r5
 8004782:	47b8      	blx	r7
 8004784:	3001      	adds	r0, #1
 8004786:	f43f ae3e 	beq.w	8004406 <_printf_float+0xb6>
 800478a:	f108 0801 	add.w	r8, r8, #1
 800478e:	68e3      	ldr	r3, [r4, #12]
 8004790:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004792:	1a5b      	subs	r3, r3, r1
 8004794:	4543      	cmp	r3, r8
 8004796:	dcf0      	bgt.n	800477a <_printf_float+0x42a>
 8004798:	e6fc      	b.n	8004594 <_printf_float+0x244>
 800479a:	f04f 0800 	mov.w	r8, #0
 800479e:	f104 0919 	add.w	r9, r4, #25
 80047a2:	e7f4      	b.n	800478e <_printf_float+0x43e>

080047a4 <_printf_common>:
 80047a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047a8:	4616      	mov	r6, r2
 80047aa:	4698      	mov	r8, r3
 80047ac:	688a      	ldr	r2, [r1, #8]
 80047ae:	690b      	ldr	r3, [r1, #16]
 80047b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047b4:	4293      	cmp	r3, r2
 80047b6:	bfb8      	it	lt
 80047b8:	4613      	movlt	r3, r2
 80047ba:	6033      	str	r3, [r6, #0]
 80047bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047c0:	4607      	mov	r7, r0
 80047c2:	460c      	mov	r4, r1
 80047c4:	b10a      	cbz	r2, 80047ca <_printf_common+0x26>
 80047c6:	3301      	adds	r3, #1
 80047c8:	6033      	str	r3, [r6, #0]
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	0699      	lsls	r1, r3, #26
 80047ce:	bf42      	ittt	mi
 80047d0:	6833      	ldrmi	r3, [r6, #0]
 80047d2:	3302      	addmi	r3, #2
 80047d4:	6033      	strmi	r3, [r6, #0]
 80047d6:	6825      	ldr	r5, [r4, #0]
 80047d8:	f015 0506 	ands.w	r5, r5, #6
 80047dc:	d106      	bne.n	80047ec <_printf_common+0x48>
 80047de:	f104 0a19 	add.w	sl, r4, #25
 80047e2:	68e3      	ldr	r3, [r4, #12]
 80047e4:	6832      	ldr	r2, [r6, #0]
 80047e6:	1a9b      	subs	r3, r3, r2
 80047e8:	42ab      	cmp	r3, r5
 80047ea:	dc26      	bgt.n	800483a <_printf_common+0x96>
 80047ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047f0:	6822      	ldr	r2, [r4, #0]
 80047f2:	3b00      	subs	r3, #0
 80047f4:	bf18      	it	ne
 80047f6:	2301      	movne	r3, #1
 80047f8:	0692      	lsls	r2, r2, #26
 80047fa:	d42b      	bmi.n	8004854 <_printf_common+0xb0>
 80047fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004800:	4641      	mov	r1, r8
 8004802:	4638      	mov	r0, r7
 8004804:	47c8      	blx	r9
 8004806:	3001      	adds	r0, #1
 8004808:	d01e      	beq.n	8004848 <_printf_common+0xa4>
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	6922      	ldr	r2, [r4, #16]
 800480e:	f003 0306 	and.w	r3, r3, #6
 8004812:	2b04      	cmp	r3, #4
 8004814:	bf02      	ittt	eq
 8004816:	68e5      	ldreq	r5, [r4, #12]
 8004818:	6833      	ldreq	r3, [r6, #0]
 800481a:	1aed      	subeq	r5, r5, r3
 800481c:	68a3      	ldr	r3, [r4, #8]
 800481e:	bf0c      	ite	eq
 8004820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004824:	2500      	movne	r5, #0
 8004826:	4293      	cmp	r3, r2
 8004828:	bfc4      	itt	gt
 800482a:	1a9b      	subgt	r3, r3, r2
 800482c:	18ed      	addgt	r5, r5, r3
 800482e:	2600      	movs	r6, #0
 8004830:	341a      	adds	r4, #26
 8004832:	42b5      	cmp	r5, r6
 8004834:	d11a      	bne.n	800486c <_printf_common+0xc8>
 8004836:	2000      	movs	r0, #0
 8004838:	e008      	b.n	800484c <_printf_common+0xa8>
 800483a:	2301      	movs	r3, #1
 800483c:	4652      	mov	r2, sl
 800483e:	4641      	mov	r1, r8
 8004840:	4638      	mov	r0, r7
 8004842:	47c8      	blx	r9
 8004844:	3001      	adds	r0, #1
 8004846:	d103      	bne.n	8004850 <_printf_common+0xac>
 8004848:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800484c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004850:	3501      	adds	r5, #1
 8004852:	e7c6      	b.n	80047e2 <_printf_common+0x3e>
 8004854:	18e1      	adds	r1, r4, r3
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	2030      	movs	r0, #48	@ 0x30
 800485a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800485e:	4422      	add	r2, r4
 8004860:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004864:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004868:	3302      	adds	r3, #2
 800486a:	e7c7      	b.n	80047fc <_printf_common+0x58>
 800486c:	2301      	movs	r3, #1
 800486e:	4622      	mov	r2, r4
 8004870:	4641      	mov	r1, r8
 8004872:	4638      	mov	r0, r7
 8004874:	47c8      	blx	r9
 8004876:	3001      	adds	r0, #1
 8004878:	d0e6      	beq.n	8004848 <_printf_common+0xa4>
 800487a:	3601      	adds	r6, #1
 800487c:	e7d9      	b.n	8004832 <_printf_common+0x8e>
	...

08004880 <_printf_i>:
 8004880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004884:	7e0f      	ldrb	r7, [r1, #24]
 8004886:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004888:	2f78      	cmp	r7, #120	@ 0x78
 800488a:	4691      	mov	r9, r2
 800488c:	4680      	mov	r8, r0
 800488e:	460c      	mov	r4, r1
 8004890:	469a      	mov	sl, r3
 8004892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004896:	d807      	bhi.n	80048a8 <_printf_i+0x28>
 8004898:	2f62      	cmp	r7, #98	@ 0x62
 800489a:	d80a      	bhi.n	80048b2 <_printf_i+0x32>
 800489c:	2f00      	cmp	r7, #0
 800489e:	f000 80d1 	beq.w	8004a44 <_printf_i+0x1c4>
 80048a2:	2f58      	cmp	r7, #88	@ 0x58
 80048a4:	f000 80b8 	beq.w	8004a18 <_printf_i+0x198>
 80048a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048b0:	e03a      	b.n	8004928 <_printf_i+0xa8>
 80048b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048b6:	2b15      	cmp	r3, #21
 80048b8:	d8f6      	bhi.n	80048a8 <_printf_i+0x28>
 80048ba:	a101      	add	r1, pc, #4	@ (adr r1, 80048c0 <_printf_i+0x40>)
 80048bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048c0:	08004919 	.word	0x08004919
 80048c4:	0800492d 	.word	0x0800492d
 80048c8:	080048a9 	.word	0x080048a9
 80048cc:	080048a9 	.word	0x080048a9
 80048d0:	080048a9 	.word	0x080048a9
 80048d4:	080048a9 	.word	0x080048a9
 80048d8:	0800492d 	.word	0x0800492d
 80048dc:	080048a9 	.word	0x080048a9
 80048e0:	080048a9 	.word	0x080048a9
 80048e4:	080048a9 	.word	0x080048a9
 80048e8:	080048a9 	.word	0x080048a9
 80048ec:	08004a2b 	.word	0x08004a2b
 80048f0:	08004957 	.word	0x08004957
 80048f4:	080049e5 	.word	0x080049e5
 80048f8:	080048a9 	.word	0x080048a9
 80048fc:	080048a9 	.word	0x080048a9
 8004900:	08004a4d 	.word	0x08004a4d
 8004904:	080048a9 	.word	0x080048a9
 8004908:	08004957 	.word	0x08004957
 800490c:	080048a9 	.word	0x080048a9
 8004910:	080048a9 	.word	0x080048a9
 8004914:	080049ed 	.word	0x080049ed
 8004918:	6833      	ldr	r3, [r6, #0]
 800491a:	1d1a      	adds	r2, r3, #4
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6032      	str	r2, [r6, #0]
 8004920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004928:	2301      	movs	r3, #1
 800492a:	e09c      	b.n	8004a66 <_printf_i+0x1e6>
 800492c:	6833      	ldr	r3, [r6, #0]
 800492e:	6820      	ldr	r0, [r4, #0]
 8004930:	1d19      	adds	r1, r3, #4
 8004932:	6031      	str	r1, [r6, #0]
 8004934:	0606      	lsls	r6, r0, #24
 8004936:	d501      	bpl.n	800493c <_printf_i+0xbc>
 8004938:	681d      	ldr	r5, [r3, #0]
 800493a:	e003      	b.n	8004944 <_printf_i+0xc4>
 800493c:	0645      	lsls	r5, r0, #25
 800493e:	d5fb      	bpl.n	8004938 <_printf_i+0xb8>
 8004940:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004944:	2d00      	cmp	r5, #0
 8004946:	da03      	bge.n	8004950 <_printf_i+0xd0>
 8004948:	232d      	movs	r3, #45	@ 0x2d
 800494a:	426d      	negs	r5, r5
 800494c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004950:	4858      	ldr	r0, [pc, #352]	@ (8004ab4 <_printf_i+0x234>)
 8004952:	230a      	movs	r3, #10
 8004954:	e011      	b.n	800497a <_printf_i+0xfa>
 8004956:	6821      	ldr	r1, [r4, #0]
 8004958:	6833      	ldr	r3, [r6, #0]
 800495a:	0608      	lsls	r0, r1, #24
 800495c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004960:	d402      	bmi.n	8004968 <_printf_i+0xe8>
 8004962:	0649      	lsls	r1, r1, #25
 8004964:	bf48      	it	mi
 8004966:	b2ad      	uxthmi	r5, r5
 8004968:	2f6f      	cmp	r7, #111	@ 0x6f
 800496a:	4852      	ldr	r0, [pc, #328]	@ (8004ab4 <_printf_i+0x234>)
 800496c:	6033      	str	r3, [r6, #0]
 800496e:	bf14      	ite	ne
 8004970:	230a      	movne	r3, #10
 8004972:	2308      	moveq	r3, #8
 8004974:	2100      	movs	r1, #0
 8004976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800497a:	6866      	ldr	r6, [r4, #4]
 800497c:	60a6      	str	r6, [r4, #8]
 800497e:	2e00      	cmp	r6, #0
 8004980:	db05      	blt.n	800498e <_printf_i+0x10e>
 8004982:	6821      	ldr	r1, [r4, #0]
 8004984:	432e      	orrs	r6, r5
 8004986:	f021 0104 	bic.w	r1, r1, #4
 800498a:	6021      	str	r1, [r4, #0]
 800498c:	d04b      	beq.n	8004a26 <_printf_i+0x1a6>
 800498e:	4616      	mov	r6, r2
 8004990:	fbb5 f1f3 	udiv	r1, r5, r3
 8004994:	fb03 5711 	mls	r7, r3, r1, r5
 8004998:	5dc7      	ldrb	r7, [r0, r7]
 800499a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800499e:	462f      	mov	r7, r5
 80049a0:	42bb      	cmp	r3, r7
 80049a2:	460d      	mov	r5, r1
 80049a4:	d9f4      	bls.n	8004990 <_printf_i+0x110>
 80049a6:	2b08      	cmp	r3, #8
 80049a8:	d10b      	bne.n	80049c2 <_printf_i+0x142>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	07df      	lsls	r7, r3, #31
 80049ae:	d508      	bpl.n	80049c2 <_printf_i+0x142>
 80049b0:	6923      	ldr	r3, [r4, #16]
 80049b2:	6861      	ldr	r1, [r4, #4]
 80049b4:	4299      	cmp	r1, r3
 80049b6:	bfde      	ittt	le
 80049b8:	2330      	movle	r3, #48	@ 0x30
 80049ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049be:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80049c2:	1b92      	subs	r2, r2, r6
 80049c4:	6122      	str	r2, [r4, #16]
 80049c6:	f8cd a000 	str.w	sl, [sp]
 80049ca:	464b      	mov	r3, r9
 80049cc:	aa03      	add	r2, sp, #12
 80049ce:	4621      	mov	r1, r4
 80049d0:	4640      	mov	r0, r8
 80049d2:	f7ff fee7 	bl	80047a4 <_printf_common>
 80049d6:	3001      	adds	r0, #1
 80049d8:	d14a      	bne.n	8004a70 <_printf_i+0x1f0>
 80049da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049de:	b004      	add	sp, #16
 80049e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	f043 0320 	orr.w	r3, r3, #32
 80049ea:	6023      	str	r3, [r4, #0]
 80049ec:	4832      	ldr	r0, [pc, #200]	@ (8004ab8 <_printf_i+0x238>)
 80049ee:	2778      	movs	r7, #120	@ 0x78
 80049f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	6831      	ldr	r1, [r6, #0]
 80049f8:	061f      	lsls	r7, r3, #24
 80049fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80049fe:	d402      	bmi.n	8004a06 <_printf_i+0x186>
 8004a00:	065f      	lsls	r7, r3, #25
 8004a02:	bf48      	it	mi
 8004a04:	b2ad      	uxthmi	r5, r5
 8004a06:	6031      	str	r1, [r6, #0]
 8004a08:	07d9      	lsls	r1, r3, #31
 8004a0a:	bf44      	itt	mi
 8004a0c:	f043 0320 	orrmi.w	r3, r3, #32
 8004a10:	6023      	strmi	r3, [r4, #0]
 8004a12:	b11d      	cbz	r5, 8004a1c <_printf_i+0x19c>
 8004a14:	2310      	movs	r3, #16
 8004a16:	e7ad      	b.n	8004974 <_printf_i+0xf4>
 8004a18:	4826      	ldr	r0, [pc, #152]	@ (8004ab4 <_printf_i+0x234>)
 8004a1a:	e7e9      	b.n	80049f0 <_printf_i+0x170>
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	f023 0320 	bic.w	r3, r3, #32
 8004a22:	6023      	str	r3, [r4, #0]
 8004a24:	e7f6      	b.n	8004a14 <_printf_i+0x194>
 8004a26:	4616      	mov	r6, r2
 8004a28:	e7bd      	b.n	80049a6 <_printf_i+0x126>
 8004a2a:	6833      	ldr	r3, [r6, #0]
 8004a2c:	6825      	ldr	r5, [r4, #0]
 8004a2e:	6961      	ldr	r1, [r4, #20]
 8004a30:	1d18      	adds	r0, r3, #4
 8004a32:	6030      	str	r0, [r6, #0]
 8004a34:	062e      	lsls	r6, r5, #24
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	d501      	bpl.n	8004a3e <_printf_i+0x1be>
 8004a3a:	6019      	str	r1, [r3, #0]
 8004a3c:	e002      	b.n	8004a44 <_printf_i+0x1c4>
 8004a3e:	0668      	lsls	r0, r5, #25
 8004a40:	d5fb      	bpl.n	8004a3a <_printf_i+0x1ba>
 8004a42:	8019      	strh	r1, [r3, #0]
 8004a44:	2300      	movs	r3, #0
 8004a46:	6123      	str	r3, [r4, #16]
 8004a48:	4616      	mov	r6, r2
 8004a4a:	e7bc      	b.n	80049c6 <_printf_i+0x146>
 8004a4c:	6833      	ldr	r3, [r6, #0]
 8004a4e:	1d1a      	adds	r2, r3, #4
 8004a50:	6032      	str	r2, [r6, #0]
 8004a52:	681e      	ldr	r6, [r3, #0]
 8004a54:	6862      	ldr	r2, [r4, #4]
 8004a56:	2100      	movs	r1, #0
 8004a58:	4630      	mov	r0, r6
 8004a5a:	f7fb fbc1 	bl	80001e0 <memchr>
 8004a5e:	b108      	cbz	r0, 8004a64 <_printf_i+0x1e4>
 8004a60:	1b80      	subs	r0, r0, r6
 8004a62:	6060      	str	r0, [r4, #4]
 8004a64:	6863      	ldr	r3, [r4, #4]
 8004a66:	6123      	str	r3, [r4, #16]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a6e:	e7aa      	b.n	80049c6 <_printf_i+0x146>
 8004a70:	6923      	ldr	r3, [r4, #16]
 8004a72:	4632      	mov	r2, r6
 8004a74:	4649      	mov	r1, r9
 8004a76:	4640      	mov	r0, r8
 8004a78:	47d0      	blx	sl
 8004a7a:	3001      	adds	r0, #1
 8004a7c:	d0ad      	beq.n	80049da <_printf_i+0x15a>
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	079b      	lsls	r3, r3, #30
 8004a82:	d413      	bmi.n	8004aac <_printf_i+0x22c>
 8004a84:	68e0      	ldr	r0, [r4, #12]
 8004a86:	9b03      	ldr	r3, [sp, #12]
 8004a88:	4298      	cmp	r0, r3
 8004a8a:	bfb8      	it	lt
 8004a8c:	4618      	movlt	r0, r3
 8004a8e:	e7a6      	b.n	80049de <_printf_i+0x15e>
 8004a90:	2301      	movs	r3, #1
 8004a92:	4632      	mov	r2, r6
 8004a94:	4649      	mov	r1, r9
 8004a96:	4640      	mov	r0, r8
 8004a98:	47d0      	blx	sl
 8004a9a:	3001      	adds	r0, #1
 8004a9c:	d09d      	beq.n	80049da <_printf_i+0x15a>
 8004a9e:	3501      	adds	r5, #1
 8004aa0:	68e3      	ldr	r3, [r4, #12]
 8004aa2:	9903      	ldr	r1, [sp, #12]
 8004aa4:	1a5b      	subs	r3, r3, r1
 8004aa6:	42ab      	cmp	r3, r5
 8004aa8:	dcf2      	bgt.n	8004a90 <_printf_i+0x210>
 8004aaa:	e7eb      	b.n	8004a84 <_printf_i+0x204>
 8004aac:	2500      	movs	r5, #0
 8004aae:	f104 0619 	add.w	r6, r4, #25
 8004ab2:	e7f5      	b.n	8004aa0 <_printf_i+0x220>
 8004ab4:	08006faa 	.word	0x08006faa
 8004ab8:	08006fbb 	.word	0x08006fbb

08004abc <std>:
 8004abc:	2300      	movs	r3, #0
 8004abe:	b510      	push	{r4, lr}
 8004ac0:	4604      	mov	r4, r0
 8004ac2:	e9c0 3300 	strd	r3, r3, [r0]
 8004ac6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004aca:	6083      	str	r3, [r0, #8]
 8004acc:	8181      	strh	r1, [r0, #12]
 8004ace:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ad0:	81c2      	strh	r2, [r0, #14]
 8004ad2:	6183      	str	r3, [r0, #24]
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	2208      	movs	r2, #8
 8004ad8:	305c      	adds	r0, #92	@ 0x5c
 8004ada:	f000 f9c5 	bl	8004e68 <memset>
 8004ade:	4b0d      	ldr	r3, [pc, #52]	@ (8004b14 <std+0x58>)
 8004ae0:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b18 <std+0x5c>)
 8004ae4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b1c <std+0x60>)
 8004ae8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004aea:	4b0d      	ldr	r3, [pc, #52]	@ (8004b20 <std+0x64>)
 8004aec:	6323      	str	r3, [r4, #48]	@ 0x30
 8004aee:	4b0d      	ldr	r3, [pc, #52]	@ (8004b24 <std+0x68>)
 8004af0:	6224      	str	r4, [r4, #32]
 8004af2:	429c      	cmp	r4, r3
 8004af4:	d006      	beq.n	8004b04 <std+0x48>
 8004af6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004afa:	4294      	cmp	r4, r2
 8004afc:	d002      	beq.n	8004b04 <std+0x48>
 8004afe:	33d0      	adds	r3, #208	@ 0xd0
 8004b00:	429c      	cmp	r4, r3
 8004b02:	d105      	bne.n	8004b10 <std+0x54>
 8004b04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b0c:	f000 ba28 	b.w	8004f60 <__retarget_lock_init_recursive>
 8004b10:	bd10      	pop	{r4, pc}
 8004b12:	bf00      	nop
 8004b14:	08004c41 	.word	0x08004c41
 8004b18:	08004c63 	.word	0x08004c63
 8004b1c:	08004c9b 	.word	0x08004c9b
 8004b20:	08004cbf 	.word	0x08004cbf
 8004b24:	20000334 	.word	0x20000334

08004b28 <stdio_exit_handler>:
 8004b28:	4a02      	ldr	r2, [pc, #8]	@ (8004b34 <stdio_exit_handler+0xc>)
 8004b2a:	4903      	ldr	r1, [pc, #12]	@ (8004b38 <stdio_exit_handler+0x10>)
 8004b2c:	4803      	ldr	r0, [pc, #12]	@ (8004b3c <stdio_exit_handler+0x14>)
 8004b2e:	f000 b869 	b.w	8004c04 <_fwalk_sglue>
 8004b32:	bf00      	nop
 8004b34:	2000000c 	.word	0x2000000c
 8004b38:	08006b49 	.word	0x08006b49
 8004b3c:	2000001c 	.word	0x2000001c

08004b40 <cleanup_stdio>:
 8004b40:	6841      	ldr	r1, [r0, #4]
 8004b42:	4b0c      	ldr	r3, [pc, #48]	@ (8004b74 <cleanup_stdio+0x34>)
 8004b44:	4299      	cmp	r1, r3
 8004b46:	b510      	push	{r4, lr}
 8004b48:	4604      	mov	r4, r0
 8004b4a:	d001      	beq.n	8004b50 <cleanup_stdio+0x10>
 8004b4c:	f001 fffc 	bl	8006b48 <_fflush_r>
 8004b50:	68a1      	ldr	r1, [r4, #8]
 8004b52:	4b09      	ldr	r3, [pc, #36]	@ (8004b78 <cleanup_stdio+0x38>)
 8004b54:	4299      	cmp	r1, r3
 8004b56:	d002      	beq.n	8004b5e <cleanup_stdio+0x1e>
 8004b58:	4620      	mov	r0, r4
 8004b5a:	f001 fff5 	bl	8006b48 <_fflush_r>
 8004b5e:	68e1      	ldr	r1, [r4, #12]
 8004b60:	4b06      	ldr	r3, [pc, #24]	@ (8004b7c <cleanup_stdio+0x3c>)
 8004b62:	4299      	cmp	r1, r3
 8004b64:	d004      	beq.n	8004b70 <cleanup_stdio+0x30>
 8004b66:	4620      	mov	r0, r4
 8004b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b6c:	f001 bfec 	b.w	8006b48 <_fflush_r>
 8004b70:	bd10      	pop	{r4, pc}
 8004b72:	bf00      	nop
 8004b74:	20000334 	.word	0x20000334
 8004b78:	2000039c 	.word	0x2000039c
 8004b7c:	20000404 	.word	0x20000404

08004b80 <global_stdio_init.part.0>:
 8004b80:	b510      	push	{r4, lr}
 8004b82:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb0 <global_stdio_init.part.0+0x30>)
 8004b84:	4c0b      	ldr	r4, [pc, #44]	@ (8004bb4 <global_stdio_init.part.0+0x34>)
 8004b86:	4a0c      	ldr	r2, [pc, #48]	@ (8004bb8 <global_stdio_init.part.0+0x38>)
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	4620      	mov	r0, r4
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2104      	movs	r1, #4
 8004b90:	f7ff ff94 	bl	8004abc <std>
 8004b94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b98:	2201      	movs	r2, #1
 8004b9a:	2109      	movs	r1, #9
 8004b9c:	f7ff ff8e 	bl	8004abc <std>
 8004ba0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004baa:	2112      	movs	r1, #18
 8004bac:	f7ff bf86 	b.w	8004abc <std>
 8004bb0:	2000046c 	.word	0x2000046c
 8004bb4:	20000334 	.word	0x20000334
 8004bb8:	08004b29 	.word	0x08004b29

08004bbc <__sfp_lock_acquire>:
 8004bbc:	4801      	ldr	r0, [pc, #4]	@ (8004bc4 <__sfp_lock_acquire+0x8>)
 8004bbe:	f000 b9d0 	b.w	8004f62 <__retarget_lock_acquire_recursive>
 8004bc2:	bf00      	nop
 8004bc4:	20000475 	.word	0x20000475

08004bc8 <__sfp_lock_release>:
 8004bc8:	4801      	ldr	r0, [pc, #4]	@ (8004bd0 <__sfp_lock_release+0x8>)
 8004bca:	f000 b9cb 	b.w	8004f64 <__retarget_lock_release_recursive>
 8004bce:	bf00      	nop
 8004bd0:	20000475 	.word	0x20000475

08004bd4 <__sinit>:
 8004bd4:	b510      	push	{r4, lr}
 8004bd6:	4604      	mov	r4, r0
 8004bd8:	f7ff fff0 	bl	8004bbc <__sfp_lock_acquire>
 8004bdc:	6a23      	ldr	r3, [r4, #32]
 8004bde:	b11b      	cbz	r3, 8004be8 <__sinit+0x14>
 8004be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004be4:	f7ff bff0 	b.w	8004bc8 <__sfp_lock_release>
 8004be8:	4b04      	ldr	r3, [pc, #16]	@ (8004bfc <__sinit+0x28>)
 8004bea:	6223      	str	r3, [r4, #32]
 8004bec:	4b04      	ldr	r3, [pc, #16]	@ (8004c00 <__sinit+0x2c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1f5      	bne.n	8004be0 <__sinit+0xc>
 8004bf4:	f7ff ffc4 	bl	8004b80 <global_stdio_init.part.0>
 8004bf8:	e7f2      	b.n	8004be0 <__sinit+0xc>
 8004bfa:	bf00      	nop
 8004bfc:	08004b41 	.word	0x08004b41
 8004c00:	2000046c 	.word	0x2000046c

08004c04 <_fwalk_sglue>:
 8004c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c08:	4607      	mov	r7, r0
 8004c0a:	4688      	mov	r8, r1
 8004c0c:	4614      	mov	r4, r2
 8004c0e:	2600      	movs	r6, #0
 8004c10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c14:	f1b9 0901 	subs.w	r9, r9, #1
 8004c18:	d505      	bpl.n	8004c26 <_fwalk_sglue+0x22>
 8004c1a:	6824      	ldr	r4, [r4, #0]
 8004c1c:	2c00      	cmp	r4, #0
 8004c1e:	d1f7      	bne.n	8004c10 <_fwalk_sglue+0xc>
 8004c20:	4630      	mov	r0, r6
 8004c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c26:	89ab      	ldrh	r3, [r5, #12]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d907      	bls.n	8004c3c <_fwalk_sglue+0x38>
 8004c2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c30:	3301      	adds	r3, #1
 8004c32:	d003      	beq.n	8004c3c <_fwalk_sglue+0x38>
 8004c34:	4629      	mov	r1, r5
 8004c36:	4638      	mov	r0, r7
 8004c38:	47c0      	blx	r8
 8004c3a:	4306      	orrs	r6, r0
 8004c3c:	3568      	adds	r5, #104	@ 0x68
 8004c3e:	e7e9      	b.n	8004c14 <_fwalk_sglue+0x10>

08004c40 <__sread>:
 8004c40:	b510      	push	{r4, lr}
 8004c42:	460c      	mov	r4, r1
 8004c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c48:	f000 f93c 	bl	8004ec4 <_read_r>
 8004c4c:	2800      	cmp	r0, #0
 8004c4e:	bfab      	itete	ge
 8004c50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c52:	89a3      	ldrhlt	r3, [r4, #12]
 8004c54:	181b      	addge	r3, r3, r0
 8004c56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c5a:	bfac      	ite	ge
 8004c5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c5e:	81a3      	strhlt	r3, [r4, #12]
 8004c60:	bd10      	pop	{r4, pc}

08004c62 <__swrite>:
 8004c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c66:	461f      	mov	r7, r3
 8004c68:	898b      	ldrh	r3, [r1, #12]
 8004c6a:	05db      	lsls	r3, r3, #23
 8004c6c:	4605      	mov	r5, r0
 8004c6e:	460c      	mov	r4, r1
 8004c70:	4616      	mov	r6, r2
 8004c72:	d505      	bpl.n	8004c80 <__swrite+0x1e>
 8004c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c78:	2302      	movs	r3, #2
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f000 f910 	bl	8004ea0 <_lseek_r>
 8004c80:	89a3      	ldrh	r3, [r4, #12]
 8004c82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c8a:	81a3      	strh	r3, [r4, #12]
 8004c8c:	4632      	mov	r2, r6
 8004c8e:	463b      	mov	r3, r7
 8004c90:	4628      	mov	r0, r5
 8004c92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c96:	f000 b927 	b.w	8004ee8 <_write_r>

08004c9a <__sseek>:
 8004c9a:	b510      	push	{r4, lr}
 8004c9c:	460c      	mov	r4, r1
 8004c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ca2:	f000 f8fd 	bl	8004ea0 <_lseek_r>
 8004ca6:	1c43      	adds	r3, r0, #1
 8004ca8:	89a3      	ldrh	r3, [r4, #12]
 8004caa:	bf15      	itete	ne
 8004cac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004cae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004cb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004cb6:	81a3      	strheq	r3, [r4, #12]
 8004cb8:	bf18      	it	ne
 8004cba:	81a3      	strhne	r3, [r4, #12]
 8004cbc:	bd10      	pop	{r4, pc}

08004cbe <__sclose>:
 8004cbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cc2:	f000 b8dd 	b.w	8004e80 <_close_r>

08004cc6 <_vsniprintf_r>:
 8004cc6:	b530      	push	{r4, r5, lr}
 8004cc8:	4614      	mov	r4, r2
 8004cca:	2c00      	cmp	r4, #0
 8004ccc:	b09b      	sub	sp, #108	@ 0x6c
 8004cce:	4605      	mov	r5, r0
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	da05      	bge.n	8004ce0 <_vsniprintf_r+0x1a>
 8004cd4:	238b      	movs	r3, #139	@ 0x8b
 8004cd6:	6003      	str	r3, [r0, #0]
 8004cd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cdc:	b01b      	add	sp, #108	@ 0x6c
 8004cde:	bd30      	pop	{r4, r5, pc}
 8004ce0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004ce4:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004ce8:	f04f 0300 	mov.w	r3, #0
 8004cec:	9319      	str	r3, [sp, #100]	@ 0x64
 8004cee:	bf14      	ite	ne
 8004cf0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004cf4:	4623      	moveq	r3, r4
 8004cf6:	9302      	str	r3, [sp, #8]
 8004cf8:	9305      	str	r3, [sp, #20]
 8004cfa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004cfe:	9100      	str	r1, [sp, #0]
 8004d00:	9104      	str	r1, [sp, #16]
 8004d02:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004d06:	4669      	mov	r1, sp
 8004d08:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004d0a:	f001 fc5b 	bl	80065c4 <_svfiprintf_r>
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	bfbc      	itt	lt
 8004d12:	238b      	movlt	r3, #139	@ 0x8b
 8004d14:	602b      	strlt	r3, [r5, #0]
 8004d16:	2c00      	cmp	r4, #0
 8004d18:	d0e0      	beq.n	8004cdc <_vsniprintf_r+0x16>
 8004d1a:	9b00      	ldr	r3, [sp, #0]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	701a      	strb	r2, [r3, #0]
 8004d20:	e7dc      	b.n	8004cdc <_vsniprintf_r+0x16>
	...

08004d24 <vsniprintf>:
 8004d24:	b507      	push	{r0, r1, r2, lr}
 8004d26:	9300      	str	r3, [sp, #0]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	460a      	mov	r2, r1
 8004d2c:	4601      	mov	r1, r0
 8004d2e:	4803      	ldr	r0, [pc, #12]	@ (8004d3c <vsniprintf+0x18>)
 8004d30:	6800      	ldr	r0, [r0, #0]
 8004d32:	f7ff ffc8 	bl	8004cc6 <_vsniprintf_r>
 8004d36:	b003      	add	sp, #12
 8004d38:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d3c:	20000018 	.word	0x20000018

08004d40 <__swbuf_r>:
 8004d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d42:	460e      	mov	r6, r1
 8004d44:	4614      	mov	r4, r2
 8004d46:	4605      	mov	r5, r0
 8004d48:	b118      	cbz	r0, 8004d52 <__swbuf_r+0x12>
 8004d4a:	6a03      	ldr	r3, [r0, #32]
 8004d4c:	b90b      	cbnz	r3, 8004d52 <__swbuf_r+0x12>
 8004d4e:	f7ff ff41 	bl	8004bd4 <__sinit>
 8004d52:	69a3      	ldr	r3, [r4, #24]
 8004d54:	60a3      	str	r3, [r4, #8]
 8004d56:	89a3      	ldrh	r3, [r4, #12]
 8004d58:	071a      	lsls	r2, r3, #28
 8004d5a:	d501      	bpl.n	8004d60 <__swbuf_r+0x20>
 8004d5c:	6923      	ldr	r3, [r4, #16]
 8004d5e:	b943      	cbnz	r3, 8004d72 <__swbuf_r+0x32>
 8004d60:	4621      	mov	r1, r4
 8004d62:	4628      	mov	r0, r5
 8004d64:	f000 f82a 	bl	8004dbc <__swsetup_r>
 8004d68:	b118      	cbz	r0, 8004d72 <__swbuf_r+0x32>
 8004d6a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004d6e:	4638      	mov	r0, r7
 8004d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	6922      	ldr	r2, [r4, #16]
 8004d76:	1a98      	subs	r0, r3, r2
 8004d78:	6963      	ldr	r3, [r4, #20]
 8004d7a:	b2f6      	uxtb	r6, r6
 8004d7c:	4283      	cmp	r3, r0
 8004d7e:	4637      	mov	r7, r6
 8004d80:	dc05      	bgt.n	8004d8e <__swbuf_r+0x4e>
 8004d82:	4621      	mov	r1, r4
 8004d84:	4628      	mov	r0, r5
 8004d86:	f001 fedf 	bl	8006b48 <_fflush_r>
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	d1ed      	bne.n	8004d6a <__swbuf_r+0x2a>
 8004d8e:	68a3      	ldr	r3, [r4, #8]
 8004d90:	3b01      	subs	r3, #1
 8004d92:	60a3      	str	r3, [r4, #8]
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	1c5a      	adds	r2, r3, #1
 8004d98:	6022      	str	r2, [r4, #0]
 8004d9a:	701e      	strb	r6, [r3, #0]
 8004d9c:	6962      	ldr	r2, [r4, #20]
 8004d9e:	1c43      	adds	r3, r0, #1
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d004      	beq.n	8004dae <__swbuf_r+0x6e>
 8004da4:	89a3      	ldrh	r3, [r4, #12]
 8004da6:	07db      	lsls	r3, r3, #31
 8004da8:	d5e1      	bpl.n	8004d6e <__swbuf_r+0x2e>
 8004daa:	2e0a      	cmp	r6, #10
 8004dac:	d1df      	bne.n	8004d6e <__swbuf_r+0x2e>
 8004dae:	4621      	mov	r1, r4
 8004db0:	4628      	mov	r0, r5
 8004db2:	f001 fec9 	bl	8006b48 <_fflush_r>
 8004db6:	2800      	cmp	r0, #0
 8004db8:	d0d9      	beq.n	8004d6e <__swbuf_r+0x2e>
 8004dba:	e7d6      	b.n	8004d6a <__swbuf_r+0x2a>

08004dbc <__swsetup_r>:
 8004dbc:	b538      	push	{r3, r4, r5, lr}
 8004dbe:	4b29      	ldr	r3, [pc, #164]	@ (8004e64 <__swsetup_r+0xa8>)
 8004dc0:	4605      	mov	r5, r0
 8004dc2:	6818      	ldr	r0, [r3, #0]
 8004dc4:	460c      	mov	r4, r1
 8004dc6:	b118      	cbz	r0, 8004dd0 <__swsetup_r+0x14>
 8004dc8:	6a03      	ldr	r3, [r0, #32]
 8004dca:	b90b      	cbnz	r3, 8004dd0 <__swsetup_r+0x14>
 8004dcc:	f7ff ff02 	bl	8004bd4 <__sinit>
 8004dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dd4:	0719      	lsls	r1, r3, #28
 8004dd6:	d422      	bmi.n	8004e1e <__swsetup_r+0x62>
 8004dd8:	06da      	lsls	r2, r3, #27
 8004dda:	d407      	bmi.n	8004dec <__swsetup_r+0x30>
 8004ddc:	2209      	movs	r2, #9
 8004dde:	602a      	str	r2, [r5, #0]
 8004de0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004de4:	81a3      	strh	r3, [r4, #12]
 8004de6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004dea:	e033      	b.n	8004e54 <__swsetup_r+0x98>
 8004dec:	0758      	lsls	r0, r3, #29
 8004dee:	d512      	bpl.n	8004e16 <__swsetup_r+0x5a>
 8004df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004df2:	b141      	cbz	r1, 8004e06 <__swsetup_r+0x4a>
 8004df4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004df8:	4299      	cmp	r1, r3
 8004dfa:	d002      	beq.n	8004e02 <__swsetup_r+0x46>
 8004dfc:	4628      	mov	r0, r5
 8004dfe:	f000 ff0b 	bl	8005c18 <_free_r>
 8004e02:	2300      	movs	r3, #0
 8004e04:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e06:	89a3      	ldrh	r3, [r4, #12]
 8004e08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004e0c:	81a3      	strh	r3, [r4, #12]
 8004e0e:	2300      	movs	r3, #0
 8004e10:	6063      	str	r3, [r4, #4]
 8004e12:	6923      	ldr	r3, [r4, #16]
 8004e14:	6023      	str	r3, [r4, #0]
 8004e16:	89a3      	ldrh	r3, [r4, #12]
 8004e18:	f043 0308 	orr.w	r3, r3, #8
 8004e1c:	81a3      	strh	r3, [r4, #12]
 8004e1e:	6923      	ldr	r3, [r4, #16]
 8004e20:	b94b      	cbnz	r3, 8004e36 <__swsetup_r+0x7a>
 8004e22:	89a3      	ldrh	r3, [r4, #12]
 8004e24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e2c:	d003      	beq.n	8004e36 <__swsetup_r+0x7a>
 8004e2e:	4621      	mov	r1, r4
 8004e30:	4628      	mov	r0, r5
 8004e32:	f001 fed7 	bl	8006be4 <__smakebuf_r>
 8004e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e3a:	f013 0201 	ands.w	r2, r3, #1
 8004e3e:	d00a      	beq.n	8004e56 <__swsetup_r+0x9a>
 8004e40:	2200      	movs	r2, #0
 8004e42:	60a2      	str	r2, [r4, #8]
 8004e44:	6962      	ldr	r2, [r4, #20]
 8004e46:	4252      	negs	r2, r2
 8004e48:	61a2      	str	r2, [r4, #24]
 8004e4a:	6922      	ldr	r2, [r4, #16]
 8004e4c:	b942      	cbnz	r2, 8004e60 <__swsetup_r+0xa4>
 8004e4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004e52:	d1c5      	bne.n	8004de0 <__swsetup_r+0x24>
 8004e54:	bd38      	pop	{r3, r4, r5, pc}
 8004e56:	0799      	lsls	r1, r3, #30
 8004e58:	bf58      	it	pl
 8004e5a:	6962      	ldrpl	r2, [r4, #20]
 8004e5c:	60a2      	str	r2, [r4, #8]
 8004e5e:	e7f4      	b.n	8004e4a <__swsetup_r+0x8e>
 8004e60:	2000      	movs	r0, #0
 8004e62:	e7f7      	b.n	8004e54 <__swsetup_r+0x98>
 8004e64:	20000018 	.word	0x20000018

08004e68 <memset>:
 8004e68:	4402      	add	r2, r0
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d100      	bne.n	8004e72 <memset+0xa>
 8004e70:	4770      	bx	lr
 8004e72:	f803 1b01 	strb.w	r1, [r3], #1
 8004e76:	e7f9      	b.n	8004e6c <memset+0x4>

08004e78 <_localeconv_r>:
 8004e78:	4800      	ldr	r0, [pc, #0]	@ (8004e7c <_localeconv_r+0x4>)
 8004e7a:	4770      	bx	lr
 8004e7c:	20000158 	.word	0x20000158

08004e80 <_close_r>:
 8004e80:	b538      	push	{r3, r4, r5, lr}
 8004e82:	4d06      	ldr	r5, [pc, #24]	@ (8004e9c <_close_r+0x1c>)
 8004e84:	2300      	movs	r3, #0
 8004e86:	4604      	mov	r4, r0
 8004e88:	4608      	mov	r0, r1
 8004e8a:	602b      	str	r3, [r5, #0]
 8004e8c:	f7fe fd86 	bl	800399c <_close>
 8004e90:	1c43      	adds	r3, r0, #1
 8004e92:	d102      	bne.n	8004e9a <_close_r+0x1a>
 8004e94:	682b      	ldr	r3, [r5, #0]
 8004e96:	b103      	cbz	r3, 8004e9a <_close_r+0x1a>
 8004e98:	6023      	str	r3, [r4, #0]
 8004e9a:	bd38      	pop	{r3, r4, r5, pc}
 8004e9c:	20000470 	.word	0x20000470

08004ea0 <_lseek_r>:
 8004ea0:	b538      	push	{r3, r4, r5, lr}
 8004ea2:	4d07      	ldr	r5, [pc, #28]	@ (8004ec0 <_lseek_r+0x20>)
 8004ea4:	4604      	mov	r4, r0
 8004ea6:	4608      	mov	r0, r1
 8004ea8:	4611      	mov	r1, r2
 8004eaa:	2200      	movs	r2, #0
 8004eac:	602a      	str	r2, [r5, #0]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	f7fe fd35 	bl	800391e <_lseek>
 8004eb4:	1c43      	adds	r3, r0, #1
 8004eb6:	d102      	bne.n	8004ebe <_lseek_r+0x1e>
 8004eb8:	682b      	ldr	r3, [r5, #0]
 8004eba:	b103      	cbz	r3, 8004ebe <_lseek_r+0x1e>
 8004ebc:	6023      	str	r3, [r4, #0]
 8004ebe:	bd38      	pop	{r3, r4, r5, pc}
 8004ec0:	20000470 	.word	0x20000470

08004ec4 <_read_r>:
 8004ec4:	b538      	push	{r3, r4, r5, lr}
 8004ec6:	4d07      	ldr	r5, [pc, #28]	@ (8004ee4 <_read_r+0x20>)
 8004ec8:	4604      	mov	r4, r0
 8004eca:	4608      	mov	r0, r1
 8004ecc:	4611      	mov	r1, r2
 8004ece:	2200      	movs	r2, #0
 8004ed0:	602a      	str	r2, [r5, #0]
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	f7fe fccd 	bl	8003872 <_read>
 8004ed8:	1c43      	adds	r3, r0, #1
 8004eda:	d102      	bne.n	8004ee2 <_read_r+0x1e>
 8004edc:	682b      	ldr	r3, [r5, #0]
 8004ede:	b103      	cbz	r3, 8004ee2 <_read_r+0x1e>
 8004ee0:	6023      	str	r3, [r4, #0]
 8004ee2:	bd38      	pop	{r3, r4, r5, pc}
 8004ee4:	20000470 	.word	0x20000470

08004ee8 <_write_r>:
 8004ee8:	b538      	push	{r3, r4, r5, lr}
 8004eea:	4d07      	ldr	r5, [pc, #28]	@ (8004f08 <_write_r+0x20>)
 8004eec:	4604      	mov	r4, r0
 8004eee:	4608      	mov	r0, r1
 8004ef0:	4611      	mov	r1, r2
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	602a      	str	r2, [r5, #0]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f7fe fd23 	bl	8003942 <_write>
 8004efc:	1c43      	adds	r3, r0, #1
 8004efe:	d102      	bne.n	8004f06 <_write_r+0x1e>
 8004f00:	682b      	ldr	r3, [r5, #0]
 8004f02:	b103      	cbz	r3, 8004f06 <_write_r+0x1e>
 8004f04:	6023      	str	r3, [r4, #0]
 8004f06:	bd38      	pop	{r3, r4, r5, pc}
 8004f08:	20000470 	.word	0x20000470

08004f0c <__errno>:
 8004f0c:	4b01      	ldr	r3, [pc, #4]	@ (8004f14 <__errno+0x8>)
 8004f0e:	6818      	ldr	r0, [r3, #0]
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	20000018 	.word	0x20000018

08004f18 <__libc_init_array>:
 8004f18:	b570      	push	{r4, r5, r6, lr}
 8004f1a:	4d0d      	ldr	r5, [pc, #52]	@ (8004f50 <__libc_init_array+0x38>)
 8004f1c:	4c0d      	ldr	r4, [pc, #52]	@ (8004f54 <__libc_init_array+0x3c>)
 8004f1e:	1b64      	subs	r4, r4, r5
 8004f20:	10a4      	asrs	r4, r4, #2
 8004f22:	2600      	movs	r6, #0
 8004f24:	42a6      	cmp	r6, r4
 8004f26:	d109      	bne.n	8004f3c <__libc_init_array+0x24>
 8004f28:	4d0b      	ldr	r5, [pc, #44]	@ (8004f58 <__libc_init_array+0x40>)
 8004f2a:	4c0c      	ldr	r4, [pc, #48]	@ (8004f5c <__libc_init_array+0x44>)
 8004f2c:	f001 ffe0 	bl	8006ef0 <_init>
 8004f30:	1b64      	subs	r4, r4, r5
 8004f32:	10a4      	asrs	r4, r4, #2
 8004f34:	2600      	movs	r6, #0
 8004f36:	42a6      	cmp	r6, r4
 8004f38:	d105      	bne.n	8004f46 <__libc_init_array+0x2e>
 8004f3a:	bd70      	pop	{r4, r5, r6, pc}
 8004f3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f40:	4798      	blx	r3
 8004f42:	3601      	adds	r6, #1
 8004f44:	e7ee      	b.n	8004f24 <__libc_init_array+0xc>
 8004f46:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f4a:	4798      	blx	r3
 8004f4c:	3601      	adds	r6, #1
 8004f4e:	e7f2      	b.n	8004f36 <__libc_init_array+0x1e>
 8004f50:	08007314 	.word	0x08007314
 8004f54:	08007314 	.word	0x08007314
 8004f58:	08007314 	.word	0x08007314
 8004f5c:	08007318 	.word	0x08007318

08004f60 <__retarget_lock_init_recursive>:
 8004f60:	4770      	bx	lr

08004f62 <__retarget_lock_acquire_recursive>:
 8004f62:	4770      	bx	lr

08004f64 <__retarget_lock_release_recursive>:
 8004f64:	4770      	bx	lr

08004f66 <quorem>:
 8004f66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6a:	6903      	ldr	r3, [r0, #16]
 8004f6c:	690c      	ldr	r4, [r1, #16]
 8004f6e:	42a3      	cmp	r3, r4
 8004f70:	4607      	mov	r7, r0
 8004f72:	db7e      	blt.n	8005072 <quorem+0x10c>
 8004f74:	3c01      	subs	r4, #1
 8004f76:	f101 0814 	add.w	r8, r1, #20
 8004f7a:	00a3      	lsls	r3, r4, #2
 8004f7c:	f100 0514 	add.w	r5, r0, #20
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f86:	9301      	str	r3, [sp, #4]
 8004f88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f90:	3301      	adds	r3, #1
 8004f92:	429a      	cmp	r2, r3
 8004f94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f98:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f9c:	d32e      	bcc.n	8004ffc <quorem+0x96>
 8004f9e:	f04f 0a00 	mov.w	sl, #0
 8004fa2:	46c4      	mov	ip, r8
 8004fa4:	46ae      	mov	lr, r5
 8004fa6:	46d3      	mov	fp, sl
 8004fa8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004fac:	b298      	uxth	r0, r3
 8004fae:	fb06 a000 	mla	r0, r6, r0, sl
 8004fb2:	0c02      	lsrs	r2, r0, #16
 8004fb4:	0c1b      	lsrs	r3, r3, #16
 8004fb6:	fb06 2303 	mla	r3, r6, r3, r2
 8004fba:	f8de 2000 	ldr.w	r2, [lr]
 8004fbe:	b280      	uxth	r0, r0
 8004fc0:	b292      	uxth	r2, r2
 8004fc2:	1a12      	subs	r2, r2, r0
 8004fc4:	445a      	add	r2, fp
 8004fc6:	f8de 0000 	ldr.w	r0, [lr]
 8004fca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004fd4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004fd8:	b292      	uxth	r2, r2
 8004fda:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004fde:	45e1      	cmp	r9, ip
 8004fe0:	f84e 2b04 	str.w	r2, [lr], #4
 8004fe4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004fe8:	d2de      	bcs.n	8004fa8 <quorem+0x42>
 8004fea:	9b00      	ldr	r3, [sp, #0]
 8004fec:	58eb      	ldr	r3, [r5, r3]
 8004fee:	b92b      	cbnz	r3, 8004ffc <quorem+0x96>
 8004ff0:	9b01      	ldr	r3, [sp, #4]
 8004ff2:	3b04      	subs	r3, #4
 8004ff4:	429d      	cmp	r5, r3
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	d32f      	bcc.n	800505a <quorem+0xf4>
 8004ffa:	613c      	str	r4, [r7, #16]
 8004ffc:	4638      	mov	r0, r7
 8004ffe:	f001 f97d 	bl	80062fc <__mcmp>
 8005002:	2800      	cmp	r0, #0
 8005004:	db25      	blt.n	8005052 <quorem+0xec>
 8005006:	4629      	mov	r1, r5
 8005008:	2000      	movs	r0, #0
 800500a:	f858 2b04 	ldr.w	r2, [r8], #4
 800500e:	f8d1 c000 	ldr.w	ip, [r1]
 8005012:	fa1f fe82 	uxth.w	lr, r2
 8005016:	fa1f f38c 	uxth.w	r3, ip
 800501a:	eba3 030e 	sub.w	r3, r3, lr
 800501e:	4403      	add	r3, r0
 8005020:	0c12      	lsrs	r2, r2, #16
 8005022:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005026:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800502a:	b29b      	uxth	r3, r3
 800502c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005030:	45c1      	cmp	r9, r8
 8005032:	f841 3b04 	str.w	r3, [r1], #4
 8005036:	ea4f 4022 	mov.w	r0, r2, asr #16
 800503a:	d2e6      	bcs.n	800500a <quorem+0xa4>
 800503c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005040:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005044:	b922      	cbnz	r2, 8005050 <quorem+0xea>
 8005046:	3b04      	subs	r3, #4
 8005048:	429d      	cmp	r5, r3
 800504a:	461a      	mov	r2, r3
 800504c:	d30b      	bcc.n	8005066 <quorem+0x100>
 800504e:	613c      	str	r4, [r7, #16]
 8005050:	3601      	adds	r6, #1
 8005052:	4630      	mov	r0, r6
 8005054:	b003      	add	sp, #12
 8005056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505a:	6812      	ldr	r2, [r2, #0]
 800505c:	3b04      	subs	r3, #4
 800505e:	2a00      	cmp	r2, #0
 8005060:	d1cb      	bne.n	8004ffa <quorem+0x94>
 8005062:	3c01      	subs	r4, #1
 8005064:	e7c6      	b.n	8004ff4 <quorem+0x8e>
 8005066:	6812      	ldr	r2, [r2, #0]
 8005068:	3b04      	subs	r3, #4
 800506a:	2a00      	cmp	r2, #0
 800506c:	d1ef      	bne.n	800504e <quorem+0xe8>
 800506e:	3c01      	subs	r4, #1
 8005070:	e7ea      	b.n	8005048 <quorem+0xe2>
 8005072:	2000      	movs	r0, #0
 8005074:	e7ee      	b.n	8005054 <quorem+0xee>
	...

08005078 <_dtoa_r>:
 8005078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800507c:	69c7      	ldr	r7, [r0, #28]
 800507e:	b097      	sub	sp, #92	@ 0x5c
 8005080:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005084:	ec55 4b10 	vmov	r4, r5, d0
 8005088:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800508a:	9107      	str	r1, [sp, #28]
 800508c:	4681      	mov	r9, r0
 800508e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005090:	9311      	str	r3, [sp, #68]	@ 0x44
 8005092:	b97f      	cbnz	r7, 80050b4 <_dtoa_r+0x3c>
 8005094:	2010      	movs	r0, #16
 8005096:	f000 fe09 	bl	8005cac <malloc>
 800509a:	4602      	mov	r2, r0
 800509c:	f8c9 001c 	str.w	r0, [r9, #28]
 80050a0:	b920      	cbnz	r0, 80050ac <_dtoa_r+0x34>
 80050a2:	4ba9      	ldr	r3, [pc, #676]	@ (8005348 <_dtoa_r+0x2d0>)
 80050a4:	21ef      	movs	r1, #239	@ 0xef
 80050a6:	48a9      	ldr	r0, [pc, #676]	@ (800534c <_dtoa_r+0x2d4>)
 80050a8:	f001 fe32 	bl	8006d10 <__assert_func>
 80050ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80050b0:	6007      	str	r7, [r0, #0]
 80050b2:	60c7      	str	r7, [r0, #12]
 80050b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050b8:	6819      	ldr	r1, [r3, #0]
 80050ba:	b159      	cbz	r1, 80050d4 <_dtoa_r+0x5c>
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	604a      	str	r2, [r1, #4]
 80050c0:	2301      	movs	r3, #1
 80050c2:	4093      	lsls	r3, r2
 80050c4:	608b      	str	r3, [r1, #8]
 80050c6:	4648      	mov	r0, r9
 80050c8:	f000 fee6 	bl	8005e98 <_Bfree>
 80050cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	1e2b      	subs	r3, r5, #0
 80050d6:	bfb9      	ittee	lt
 80050d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80050dc:	9305      	strlt	r3, [sp, #20]
 80050de:	2300      	movge	r3, #0
 80050e0:	6033      	strge	r3, [r6, #0]
 80050e2:	9f05      	ldr	r7, [sp, #20]
 80050e4:	4b9a      	ldr	r3, [pc, #616]	@ (8005350 <_dtoa_r+0x2d8>)
 80050e6:	bfbc      	itt	lt
 80050e8:	2201      	movlt	r2, #1
 80050ea:	6032      	strlt	r2, [r6, #0]
 80050ec:	43bb      	bics	r3, r7
 80050ee:	d112      	bne.n	8005116 <_dtoa_r+0x9e>
 80050f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80050f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80050f6:	6013      	str	r3, [r2, #0]
 80050f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80050fc:	4323      	orrs	r3, r4
 80050fe:	f000 855a 	beq.w	8005bb6 <_dtoa_r+0xb3e>
 8005102:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005104:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005364 <_dtoa_r+0x2ec>
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 855c 	beq.w	8005bc6 <_dtoa_r+0xb4e>
 800510e:	f10a 0303 	add.w	r3, sl, #3
 8005112:	f000 bd56 	b.w	8005bc2 <_dtoa_r+0xb4a>
 8005116:	ed9d 7b04 	vldr	d7, [sp, #16]
 800511a:	2200      	movs	r2, #0
 800511c:	ec51 0b17 	vmov	r0, r1, d7
 8005120:	2300      	movs	r3, #0
 8005122:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005126:	f7fb fcd7 	bl	8000ad8 <__aeabi_dcmpeq>
 800512a:	4680      	mov	r8, r0
 800512c:	b158      	cbz	r0, 8005146 <_dtoa_r+0xce>
 800512e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005130:	2301      	movs	r3, #1
 8005132:	6013      	str	r3, [r2, #0]
 8005134:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005136:	b113      	cbz	r3, 800513e <_dtoa_r+0xc6>
 8005138:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800513a:	4b86      	ldr	r3, [pc, #536]	@ (8005354 <_dtoa_r+0x2dc>)
 800513c:	6013      	str	r3, [r2, #0]
 800513e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005368 <_dtoa_r+0x2f0>
 8005142:	f000 bd40 	b.w	8005bc6 <_dtoa_r+0xb4e>
 8005146:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800514a:	aa14      	add	r2, sp, #80	@ 0x50
 800514c:	a915      	add	r1, sp, #84	@ 0x54
 800514e:	4648      	mov	r0, r9
 8005150:	f001 f984 	bl	800645c <__d2b>
 8005154:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005158:	9002      	str	r0, [sp, #8]
 800515a:	2e00      	cmp	r6, #0
 800515c:	d078      	beq.n	8005250 <_dtoa_r+0x1d8>
 800515e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005160:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005168:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800516c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005170:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005174:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005178:	4619      	mov	r1, r3
 800517a:	2200      	movs	r2, #0
 800517c:	4b76      	ldr	r3, [pc, #472]	@ (8005358 <_dtoa_r+0x2e0>)
 800517e:	f7fb f88b 	bl	8000298 <__aeabi_dsub>
 8005182:	a36b      	add	r3, pc, #428	@ (adr r3, 8005330 <_dtoa_r+0x2b8>)
 8005184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005188:	f7fb fa3e 	bl	8000608 <__aeabi_dmul>
 800518c:	a36a      	add	r3, pc, #424	@ (adr r3, 8005338 <_dtoa_r+0x2c0>)
 800518e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005192:	f7fb f883 	bl	800029c <__adddf3>
 8005196:	4604      	mov	r4, r0
 8005198:	4630      	mov	r0, r6
 800519a:	460d      	mov	r5, r1
 800519c:	f7fb f9ca 	bl	8000534 <__aeabi_i2d>
 80051a0:	a367      	add	r3, pc, #412	@ (adr r3, 8005340 <_dtoa_r+0x2c8>)
 80051a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a6:	f7fb fa2f 	bl	8000608 <__aeabi_dmul>
 80051aa:	4602      	mov	r2, r0
 80051ac:	460b      	mov	r3, r1
 80051ae:	4620      	mov	r0, r4
 80051b0:	4629      	mov	r1, r5
 80051b2:	f7fb f873 	bl	800029c <__adddf3>
 80051b6:	4604      	mov	r4, r0
 80051b8:	460d      	mov	r5, r1
 80051ba:	f7fb fcd5 	bl	8000b68 <__aeabi_d2iz>
 80051be:	2200      	movs	r2, #0
 80051c0:	4607      	mov	r7, r0
 80051c2:	2300      	movs	r3, #0
 80051c4:	4620      	mov	r0, r4
 80051c6:	4629      	mov	r1, r5
 80051c8:	f7fb fc90 	bl	8000aec <__aeabi_dcmplt>
 80051cc:	b140      	cbz	r0, 80051e0 <_dtoa_r+0x168>
 80051ce:	4638      	mov	r0, r7
 80051d0:	f7fb f9b0 	bl	8000534 <__aeabi_i2d>
 80051d4:	4622      	mov	r2, r4
 80051d6:	462b      	mov	r3, r5
 80051d8:	f7fb fc7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80051dc:	b900      	cbnz	r0, 80051e0 <_dtoa_r+0x168>
 80051de:	3f01      	subs	r7, #1
 80051e0:	2f16      	cmp	r7, #22
 80051e2:	d852      	bhi.n	800528a <_dtoa_r+0x212>
 80051e4:	4b5d      	ldr	r3, [pc, #372]	@ (800535c <_dtoa_r+0x2e4>)
 80051e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80051ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051f2:	f7fb fc7b 	bl	8000aec <__aeabi_dcmplt>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	d049      	beq.n	800528e <_dtoa_r+0x216>
 80051fa:	3f01      	subs	r7, #1
 80051fc:	2300      	movs	r3, #0
 80051fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8005200:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005202:	1b9b      	subs	r3, r3, r6
 8005204:	1e5a      	subs	r2, r3, #1
 8005206:	bf45      	ittet	mi
 8005208:	f1c3 0301 	rsbmi	r3, r3, #1
 800520c:	9300      	strmi	r3, [sp, #0]
 800520e:	2300      	movpl	r3, #0
 8005210:	2300      	movmi	r3, #0
 8005212:	9206      	str	r2, [sp, #24]
 8005214:	bf54      	ite	pl
 8005216:	9300      	strpl	r3, [sp, #0]
 8005218:	9306      	strmi	r3, [sp, #24]
 800521a:	2f00      	cmp	r7, #0
 800521c:	db39      	blt.n	8005292 <_dtoa_r+0x21a>
 800521e:	9b06      	ldr	r3, [sp, #24]
 8005220:	970d      	str	r7, [sp, #52]	@ 0x34
 8005222:	443b      	add	r3, r7
 8005224:	9306      	str	r3, [sp, #24]
 8005226:	2300      	movs	r3, #0
 8005228:	9308      	str	r3, [sp, #32]
 800522a:	9b07      	ldr	r3, [sp, #28]
 800522c:	2b09      	cmp	r3, #9
 800522e:	d863      	bhi.n	80052f8 <_dtoa_r+0x280>
 8005230:	2b05      	cmp	r3, #5
 8005232:	bfc4      	itt	gt
 8005234:	3b04      	subgt	r3, #4
 8005236:	9307      	strgt	r3, [sp, #28]
 8005238:	9b07      	ldr	r3, [sp, #28]
 800523a:	f1a3 0302 	sub.w	r3, r3, #2
 800523e:	bfcc      	ite	gt
 8005240:	2400      	movgt	r4, #0
 8005242:	2401      	movle	r4, #1
 8005244:	2b03      	cmp	r3, #3
 8005246:	d863      	bhi.n	8005310 <_dtoa_r+0x298>
 8005248:	e8df f003 	tbb	[pc, r3]
 800524c:	2b375452 	.word	0x2b375452
 8005250:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005254:	441e      	add	r6, r3
 8005256:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800525a:	2b20      	cmp	r3, #32
 800525c:	bfc1      	itttt	gt
 800525e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005262:	409f      	lslgt	r7, r3
 8005264:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005268:	fa24 f303 	lsrgt.w	r3, r4, r3
 800526c:	bfd6      	itet	le
 800526e:	f1c3 0320 	rsble	r3, r3, #32
 8005272:	ea47 0003 	orrgt.w	r0, r7, r3
 8005276:	fa04 f003 	lslle.w	r0, r4, r3
 800527a:	f7fb f94b 	bl	8000514 <__aeabi_ui2d>
 800527e:	2201      	movs	r2, #1
 8005280:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005284:	3e01      	subs	r6, #1
 8005286:	9212      	str	r2, [sp, #72]	@ 0x48
 8005288:	e776      	b.n	8005178 <_dtoa_r+0x100>
 800528a:	2301      	movs	r3, #1
 800528c:	e7b7      	b.n	80051fe <_dtoa_r+0x186>
 800528e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005290:	e7b6      	b.n	8005200 <_dtoa_r+0x188>
 8005292:	9b00      	ldr	r3, [sp, #0]
 8005294:	1bdb      	subs	r3, r3, r7
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	427b      	negs	r3, r7
 800529a:	9308      	str	r3, [sp, #32]
 800529c:	2300      	movs	r3, #0
 800529e:	930d      	str	r3, [sp, #52]	@ 0x34
 80052a0:	e7c3      	b.n	800522a <_dtoa_r+0x1b2>
 80052a2:	2301      	movs	r3, #1
 80052a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80052a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052a8:	eb07 0b03 	add.w	fp, r7, r3
 80052ac:	f10b 0301 	add.w	r3, fp, #1
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	9303      	str	r3, [sp, #12]
 80052b4:	bfb8      	it	lt
 80052b6:	2301      	movlt	r3, #1
 80052b8:	e006      	b.n	80052c8 <_dtoa_r+0x250>
 80052ba:	2301      	movs	r3, #1
 80052bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80052be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	dd28      	ble.n	8005316 <_dtoa_r+0x29e>
 80052c4:	469b      	mov	fp, r3
 80052c6:	9303      	str	r3, [sp, #12]
 80052c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80052cc:	2100      	movs	r1, #0
 80052ce:	2204      	movs	r2, #4
 80052d0:	f102 0514 	add.w	r5, r2, #20
 80052d4:	429d      	cmp	r5, r3
 80052d6:	d926      	bls.n	8005326 <_dtoa_r+0x2ae>
 80052d8:	6041      	str	r1, [r0, #4]
 80052da:	4648      	mov	r0, r9
 80052dc:	f000 fd9c 	bl	8005e18 <_Balloc>
 80052e0:	4682      	mov	sl, r0
 80052e2:	2800      	cmp	r0, #0
 80052e4:	d142      	bne.n	800536c <_dtoa_r+0x2f4>
 80052e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005360 <_dtoa_r+0x2e8>)
 80052e8:	4602      	mov	r2, r0
 80052ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80052ee:	e6da      	b.n	80050a6 <_dtoa_r+0x2e>
 80052f0:	2300      	movs	r3, #0
 80052f2:	e7e3      	b.n	80052bc <_dtoa_r+0x244>
 80052f4:	2300      	movs	r3, #0
 80052f6:	e7d5      	b.n	80052a4 <_dtoa_r+0x22c>
 80052f8:	2401      	movs	r4, #1
 80052fa:	2300      	movs	r3, #0
 80052fc:	9307      	str	r3, [sp, #28]
 80052fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8005300:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005304:	2200      	movs	r2, #0
 8005306:	f8cd b00c 	str.w	fp, [sp, #12]
 800530a:	2312      	movs	r3, #18
 800530c:	920c      	str	r2, [sp, #48]	@ 0x30
 800530e:	e7db      	b.n	80052c8 <_dtoa_r+0x250>
 8005310:	2301      	movs	r3, #1
 8005312:	9309      	str	r3, [sp, #36]	@ 0x24
 8005314:	e7f4      	b.n	8005300 <_dtoa_r+0x288>
 8005316:	f04f 0b01 	mov.w	fp, #1
 800531a:	f8cd b00c 	str.w	fp, [sp, #12]
 800531e:	465b      	mov	r3, fp
 8005320:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005324:	e7d0      	b.n	80052c8 <_dtoa_r+0x250>
 8005326:	3101      	adds	r1, #1
 8005328:	0052      	lsls	r2, r2, #1
 800532a:	e7d1      	b.n	80052d0 <_dtoa_r+0x258>
 800532c:	f3af 8000 	nop.w
 8005330:	636f4361 	.word	0x636f4361
 8005334:	3fd287a7 	.word	0x3fd287a7
 8005338:	8b60c8b3 	.word	0x8b60c8b3
 800533c:	3fc68a28 	.word	0x3fc68a28
 8005340:	509f79fb 	.word	0x509f79fb
 8005344:	3fd34413 	.word	0x3fd34413
 8005348:	08006fd9 	.word	0x08006fd9
 800534c:	08006ff0 	.word	0x08006ff0
 8005350:	7ff00000 	.word	0x7ff00000
 8005354:	08006fa9 	.word	0x08006fa9
 8005358:	3ff80000 	.word	0x3ff80000
 800535c:	08007140 	.word	0x08007140
 8005360:	08007048 	.word	0x08007048
 8005364:	08006fd5 	.word	0x08006fd5
 8005368:	08006fa8 	.word	0x08006fa8
 800536c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005370:	6018      	str	r0, [r3, #0]
 8005372:	9b03      	ldr	r3, [sp, #12]
 8005374:	2b0e      	cmp	r3, #14
 8005376:	f200 80a1 	bhi.w	80054bc <_dtoa_r+0x444>
 800537a:	2c00      	cmp	r4, #0
 800537c:	f000 809e 	beq.w	80054bc <_dtoa_r+0x444>
 8005380:	2f00      	cmp	r7, #0
 8005382:	dd33      	ble.n	80053ec <_dtoa_r+0x374>
 8005384:	4b9c      	ldr	r3, [pc, #624]	@ (80055f8 <_dtoa_r+0x580>)
 8005386:	f007 020f 	and.w	r2, r7, #15
 800538a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800538e:	ed93 7b00 	vldr	d7, [r3]
 8005392:	05f8      	lsls	r0, r7, #23
 8005394:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005398:	ea4f 1427 	mov.w	r4, r7, asr #4
 800539c:	d516      	bpl.n	80053cc <_dtoa_r+0x354>
 800539e:	4b97      	ldr	r3, [pc, #604]	@ (80055fc <_dtoa_r+0x584>)
 80053a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80053a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80053a8:	f7fb fa58 	bl	800085c <__aeabi_ddiv>
 80053ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053b0:	f004 040f 	and.w	r4, r4, #15
 80053b4:	2603      	movs	r6, #3
 80053b6:	4d91      	ldr	r5, [pc, #580]	@ (80055fc <_dtoa_r+0x584>)
 80053b8:	b954      	cbnz	r4, 80053d0 <_dtoa_r+0x358>
 80053ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80053be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053c2:	f7fb fa4b 	bl	800085c <__aeabi_ddiv>
 80053c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053ca:	e028      	b.n	800541e <_dtoa_r+0x3a6>
 80053cc:	2602      	movs	r6, #2
 80053ce:	e7f2      	b.n	80053b6 <_dtoa_r+0x33e>
 80053d0:	07e1      	lsls	r1, r4, #31
 80053d2:	d508      	bpl.n	80053e6 <_dtoa_r+0x36e>
 80053d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80053d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80053dc:	f7fb f914 	bl	8000608 <__aeabi_dmul>
 80053e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80053e4:	3601      	adds	r6, #1
 80053e6:	1064      	asrs	r4, r4, #1
 80053e8:	3508      	adds	r5, #8
 80053ea:	e7e5      	b.n	80053b8 <_dtoa_r+0x340>
 80053ec:	f000 80af 	beq.w	800554e <_dtoa_r+0x4d6>
 80053f0:	427c      	negs	r4, r7
 80053f2:	4b81      	ldr	r3, [pc, #516]	@ (80055f8 <_dtoa_r+0x580>)
 80053f4:	4d81      	ldr	r5, [pc, #516]	@ (80055fc <_dtoa_r+0x584>)
 80053f6:	f004 020f 	and.w	r2, r4, #15
 80053fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005402:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005406:	f7fb f8ff 	bl	8000608 <__aeabi_dmul>
 800540a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800540e:	1124      	asrs	r4, r4, #4
 8005410:	2300      	movs	r3, #0
 8005412:	2602      	movs	r6, #2
 8005414:	2c00      	cmp	r4, #0
 8005416:	f040 808f 	bne.w	8005538 <_dtoa_r+0x4c0>
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1d3      	bne.n	80053c6 <_dtoa_r+0x34e>
 800541e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005420:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 8094 	beq.w	8005552 <_dtoa_r+0x4da>
 800542a:	4b75      	ldr	r3, [pc, #468]	@ (8005600 <_dtoa_r+0x588>)
 800542c:	2200      	movs	r2, #0
 800542e:	4620      	mov	r0, r4
 8005430:	4629      	mov	r1, r5
 8005432:	f7fb fb5b 	bl	8000aec <__aeabi_dcmplt>
 8005436:	2800      	cmp	r0, #0
 8005438:	f000 808b 	beq.w	8005552 <_dtoa_r+0x4da>
 800543c:	9b03      	ldr	r3, [sp, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8087 	beq.w	8005552 <_dtoa_r+0x4da>
 8005444:	f1bb 0f00 	cmp.w	fp, #0
 8005448:	dd34      	ble.n	80054b4 <_dtoa_r+0x43c>
 800544a:	4620      	mov	r0, r4
 800544c:	4b6d      	ldr	r3, [pc, #436]	@ (8005604 <_dtoa_r+0x58c>)
 800544e:	2200      	movs	r2, #0
 8005450:	4629      	mov	r1, r5
 8005452:	f7fb f8d9 	bl	8000608 <__aeabi_dmul>
 8005456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800545a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800545e:	3601      	adds	r6, #1
 8005460:	465c      	mov	r4, fp
 8005462:	4630      	mov	r0, r6
 8005464:	f7fb f866 	bl	8000534 <__aeabi_i2d>
 8005468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800546c:	f7fb f8cc 	bl	8000608 <__aeabi_dmul>
 8005470:	4b65      	ldr	r3, [pc, #404]	@ (8005608 <_dtoa_r+0x590>)
 8005472:	2200      	movs	r2, #0
 8005474:	f7fa ff12 	bl	800029c <__adddf3>
 8005478:	4605      	mov	r5, r0
 800547a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800547e:	2c00      	cmp	r4, #0
 8005480:	d16a      	bne.n	8005558 <_dtoa_r+0x4e0>
 8005482:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005486:	4b61      	ldr	r3, [pc, #388]	@ (800560c <_dtoa_r+0x594>)
 8005488:	2200      	movs	r2, #0
 800548a:	f7fa ff05 	bl	8000298 <__aeabi_dsub>
 800548e:	4602      	mov	r2, r0
 8005490:	460b      	mov	r3, r1
 8005492:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005496:	462a      	mov	r2, r5
 8005498:	4633      	mov	r3, r6
 800549a:	f7fb fb45 	bl	8000b28 <__aeabi_dcmpgt>
 800549e:	2800      	cmp	r0, #0
 80054a0:	f040 8298 	bne.w	80059d4 <_dtoa_r+0x95c>
 80054a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054a8:	462a      	mov	r2, r5
 80054aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80054ae:	f7fb fb1d 	bl	8000aec <__aeabi_dcmplt>
 80054b2:	bb38      	cbnz	r0, 8005504 <_dtoa_r+0x48c>
 80054b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80054b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80054bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f2c0 8157 	blt.w	8005772 <_dtoa_r+0x6fa>
 80054c4:	2f0e      	cmp	r7, #14
 80054c6:	f300 8154 	bgt.w	8005772 <_dtoa_r+0x6fa>
 80054ca:	4b4b      	ldr	r3, [pc, #300]	@ (80055f8 <_dtoa_r+0x580>)
 80054cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054d0:	ed93 7b00 	vldr	d7, [r3]
 80054d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	ed8d 7b00 	vstr	d7, [sp]
 80054dc:	f280 80e5 	bge.w	80056aa <_dtoa_r+0x632>
 80054e0:	9b03      	ldr	r3, [sp, #12]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f300 80e1 	bgt.w	80056aa <_dtoa_r+0x632>
 80054e8:	d10c      	bne.n	8005504 <_dtoa_r+0x48c>
 80054ea:	4b48      	ldr	r3, [pc, #288]	@ (800560c <_dtoa_r+0x594>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	ec51 0b17 	vmov	r0, r1, d7
 80054f2:	f7fb f889 	bl	8000608 <__aeabi_dmul>
 80054f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054fa:	f7fb fb0b 	bl	8000b14 <__aeabi_dcmpge>
 80054fe:	2800      	cmp	r0, #0
 8005500:	f000 8266 	beq.w	80059d0 <_dtoa_r+0x958>
 8005504:	2400      	movs	r4, #0
 8005506:	4625      	mov	r5, r4
 8005508:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800550a:	4656      	mov	r6, sl
 800550c:	ea6f 0803 	mvn.w	r8, r3
 8005510:	2700      	movs	r7, #0
 8005512:	4621      	mov	r1, r4
 8005514:	4648      	mov	r0, r9
 8005516:	f000 fcbf 	bl	8005e98 <_Bfree>
 800551a:	2d00      	cmp	r5, #0
 800551c:	f000 80bd 	beq.w	800569a <_dtoa_r+0x622>
 8005520:	b12f      	cbz	r7, 800552e <_dtoa_r+0x4b6>
 8005522:	42af      	cmp	r7, r5
 8005524:	d003      	beq.n	800552e <_dtoa_r+0x4b6>
 8005526:	4639      	mov	r1, r7
 8005528:	4648      	mov	r0, r9
 800552a:	f000 fcb5 	bl	8005e98 <_Bfree>
 800552e:	4629      	mov	r1, r5
 8005530:	4648      	mov	r0, r9
 8005532:	f000 fcb1 	bl	8005e98 <_Bfree>
 8005536:	e0b0      	b.n	800569a <_dtoa_r+0x622>
 8005538:	07e2      	lsls	r2, r4, #31
 800553a:	d505      	bpl.n	8005548 <_dtoa_r+0x4d0>
 800553c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005540:	f7fb f862 	bl	8000608 <__aeabi_dmul>
 8005544:	3601      	adds	r6, #1
 8005546:	2301      	movs	r3, #1
 8005548:	1064      	asrs	r4, r4, #1
 800554a:	3508      	adds	r5, #8
 800554c:	e762      	b.n	8005414 <_dtoa_r+0x39c>
 800554e:	2602      	movs	r6, #2
 8005550:	e765      	b.n	800541e <_dtoa_r+0x3a6>
 8005552:	9c03      	ldr	r4, [sp, #12]
 8005554:	46b8      	mov	r8, r7
 8005556:	e784      	b.n	8005462 <_dtoa_r+0x3ea>
 8005558:	4b27      	ldr	r3, [pc, #156]	@ (80055f8 <_dtoa_r+0x580>)
 800555a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800555c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005560:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005564:	4454      	add	r4, sl
 8005566:	2900      	cmp	r1, #0
 8005568:	d054      	beq.n	8005614 <_dtoa_r+0x59c>
 800556a:	4929      	ldr	r1, [pc, #164]	@ (8005610 <_dtoa_r+0x598>)
 800556c:	2000      	movs	r0, #0
 800556e:	f7fb f975 	bl	800085c <__aeabi_ddiv>
 8005572:	4633      	mov	r3, r6
 8005574:	462a      	mov	r2, r5
 8005576:	f7fa fe8f 	bl	8000298 <__aeabi_dsub>
 800557a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800557e:	4656      	mov	r6, sl
 8005580:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005584:	f7fb faf0 	bl	8000b68 <__aeabi_d2iz>
 8005588:	4605      	mov	r5, r0
 800558a:	f7fa ffd3 	bl	8000534 <__aeabi_i2d>
 800558e:	4602      	mov	r2, r0
 8005590:	460b      	mov	r3, r1
 8005592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005596:	f7fa fe7f 	bl	8000298 <__aeabi_dsub>
 800559a:	3530      	adds	r5, #48	@ 0x30
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80055a4:	f806 5b01 	strb.w	r5, [r6], #1
 80055a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80055ac:	f7fb fa9e 	bl	8000aec <__aeabi_dcmplt>
 80055b0:	2800      	cmp	r0, #0
 80055b2:	d172      	bne.n	800569a <_dtoa_r+0x622>
 80055b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055b8:	4911      	ldr	r1, [pc, #68]	@ (8005600 <_dtoa_r+0x588>)
 80055ba:	2000      	movs	r0, #0
 80055bc:	f7fa fe6c 	bl	8000298 <__aeabi_dsub>
 80055c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80055c4:	f7fb fa92 	bl	8000aec <__aeabi_dcmplt>
 80055c8:	2800      	cmp	r0, #0
 80055ca:	f040 80b4 	bne.w	8005736 <_dtoa_r+0x6be>
 80055ce:	42a6      	cmp	r6, r4
 80055d0:	f43f af70 	beq.w	80054b4 <_dtoa_r+0x43c>
 80055d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80055d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005604 <_dtoa_r+0x58c>)
 80055da:	2200      	movs	r2, #0
 80055dc:	f7fb f814 	bl	8000608 <__aeabi_dmul>
 80055e0:	4b08      	ldr	r3, [pc, #32]	@ (8005604 <_dtoa_r+0x58c>)
 80055e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80055e6:	2200      	movs	r2, #0
 80055e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055ec:	f7fb f80c 	bl	8000608 <__aeabi_dmul>
 80055f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055f4:	e7c4      	b.n	8005580 <_dtoa_r+0x508>
 80055f6:	bf00      	nop
 80055f8:	08007140 	.word	0x08007140
 80055fc:	08007118 	.word	0x08007118
 8005600:	3ff00000 	.word	0x3ff00000
 8005604:	40240000 	.word	0x40240000
 8005608:	401c0000 	.word	0x401c0000
 800560c:	40140000 	.word	0x40140000
 8005610:	3fe00000 	.word	0x3fe00000
 8005614:	4631      	mov	r1, r6
 8005616:	4628      	mov	r0, r5
 8005618:	f7fa fff6 	bl	8000608 <__aeabi_dmul>
 800561c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005620:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005622:	4656      	mov	r6, sl
 8005624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005628:	f7fb fa9e 	bl	8000b68 <__aeabi_d2iz>
 800562c:	4605      	mov	r5, r0
 800562e:	f7fa ff81 	bl	8000534 <__aeabi_i2d>
 8005632:	4602      	mov	r2, r0
 8005634:	460b      	mov	r3, r1
 8005636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800563a:	f7fa fe2d 	bl	8000298 <__aeabi_dsub>
 800563e:	3530      	adds	r5, #48	@ 0x30
 8005640:	f806 5b01 	strb.w	r5, [r6], #1
 8005644:	4602      	mov	r2, r0
 8005646:	460b      	mov	r3, r1
 8005648:	42a6      	cmp	r6, r4
 800564a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800564e:	f04f 0200 	mov.w	r2, #0
 8005652:	d124      	bne.n	800569e <_dtoa_r+0x626>
 8005654:	4baf      	ldr	r3, [pc, #700]	@ (8005914 <_dtoa_r+0x89c>)
 8005656:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800565a:	f7fa fe1f 	bl	800029c <__adddf3>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005666:	f7fb fa5f 	bl	8000b28 <__aeabi_dcmpgt>
 800566a:	2800      	cmp	r0, #0
 800566c:	d163      	bne.n	8005736 <_dtoa_r+0x6be>
 800566e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005672:	49a8      	ldr	r1, [pc, #672]	@ (8005914 <_dtoa_r+0x89c>)
 8005674:	2000      	movs	r0, #0
 8005676:	f7fa fe0f 	bl	8000298 <__aeabi_dsub>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005682:	f7fb fa33 	bl	8000aec <__aeabi_dcmplt>
 8005686:	2800      	cmp	r0, #0
 8005688:	f43f af14 	beq.w	80054b4 <_dtoa_r+0x43c>
 800568c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800568e:	1e73      	subs	r3, r6, #1
 8005690:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005692:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005696:	2b30      	cmp	r3, #48	@ 0x30
 8005698:	d0f8      	beq.n	800568c <_dtoa_r+0x614>
 800569a:	4647      	mov	r7, r8
 800569c:	e03b      	b.n	8005716 <_dtoa_r+0x69e>
 800569e:	4b9e      	ldr	r3, [pc, #632]	@ (8005918 <_dtoa_r+0x8a0>)
 80056a0:	f7fa ffb2 	bl	8000608 <__aeabi_dmul>
 80056a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056a8:	e7bc      	b.n	8005624 <_dtoa_r+0x5ac>
 80056aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80056ae:	4656      	mov	r6, sl
 80056b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056b4:	4620      	mov	r0, r4
 80056b6:	4629      	mov	r1, r5
 80056b8:	f7fb f8d0 	bl	800085c <__aeabi_ddiv>
 80056bc:	f7fb fa54 	bl	8000b68 <__aeabi_d2iz>
 80056c0:	4680      	mov	r8, r0
 80056c2:	f7fa ff37 	bl	8000534 <__aeabi_i2d>
 80056c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056ca:	f7fa ff9d 	bl	8000608 <__aeabi_dmul>
 80056ce:	4602      	mov	r2, r0
 80056d0:	460b      	mov	r3, r1
 80056d2:	4620      	mov	r0, r4
 80056d4:	4629      	mov	r1, r5
 80056d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80056da:	f7fa fddd 	bl	8000298 <__aeabi_dsub>
 80056de:	f806 4b01 	strb.w	r4, [r6], #1
 80056e2:	9d03      	ldr	r5, [sp, #12]
 80056e4:	eba6 040a 	sub.w	r4, r6, sl
 80056e8:	42a5      	cmp	r5, r4
 80056ea:	4602      	mov	r2, r0
 80056ec:	460b      	mov	r3, r1
 80056ee:	d133      	bne.n	8005758 <_dtoa_r+0x6e0>
 80056f0:	f7fa fdd4 	bl	800029c <__adddf3>
 80056f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056f8:	4604      	mov	r4, r0
 80056fa:	460d      	mov	r5, r1
 80056fc:	f7fb fa14 	bl	8000b28 <__aeabi_dcmpgt>
 8005700:	b9c0      	cbnz	r0, 8005734 <_dtoa_r+0x6bc>
 8005702:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005706:	4620      	mov	r0, r4
 8005708:	4629      	mov	r1, r5
 800570a:	f7fb f9e5 	bl	8000ad8 <__aeabi_dcmpeq>
 800570e:	b110      	cbz	r0, 8005716 <_dtoa_r+0x69e>
 8005710:	f018 0f01 	tst.w	r8, #1
 8005714:	d10e      	bne.n	8005734 <_dtoa_r+0x6bc>
 8005716:	9902      	ldr	r1, [sp, #8]
 8005718:	4648      	mov	r0, r9
 800571a:	f000 fbbd 	bl	8005e98 <_Bfree>
 800571e:	2300      	movs	r3, #0
 8005720:	7033      	strb	r3, [r6, #0]
 8005722:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005724:	3701      	adds	r7, #1
 8005726:	601f      	str	r7, [r3, #0]
 8005728:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800572a:	2b00      	cmp	r3, #0
 800572c:	f000 824b 	beq.w	8005bc6 <_dtoa_r+0xb4e>
 8005730:	601e      	str	r6, [r3, #0]
 8005732:	e248      	b.n	8005bc6 <_dtoa_r+0xb4e>
 8005734:	46b8      	mov	r8, r7
 8005736:	4633      	mov	r3, r6
 8005738:	461e      	mov	r6, r3
 800573a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800573e:	2a39      	cmp	r2, #57	@ 0x39
 8005740:	d106      	bne.n	8005750 <_dtoa_r+0x6d8>
 8005742:	459a      	cmp	sl, r3
 8005744:	d1f8      	bne.n	8005738 <_dtoa_r+0x6c0>
 8005746:	2230      	movs	r2, #48	@ 0x30
 8005748:	f108 0801 	add.w	r8, r8, #1
 800574c:	f88a 2000 	strb.w	r2, [sl]
 8005750:	781a      	ldrb	r2, [r3, #0]
 8005752:	3201      	adds	r2, #1
 8005754:	701a      	strb	r2, [r3, #0]
 8005756:	e7a0      	b.n	800569a <_dtoa_r+0x622>
 8005758:	4b6f      	ldr	r3, [pc, #444]	@ (8005918 <_dtoa_r+0x8a0>)
 800575a:	2200      	movs	r2, #0
 800575c:	f7fa ff54 	bl	8000608 <__aeabi_dmul>
 8005760:	2200      	movs	r2, #0
 8005762:	2300      	movs	r3, #0
 8005764:	4604      	mov	r4, r0
 8005766:	460d      	mov	r5, r1
 8005768:	f7fb f9b6 	bl	8000ad8 <__aeabi_dcmpeq>
 800576c:	2800      	cmp	r0, #0
 800576e:	d09f      	beq.n	80056b0 <_dtoa_r+0x638>
 8005770:	e7d1      	b.n	8005716 <_dtoa_r+0x69e>
 8005772:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005774:	2a00      	cmp	r2, #0
 8005776:	f000 80ea 	beq.w	800594e <_dtoa_r+0x8d6>
 800577a:	9a07      	ldr	r2, [sp, #28]
 800577c:	2a01      	cmp	r2, #1
 800577e:	f300 80cd 	bgt.w	800591c <_dtoa_r+0x8a4>
 8005782:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005784:	2a00      	cmp	r2, #0
 8005786:	f000 80c1 	beq.w	800590c <_dtoa_r+0x894>
 800578a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800578e:	9c08      	ldr	r4, [sp, #32]
 8005790:	9e00      	ldr	r6, [sp, #0]
 8005792:	9a00      	ldr	r2, [sp, #0]
 8005794:	441a      	add	r2, r3
 8005796:	9200      	str	r2, [sp, #0]
 8005798:	9a06      	ldr	r2, [sp, #24]
 800579a:	2101      	movs	r1, #1
 800579c:	441a      	add	r2, r3
 800579e:	4648      	mov	r0, r9
 80057a0:	9206      	str	r2, [sp, #24]
 80057a2:	f000 fc2d 	bl	8006000 <__i2b>
 80057a6:	4605      	mov	r5, r0
 80057a8:	b166      	cbz	r6, 80057c4 <_dtoa_r+0x74c>
 80057aa:	9b06      	ldr	r3, [sp, #24]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	dd09      	ble.n	80057c4 <_dtoa_r+0x74c>
 80057b0:	42b3      	cmp	r3, r6
 80057b2:	9a00      	ldr	r2, [sp, #0]
 80057b4:	bfa8      	it	ge
 80057b6:	4633      	movge	r3, r6
 80057b8:	1ad2      	subs	r2, r2, r3
 80057ba:	9200      	str	r2, [sp, #0]
 80057bc:	9a06      	ldr	r2, [sp, #24]
 80057be:	1af6      	subs	r6, r6, r3
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	9306      	str	r3, [sp, #24]
 80057c4:	9b08      	ldr	r3, [sp, #32]
 80057c6:	b30b      	cbz	r3, 800580c <_dtoa_r+0x794>
 80057c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f000 80c6 	beq.w	800595c <_dtoa_r+0x8e4>
 80057d0:	2c00      	cmp	r4, #0
 80057d2:	f000 80c0 	beq.w	8005956 <_dtoa_r+0x8de>
 80057d6:	4629      	mov	r1, r5
 80057d8:	4622      	mov	r2, r4
 80057da:	4648      	mov	r0, r9
 80057dc:	f000 fcc8 	bl	8006170 <__pow5mult>
 80057e0:	9a02      	ldr	r2, [sp, #8]
 80057e2:	4601      	mov	r1, r0
 80057e4:	4605      	mov	r5, r0
 80057e6:	4648      	mov	r0, r9
 80057e8:	f000 fc20 	bl	800602c <__multiply>
 80057ec:	9902      	ldr	r1, [sp, #8]
 80057ee:	4680      	mov	r8, r0
 80057f0:	4648      	mov	r0, r9
 80057f2:	f000 fb51 	bl	8005e98 <_Bfree>
 80057f6:	9b08      	ldr	r3, [sp, #32]
 80057f8:	1b1b      	subs	r3, r3, r4
 80057fa:	9308      	str	r3, [sp, #32]
 80057fc:	f000 80b1 	beq.w	8005962 <_dtoa_r+0x8ea>
 8005800:	9a08      	ldr	r2, [sp, #32]
 8005802:	4641      	mov	r1, r8
 8005804:	4648      	mov	r0, r9
 8005806:	f000 fcb3 	bl	8006170 <__pow5mult>
 800580a:	9002      	str	r0, [sp, #8]
 800580c:	2101      	movs	r1, #1
 800580e:	4648      	mov	r0, r9
 8005810:	f000 fbf6 	bl	8006000 <__i2b>
 8005814:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005816:	4604      	mov	r4, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 81d8 	beq.w	8005bce <_dtoa_r+0xb56>
 800581e:	461a      	mov	r2, r3
 8005820:	4601      	mov	r1, r0
 8005822:	4648      	mov	r0, r9
 8005824:	f000 fca4 	bl	8006170 <__pow5mult>
 8005828:	9b07      	ldr	r3, [sp, #28]
 800582a:	2b01      	cmp	r3, #1
 800582c:	4604      	mov	r4, r0
 800582e:	f300 809f 	bgt.w	8005970 <_dtoa_r+0x8f8>
 8005832:	9b04      	ldr	r3, [sp, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	f040 8097 	bne.w	8005968 <_dtoa_r+0x8f0>
 800583a:	9b05      	ldr	r3, [sp, #20]
 800583c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005840:	2b00      	cmp	r3, #0
 8005842:	f040 8093 	bne.w	800596c <_dtoa_r+0x8f4>
 8005846:	9b05      	ldr	r3, [sp, #20]
 8005848:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800584c:	0d1b      	lsrs	r3, r3, #20
 800584e:	051b      	lsls	r3, r3, #20
 8005850:	b133      	cbz	r3, 8005860 <_dtoa_r+0x7e8>
 8005852:	9b00      	ldr	r3, [sp, #0]
 8005854:	3301      	adds	r3, #1
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	9b06      	ldr	r3, [sp, #24]
 800585a:	3301      	adds	r3, #1
 800585c:	9306      	str	r3, [sp, #24]
 800585e:	2301      	movs	r3, #1
 8005860:	9308      	str	r3, [sp, #32]
 8005862:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 81b8 	beq.w	8005bda <_dtoa_r+0xb62>
 800586a:	6923      	ldr	r3, [r4, #16]
 800586c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005870:	6918      	ldr	r0, [r3, #16]
 8005872:	f000 fb79 	bl	8005f68 <__hi0bits>
 8005876:	f1c0 0020 	rsb	r0, r0, #32
 800587a:	9b06      	ldr	r3, [sp, #24]
 800587c:	4418      	add	r0, r3
 800587e:	f010 001f 	ands.w	r0, r0, #31
 8005882:	f000 8082 	beq.w	800598a <_dtoa_r+0x912>
 8005886:	f1c0 0320 	rsb	r3, r0, #32
 800588a:	2b04      	cmp	r3, #4
 800588c:	dd73      	ble.n	8005976 <_dtoa_r+0x8fe>
 800588e:	9b00      	ldr	r3, [sp, #0]
 8005890:	f1c0 001c 	rsb	r0, r0, #28
 8005894:	4403      	add	r3, r0
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	9b06      	ldr	r3, [sp, #24]
 800589a:	4403      	add	r3, r0
 800589c:	4406      	add	r6, r0
 800589e:	9306      	str	r3, [sp, #24]
 80058a0:	9b00      	ldr	r3, [sp, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	dd05      	ble.n	80058b2 <_dtoa_r+0x83a>
 80058a6:	9902      	ldr	r1, [sp, #8]
 80058a8:	461a      	mov	r2, r3
 80058aa:	4648      	mov	r0, r9
 80058ac:	f000 fcba 	bl	8006224 <__lshift>
 80058b0:	9002      	str	r0, [sp, #8]
 80058b2:	9b06      	ldr	r3, [sp, #24]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	dd05      	ble.n	80058c4 <_dtoa_r+0x84c>
 80058b8:	4621      	mov	r1, r4
 80058ba:	461a      	mov	r2, r3
 80058bc:	4648      	mov	r0, r9
 80058be:	f000 fcb1 	bl	8006224 <__lshift>
 80058c2:	4604      	mov	r4, r0
 80058c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d061      	beq.n	800598e <_dtoa_r+0x916>
 80058ca:	9802      	ldr	r0, [sp, #8]
 80058cc:	4621      	mov	r1, r4
 80058ce:	f000 fd15 	bl	80062fc <__mcmp>
 80058d2:	2800      	cmp	r0, #0
 80058d4:	da5b      	bge.n	800598e <_dtoa_r+0x916>
 80058d6:	2300      	movs	r3, #0
 80058d8:	9902      	ldr	r1, [sp, #8]
 80058da:	220a      	movs	r2, #10
 80058dc:	4648      	mov	r0, r9
 80058de:	f000 fafd 	bl	8005edc <__multadd>
 80058e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058e4:	9002      	str	r0, [sp, #8]
 80058e6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 8177 	beq.w	8005bde <_dtoa_r+0xb66>
 80058f0:	4629      	mov	r1, r5
 80058f2:	2300      	movs	r3, #0
 80058f4:	220a      	movs	r2, #10
 80058f6:	4648      	mov	r0, r9
 80058f8:	f000 faf0 	bl	8005edc <__multadd>
 80058fc:	f1bb 0f00 	cmp.w	fp, #0
 8005900:	4605      	mov	r5, r0
 8005902:	dc6f      	bgt.n	80059e4 <_dtoa_r+0x96c>
 8005904:	9b07      	ldr	r3, [sp, #28]
 8005906:	2b02      	cmp	r3, #2
 8005908:	dc49      	bgt.n	800599e <_dtoa_r+0x926>
 800590a:	e06b      	b.n	80059e4 <_dtoa_r+0x96c>
 800590c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800590e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005912:	e73c      	b.n	800578e <_dtoa_r+0x716>
 8005914:	3fe00000 	.word	0x3fe00000
 8005918:	40240000 	.word	0x40240000
 800591c:	9b03      	ldr	r3, [sp, #12]
 800591e:	1e5c      	subs	r4, r3, #1
 8005920:	9b08      	ldr	r3, [sp, #32]
 8005922:	42a3      	cmp	r3, r4
 8005924:	db09      	blt.n	800593a <_dtoa_r+0x8c2>
 8005926:	1b1c      	subs	r4, r3, r4
 8005928:	9b03      	ldr	r3, [sp, #12]
 800592a:	2b00      	cmp	r3, #0
 800592c:	f6bf af30 	bge.w	8005790 <_dtoa_r+0x718>
 8005930:	9b00      	ldr	r3, [sp, #0]
 8005932:	9a03      	ldr	r2, [sp, #12]
 8005934:	1a9e      	subs	r6, r3, r2
 8005936:	2300      	movs	r3, #0
 8005938:	e72b      	b.n	8005792 <_dtoa_r+0x71a>
 800593a:	9b08      	ldr	r3, [sp, #32]
 800593c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800593e:	9408      	str	r4, [sp, #32]
 8005940:	1ae3      	subs	r3, r4, r3
 8005942:	441a      	add	r2, r3
 8005944:	9e00      	ldr	r6, [sp, #0]
 8005946:	9b03      	ldr	r3, [sp, #12]
 8005948:	920d      	str	r2, [sp, #52]	@ 0x34
 800594a:	2400      	movs	r4, #0
 800594c:	e721      	b.n	8005792 <_dtoa_r+0x71a>
 800594e:	9c08      	ldr	r4, [sp, #32]
 8005950:	9e00      	ldr	r6, [sp, #0]
 8005952:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005954:	e728      	b.n	80057a8 <_dtoa_r+0x730>
 8005956:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800595a:	e751      	b.n	8005800 <_dtoa_r+0x788>
 800595c:	9a08      	ldr	r2, [sp, #32]
 800595e:	9902      	ldr	r1, [sp, #8]
 8005960:	e750      	b.n	8005804 <_dtoa_r+0x78c>
 8005962:	f8cd 8008 	str.w	r8, [sp, #8]
 8005966:	e751      	b.n	800580c <_dtoa_r+0x794>
 8005968:	2300      	movs	r3, #0
 800596a:	e779      	b.n	8005860 <_dtoa_r+0x7e8>
 800596c:	9b04      	ldr	r3, [sp, #16]
 800596e:	e777      	b.n	8005860 <_dtoa_r+0x7e8>
 8005970:	2300      	movs	r3, #0
 8005972:	9308      	str	r3, [sp, #32]
 8005974:	e779      	b.n	800586a <_dtoa_r+0x7f2>
 8005976:	d093      	beq.n	80058a0 <_dtoa_r+0x828>
 8005978:	9a00      	ldr	r2, [sp, #0]
 800597a:	331c      	adds	r3, #28
 800597c:	441a      	add	r2, r3
 800597e:	9200      	str	r2, [sp, #0]
 8005980:	9a06      	ldr	r2, [sp, #24]
 8005982:	441a      	add	r2, r3
 8005984:	441e      	add	r6, r3
 8005986:	9206      	str	r2, [sp, #24]
 8005988:	e78a      	b.n	80058a0 <_dtoa_r+0x828>
 800598a:	4603      	mov	r3, r0
 800598c:	e7f4      	b.n	8005978 <_dtoa_r+0x900>
 800598e:	9b03      	ldr	r3, [sp, #12]
 8005990:	2b00      	cmp	r3, #0
 8005992:	46b8      	mov	r8, r7
 8005994:	dc20      	bgt.n	80059d8 <_dtoa_r+0x960>
 8005996:	469b      	mov	fp, r3
 8005998:	9b07      	ldr	r3, [sp, #28]
 800599a:	2b02      	cmp	r3, #2
 800599c:	dd1e      	ble.n	80059dc <_dtoa_r+0x964>
 800599e:	f1bb 0f00 	cmp.w	fp, #0
 80059a2:	f47f adb1 	bne.w	8005508 <_dtoa_r+0x490>
 80059a6:	4621      	mov	r1, r4
 80059a8:	465b      	mov	r3, fp
 80059aa:	2205      	movs	r2, #5
 80059ac:	4648      	mov	r0, r9
 80059ae:	f000 fa95 	bl	8005edc <__multadd>
 80059b2:	4601      	mov	r1, r0
 80059b4:	4604      	mov	r4, r0
 80059b6:	9802      	ldr	r0, [sp, #8]
 80059b8:	f000 fca0 	bl	80062fc <__mcmp>
 80059bc:	2800      	cmp	r0, #0
 80059be:	f77f ada3 	ble.w	8005508 <_dtoa_r+0x490>
 80059c2:	4656      	mov	r6, sl
 80059c4:	2331      	movs	r3, #49	@ 0x31
 80059c6:	f806 3b01 	strb.w	r3, [r6], #1
 80059ca:	f108 0801 	add.w	r8, r8, #1
 80059ce:	e59f      	b.n	8005510 <_dtoa_r+0x498>
 80059d0:	9c03      	ldr	r4, [sp, #12]
 80059d2:	46b8      	mov	r8, r7
 80059d4:	4625      	mov	r5, r4
 80059d6:	e7f4      	b.n	80059c2 <_dtoa_r+0x94a>
 80059d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80059dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 8101 	beq.w	8005be6 <_dtoa_r+0xb6e>
 80059e4:	2e00      	cmp	r6, #0
 80059e6:	dd05      	ble.n	80059f4 <_dtoa_r+0x97c>
 80059e8:	4629      	mov	r1, r5
 80059ea:	4632      	mov	r2, r6
 80059ec:	4648      	mov	r0, r9
 80059ee:	f000 fc19 	bl	8006224 <__lshift>
 80059f2:	4605      	mov	r5, r0
 80059f4:	9b08      	ldr	r3, [sp, #32]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d05c      	beq.n	8005ab4 <_dtoa_r+0xa3c>
 80059fa:	6869      	ldr	r1, [r5, #4]
 80059fc:	4648      	mov	r0, r9
 80059fe:	f000 fa0b 	bl	8005e18 <_Balloc>
 8005a02:	4606      	mov	r6, r0
 8005a04:	b928      	cbnz	r0, 8005a12 <_dtoa_r+0x99a>
 8005a06:	4b82      	ldr	r3, [pc, #520]	@ (8005c10 <_dtoa_r+0xb98>)
 8005a08:	4602      	mov	r2, r0
 8005a0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005a0e:	f7ff bb4a 	b.w	80050a6 <_dtoa_r+0x2e>
 8005a12:	692a      	ldr	r2, [r5, #16]
 8005a14:	3202      	adds	r2, #2
 8005a16:	0092      	lsls	r2, r2, #2
 8005a18:	f105 010c 	add.w	r1, r5, #12
 8005a1c:	300c      	adds	r0, #12
 8005a1e:	f001 f969 	bl	8006cf4 <memcpy>
 8005a22:	2201      	movs	r2, #1
 8005a24:	4631      	mov	r1, r6
 8005a26:	4648      	mov	r0, r9
 8005a28:	f000 fbfc 	bl	8006224 <__lshift>
 8005a2c:	f10a 0301 	add.w	r3, sl, #1
 8005a30:	9300      	str	r3, [sp, #0]
 8005a32:	eb0a 030b 	add.w	r3, sl, fp
 8005a36:	9308      	str	r3, [sp, #32]
 8005a38:	9b04      	ldr	r3, [sp, #16]
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	462f      	mov	r7, r5
 8005a40:	9306      	str	r3, [sp, #24]
 8005a42:	4605      	mov	r5, r0
 8005a44:	9b00      	ldr	r3, [sp, #0]
 8005a46:	9802      	ldr	r0, [sp, #8]
 8005a48:	4621      	mov	r1, r4
 8005a4a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005a4e:	f7ff fa8a 	bl	8004f66 <quorem>
 8005a52:	4603      	mov	r3, r0
 8005a54:	3330      	adds	r3, #48	@ 0x30
 8005a56:	9003      	str	r0, [sp, #12]
 8005a58:	4639      	mov	r1, r7
 8005a5a:	9802      	ldr	r0, [sp, #8]
 8005a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a5e:	f000 fc4d 	bl	80062fc <__mcmp>
 8005a62:	462a      	mov	r2, r5
 8005a64:	9004      	str	r0, [sp, #16]
 8005a66:	4621      	mov	r1, r4
 8005a68:	4648      	mov	r0, r9
 8005a6a:	f000 fc63 	bl	8006334 <__mdiff>
 8005a6e:	68c2      	ldr	r2, [r0, #12]
 8005a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a72:	4606      	mov	r6, r0
 8005a74:	bb02      	cbnz	r2, 8005ab8 <_dtoa_r+0xa40>
 8005a76:	4601      	mov	r1, r0
 8005a78:	9802      	ldr	r0, [sp, #8]
 8005a7a:	f000 fc3f 	bl	80062fc <__mcmp>
 8005a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a80:	4602      	mov	r2, r0
 8005a82:	4631      	mov	r1, r6
 8005a84:	4648      	mov	r0, r9
 8005a86:	920c      	str	r2, [sp, #48]	@ 0x30
 8005a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a8a:	f000 fa05 	bl	8005e98 <_Bfree>
 8005a8e:	9b07      	ldr	r3, [sp, #28]
 8005a90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a92:	9e00      	ldr	r6, [sp, #0]
 8005a94:	ea42 0103 	orr.w	r1, r2, r3
 8005a98:	9b06      	ldr	r3, [sp, #24]
 8005a9a:	4319      	orrs	r1, r3
 8005a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a9e:	d10d      	bne.n	8005abc <_dtoa_r+0xa44>
 8005aa0:	2b39      	cmp	r3, #57	@ 0x39
 8005aa2:	d027      	beq.n	8005af4 <_dtoa_r+0xa7c>
 8005aa4:	9a04      	ldr	r2, [sp, #16]
 8005aa6:	2a00      	cmp	r2, #0
 8005aa8:	dd01      	ble.n	8005aae <_dtoa_r+0xa36>
 8005aaa:	9b03      	ldr	r3, [sp, #12]
 8005aac:	3331      	adds	r3, #49	@ 0x31
 8005aae:	f88b 3000 	strb.w	r3, [fp]
 8005ab2:	e52e      	b.n	8005512 <_dtoa_r+0x49a>
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	e7b9      	b.n	8005a2c <_dtoa_r+0x9b4>
 8005ab8:	2201      	movs	r2, #1
 8005aba:	e7e2      	b.n	8005a82 <_dtoa_r+0xa0a>
 8005abc:	9904      	ldr	r1, [sp, #16]
 8005abe:	2900      	cmp	r1, #0
 8005ac0:	db04      	blt.n	8005acc <_dtoa_r+0xa54>
 8005ac2:	9807      	ldr	r0, [sp, #28]
 8005ac4:	4301      	orrs	r1, r0
 8005ac6:	9806      	ldr	r0, [sp, #24]
 8005ac8:	4301      	orrs	r1, r0
 8005aca:	d120      	bne.n	8005b0e <_dtoa_r+0xa96>
 8005acc:	2a00      	cmp	r2, #0
 8005ace:	ddee      	ble.n	8005aae <_dtoa_r+0xa36>
 8005ad0:	9902      	ldr	r1, [sp, #8]
 8005ad2:	9300      	str	r3, [sp, #0]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	4648      	mov	r0, r9
 8005ad8:	f000 fba4 	bl	8006224 <__lshift>
 8005adc:	4621      	mov	r1, r4
 8005ade:	9002      	str	r0, [sp, #8]
 8005ae0:	f000 fc0c 	bl	80062fc <__mcmp>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	9b00      	ldr	r3, [sp, #0]
 8005ae8:	dc02      	bgt.n	8005af0 <_dtoa_r+0xa78>
 8005aea:	d1e0      	bne.n	8005aae <_dtoa_r+0xa36>
 8005aec:	07da      	lsls	r2, r3, #31
 8005aee:	d5de      	bpl.n	8005aae <_dtoa_r+0xa36>
 8005af0:	2b39      	cmp	r3, #57	@ 0x39
 8005af2:	d1da      	bne.n	8005aaa <_dtoa_r+0xa32>
 8005af4:	2339      	movs	r3, #57	@ 0x39
 8005af6:	f88b 3000 	strb.w	r3, [fp]
 8005afa:	4633      	mov	r3, r6
 8005afc:	461e      	mov	r6, r3
 8005afe:	3b01      	subs	r3, #1
 8005b00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005b04:	2a39      	cmp	r2, #57	@ 0x39
 8005b06:	d04e      	beq.n	8005ba6 <_dtoa_r+0xb2e>
 8005b08:	3201      	adds	r2, #1
 8005b0a:	701a      	strb	r2, [r3, #0]
 8005b0c:	e501      	b.n	8005512 <_dtoa_r+0x49a>
 8005b0e:	2a00      	cmp	r2, #0
 8005b10:	dd03      	ble.n	8005b1a <_dtoa_r+0xaa2>
 8005b12:	2b39      	cmp	r3, #57	@ 0x39
 8005b14:	d0ee      	beq.n	8005af4 <_dtoa_r+0xa7c>
 8005b16:	3301      	adds	r3, #1
 8005b18:	e7c9      	b.n	8005aae <_dtoa_r+0xa36>
 8005b1a:	9a00      	ldr	r2, [sp, #0]
 8005b1c:	9908      	ldr	r1, [sp, #32]
 8005b1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005b22:	428a      	cmp	r2, r1
 8005b24:	d028      	beq.n	8005b78 <_dtoa_r+0xb00>
 8005b26:	9902      	ldr	r1, [sp, #8]
 8005b28:	2300      	movs	r3, #0
 8005b2a:	220a      	movs	r2, #10
 8005b2c:	4648      	mov	r0, r9
 8005b2e:	f000 f9d5 	bl	8005edc <__multadd>
 8005b32:	42af      	cmp	r7, r5
 8005b34:	9002      	str	r0, [sp, #8]
 8005b36:	f04f 0300 	mov.w	r3, #0
 8005b3a:	f04f 020a 	mov.w	r2, #10
 8005b3e:	4639      	mov	r1, r7
 8005b40:	4648      	mov	r0, r9
 8005b42:	d107      	bne.n	8005b54 <_dtoa_r+0xadc>
 8005b44:	f000 f9ca 	bl	8005edc <__multadd>
 8005b48:	4607      	mov	r7, r0
 8005b4a:	4605      	mov	r5, r0
 8005b4c:	9b00      	ldr	r3, [sp, #0]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	9300      	str	r3, [sp, #0]
 8005b52:	e777      	b.n	8005a44 <_dtoa_r+0x9cc>
 8005b54:	f000 f9c2 	bl	8005edc <__multadd>
 8005b58:	4629      	mov	r1, r5
 8005b5a:	4607      	mov	r7, r0
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	220a      	movs	r2, #10
 8005b60:	4648      	mov	r0, r9
 8005b62:	f000 f9bb 	bl	8005edc <__multadd>
 8005b66:	4605      	mov	r5, r0
 8005b68:	e7f0      	b.n	8005b4c <_dtoa_r+0xad4>
 8005b6a:	f1bb 0f00 	cmp.w	fp, #0
 8005b6e:	bfcc      	ite	gt
 8005b70:	465e      	movgt	r6, fp
 8005b72:	2601      	movle	r6, #1
 8005b74:	4456      	add	r6, sl
 8005b76:	2700      	movs	r7, #0
 8005b78:	9902      	ldr	r1, [sp, #8]
 8005b7a:	9300      	str	r3, [sp, #0]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	4648      	mov	r0, r9
 8005b80:	f000 fb50 	bl	8006224 <__lshift>
 8005b84:	4621      	mov	r1, r4
 8005b86:	9002      	str	r0, [sp, #8]
 8005b88:	f000 fbb8 	bl	80062fc <__mcmp>
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	dcb4      	bgt.n	8005afa <_dtoa_r+0xa82>
 8005b90:	d102      	bne.n	8005b98 <_dtoa_r+0xb20>
 8005b92:	9b00      	ldr	r3, [sp, #0]
 8005b94:	07db      	lsls	r3, r3, #31
 8005b96:	d4b0      	bmi.n	8005afa <_dtoa_r+0xa82>
 8005b98:	4633      	mov	r3, r6
 8005b9a:	461e      	mov	r6, r3
 8005b9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ba0:	2a30      	cmp	r2, #48	@ 0x30
 8005ba2:	d0fa      	beq.n	8005b9a <_dtoa_r+0xb22>
 8005ba4:	e4b5      	b.n	8005512 <_dtoa_r+0x49a>
 8005ba6:	459a      	cmp	sl, r3
 8005ba8:	d1a8      	bne.n	8005afc <_dtoa_r+0xa84>
 8005baa:	2331      	movs	r3, #49	@ 0x31
 8005bac:	f108 0801 	add.w	r8, r8, #1
 8005bb0:	f88a 3000 	strb.w	r3, [sl]
 8005bb4:	e4ad      	b.n	8005512 <_dtoa_r+0x49a>
 8005bb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005bb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005c14 <_dtoa_r+0xb9c>
 8005bbc:	b11b      	cbz	r3, 8005bc6 <_dtoa_r+0xb4e>
 8005bbe:	f10a 0308 	add.w	r3, sl, #8
 8005bc2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005bc4:	6013      	str	r3, [r2, #0]
 8005bc6:	4650      	mov	r0, sl
 8005bc8:	b017      	add	sp, #92	@ 0x5c
 8005bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bce:	9b07      	ldr	r3, [sp, #28]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	f77f ae2e 	ble.w	8005832 <_dtoa_r+0x7ba>
 8005bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bd8:	9308      	str	r3, [sp, #32]
 8005bda:	2001      	movs	r0, #1
 8005bdc:	e64d      	b.n	800587a <_dtoa_r+0x802>
 8005bde:	f1bb 0f00 	cmp.w	fp, #0
 8005be2:	f77f aed9 	ble.w	8005998 <_dtoa_r+0x920>
 8005be6:	4656      	mov	r6, sl
 8005be8:	9802      	ldr	r0, [sp, #8]
 8005bea:	4621      	mov	r1, r4
 8005bec:	f7ff f9bb 	bl	8004f66 <quorem>
 8005bf0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005bf4:	f806 3b01 	strb.w	r3, [r6], #1
 8005bf8:	eba6 020a 	sub.w	r2, r6, sl
 8005bfc:	4593      	cmp	fp, r2
 8005bfe:	ddb4      	ble.n	8005b6a <_dtoa_r+0xaf2>
 8005c00:	9902      	ldr	r1, [sp, #8]
 8005c02:	2300      	movs	r3, #0
 8005c04:	220a      	movs	r2, #10
 8005c06:	4648      	mov	r0, r9
 8005c08:	f000 f968 	bl	8005edc <__multadd>
 8005c0c:	9002      	str	r0, [sp, #8]
 8005c0e:	e7eb      	b.n	8005be8 <_dtoa_r+0xb70>
 8005c10:	08007048 	.word	0x08007048
 8005c14:	08006fcc 	.word	0x08006fcc

08005c18 <_free_r>:
 8005c18:	b538      	push	{r3, r4, r5, lr}
 8005c1a:	4605      	mov	r5, r0
 8005c1c:	2900      	cmp	r1, #0
 8005c1e:	d041      	beq.n	8005ca4 <_free_r+0x8c>
 8005c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c24:	1f0c      	subs	r4, r1, #4
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	bfb8      	it	lt
 8005c2a:	18e4      	addlt	r4, r4, r3
 8005c2c:	f000 f8e8 	bl	8005e00 <__malloc_lock>
 8005c30:	4a1d      	ldr	r2, [pc, #116]	@ (8005ca8 <_free_r+0x90>)
 8005c32:	6813      	ldr	r3, [r2, #0]
 8005c34:	b933      	cbnz	r3, 8005c44 <_free_r+0x2c>
 8005c36:	6063      	str	r3, [r4, #4]
 8005c38:	6014      	str	r4, [r2, #0]
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c40:	f000 b8e4 	b.w	8005e0c <__malloc_unlock>
 8005c44:	42a3      	cmp	r3, r4
 8005c46:	d908      	bls.n	8005c5a <_free_r+0x42>
 8005c48:	6820      	ldr	r0, [r4, #0]
 8005c4a:	1821      	adds	r1, r4, r0
 8005c4c:	428b      	cmp	r3, r1
 8005c4e:	bf01      	itttt	eq
 8005c50:	6819      	ldreq	r1, [r3, #0]
 8005c52:	685b      	ldreq	r3, [r3, #4]
 8005c54:	1809      	addeq	r1, r1, r0
 8005c56:	6021      	streq	r1, [r4, #0]
 8005c58:	e7ed      	b.n	8005c36 <_free_r+0x1e>
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	b10b      	cbz	r3, 8005c64 <_free_r+0x4c>
 8005c60:	42a3      	cmp	r3, r4
 8005c62:	d9fa      	bls.n	8005c5a <_free_r+0x42>
 8005c64:	6811      	ldr	r1, [r2, #0]
 8005c66:	1850      	adds	r0, r2, r1
 8005c68:	42a0      	cmp	r0, r4
 8005c6a:	d10b      	bne.n	8005c84 <_free_r+0x6c>
 8005c6c:	6820      	ldr	r0, [r4, #0]
 8005c6e:	4401      	add	r1, r0
 8005c70:	1850      	adds	r0, r2, r1
 8005c72:	4283      	cmp	r3, r0
 8005c74:	6011      	str	r1, [r2, #0]
 8005c76:	d1e0      	bne.n	8005c3a <_free_r+0x22>
 8005c78:	6818      	ldr	r0, [r3, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	6053      	str	r3, [r2, #4]
 8005c7e:	4408      	add	r0, r1
 8005c80:	6010      	str	r0, [r2, #0]
 8005c82:	e7da      	b.n	8005c3a <_free_r+0x22>
 8005c84:	d902      	bls.n	8005c8c <_free_r+0x74>
 8005c86:	230c      	movs	r3, #12
 8005c88:	602b      	str	r3, [r5, #0]
 8005c8a:	e7d6      	b.n	8005c3a <_free_r+0x22>
 8005c8c:	6820      	ldr	r0, [r4, #0]
 8005c8e:	1821      	adds	r1, r4, r0
 8005c90:	428b      	cmp	r3, r1
 8005c92:	bf04      	itt	eq
 8005c94:	6819      	ldreq	r1, [r3, #0]
 8005c96:	685b      	ldreq	r3, [r3, #4]
 8005c98:	6063      	str	r3, [r4, #4]
 8005c9a:	bf04      	itt	eq
 8005c9c:	1809      	addeq	r1, r1, r0
 8005c9e:	6021      	streq	r1, [r4, #0]
 8005ca0:	6054      	str	r4, [r2, #4]
 8005ca2:	e7ca      	b.n	8005c3a <_free_r+0x22>
 8005ca4:	bd38      	pop	{r3, r4, r5, pc}
 8005ca6:	bf00      	nop
 8005ca8:	2000047c 	.word	0x2000047c

08005cac <malloc>:
 8005cac:	4b02      	ldr	r3, [pc, #8]	@ (8005cb8 <malloc+0xc>)
 8005cae:	4601      	mov	r1, r0
 8005cb0:	6818      	ldr	r0, [r3, #0]
 8005cb2:	f000 b825 	b.w	8005d00 <_malloc_r>
 8005cb6:	bf00      	nop
 8005cb8:	20000018 	.word	0x20000018

08005cbc <sbrk_aligned>:
 8005cbc:	b570      	push	{r4, r5, r6, lr}
 8005cbe:	4e0f      	ldr	r6, [pc, #60]	@ (8005cfc <sbrk_aligned+0x40>)
 8005cc0:	460c      	mov	r4, r1
 8005cc2:	6831      	ldr	r1, [r6, #0]
 8005cc4:	4605      	mov	r5, r0
 8005cc6:	b911      	cbnz	r1, 8005cce <sbrk_aligned+0x12>
 8005cc8:	f001 f804 	bl	8006cd4 <_sbrk_r>
 8005ccc:	6030      	str	r0, [r6, #0]
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	f000 ffff 	bl	8006cd4 <_sbrk_r>
 8005cd6:	1c43      	adds	r3, r0, #1
 8005cd8:	d103      	bne.n	8005ce2 <sbrk_aligned+0x26>
 8005cda:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005cde:	4620      	mov	r0, r4
 8005ce0:	bd70      	pop	{r4, r5, r6, pc}
 8005ce2:	1cc4      	adds	r4, r0, #3
 8005ce4:	f024 0403 	bic.w	r4, r4, #3
 8005ce8:	42a0      	cmp	r0, r4
 8005cea:	d0f8      	beq.n	8005cde <sbrk_aligned+0x22>
 8005cec:	1a21      	subs	r1, r4, r0
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f000 fff0 	bl	8006cd4 <_sbrk_r>
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	d1f2      	bne.n	8005cde <sbrk_aligned+0x22>
 8005cf8:	e7ef      	b.n	8005cda <sbrk_aligned+0x1e>
 8005cfa:	bf00      	nop
 8005cfc:	20000478 	.word	0x20000478

08005d00 <_malloc_r>:
 8005d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d04:	1ccd      	adds	r5, r1, #3
 8005d06:	f025 0503 	bic.w	r5, r5, #3
 8005d0a:	3508      	adds	r5, #8
 8005d0c:	2d0c      	cmp	r5, #12
 8005d0e:	bf38      	it	cc
 8005d10:	250c      	movcc	r5, #12
 8005d12:	2d00      	cmp	r5, #0
 8005d14:	4606      	mov	r6, r0
 8005d16:	db01      	blt.n	8005d1c <_malloc_r+0x1c>
 8005d18:	42a9      	cmp	r1, r5
 8005d1a:	d904      	bls.n	8005d26 <_malloc_r+0x26>
 8005d1c:	230c      	movs	r3, #12
 8005d1e:	6033      	str	r3, [r6, #0]
 8005d20:	2000      	movs	r0, #0
 8005d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005dfc <_malloc_r+0xfc>
 8005d2a:	f000 f869 	bl	8005e00 <__malloc_lock>
 8005d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8005d32:	461c      	mov	r4, r3
 8005d34:	bb44      	cbnz	r4, 8005d88 <_malloc_r+0x88>
 8005d36:	4629      	mov	r1, r5
 8005d38:	4630      	mov	r0, r6
 8005d3a:	f7ff ffbf 	bl	8005cbc <sbrk_aligned>
 8005d3e:	1c43      	adds	r3, r0, #1
 8005d40:	4604      	mov	r4, r0
 8005d42:	d158      	bne.n	8005df6 <_malloc_r+0xf6>
 8005d44:	f8d8 4000 	ldr.w	r4, [r8]
 8005d48:	4627      	mov	r7, r4
 8005d4a:	2f00      	cmp	r7, #0
 8005d4c:	d143      	bne.n	8005dd6 <_malloc_r+0xd6>
 8005d4e:	2c00      	cmp	r4, #0
 8005d50:	d04b      	beq.n	8005dea <_malloc_r+0xea>
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	4639      	mov	r1, r7
 8005d56:	4630      	mov	r0, r6
 8005d58:	eb04 0903 	add.w	r9, r4, r3
 8005d5c:	f000 ffba 	bl	8006cd4 <_sbrk_r>
 8005d60:	4581      	cmp	r9, r0
 8005d62:	d142      	bne.n	8005dea <_malloc_r+0xea>
 8005d64:	6821      	ldr	r1, [r4, #0]
 8005d66:	1a6d      	subs	r5, r5, r1
 8005d68:	4629      	mov	r1, r5
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	f7ff ffa6 	bl	8005cbc <sbrk_aligned>
 8005d70:	3001      	adds	r0, #1
 8005d72:	d03a      	beq.n	8005dea <_malloc_r+0xea>
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	442b      	add	r3, r5
 8005d78:	6023      	str	r3, [r4, #0]
 8005d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8005d7e:	685a      	ldr	r2, [r3, #4]
 8005d80:	bb62      	cbnz	r2, 8005ddc <_malloc_r+0xdc>
 8005d82:	f8c8 7000 	str.w	r7, [r8]
 8005d86:	e00f      	b.n	8005da8 <_malloc_r+0xa8>
 8005d88:	6822      	ldr	r2, [r4, #0]
 8005d8a:	1b52      	subs	r2, r2, r5
 8005d8c:	d420      	bmi.n	8005dd0 <_malloc_r+0xd0>
 8005d8e:	2a0b      	cmp	r2, #11
 8005d90:	d917      	bls.n	8005dc2 <_malloc_r+0xc2>
 8005d92:	1961      	adds	r1, r4, r5
 8005d94:	42a3      	cmp	r3, r4
 8005d96:	6025      	str	r5, [r4, #0]
 8005d98:	bf18      	it	ne
 8005d9a:	6059      	strne	r1, [r3, #4]
 8005d9c:	6863      	ldr	r3, [r4, #4]
 8005d9e:	bf08      	it	eq
 8005da0:	f8c8 1000 	streq.w	r1, [r8]
 8005da4:	5162      	str	r2, [r4, r5]
 8005da6:	604b      	str	r3, [r1, #4]
 8005da8:	4630      	mov	r0, r6
 8005daa:	f000 f82f 	bl	8005e0c <__malloc_unlock>
 8005dae:	f104 000b 	add.w	r0, r4, #11
 8005db2:	1d23      	adds	r3, r4, #4
 8005db4:	f020 0007 	bic.w	r0, r0, #7
 8005db8:	1ac2      	subs	r2, r0, r3
 8005dba:	bf1c      	itt	ne
 8005dbc:	1a1b      	subne	r3, r3, r0
 8005dbe:	50a3      	strne	r3, [r4, r2]
 8005dc0:	e7af      	b.n	8005d22 <_malloc_r+0x22>
 8005dc2:	6862      	ldr	r2, [r4, #4]
 8005dc4:	42a3      	cmp	r3, r4
 8005dc6:	bf0c      	ite	eq
 8005dc8:	f8c8 2000 	streq.w	r2, [r8]
 8005dcc:	605a      	strne	r2, [r3, #4]
 8005dce:	e7eb      	b.n	8005da8 <_malloc_r+0xa8>
 8005dd0:	4623      	mov	r3, r4
 8005dd2:	6864      	ldr	r4, [r4, #4]
 8005dd4:	e7ae      	b.n	8005d34 <_malloc_r+0x34>
 8005dd6:	463c      	mov	r4, r7
 8005dd8:	687f      	ldr	r7, [r7, #4]
 8005dda:	e7b6      	b.n	8005d4a <_malloc_r+0x4a>
 8005ddc:	461a      	mov	r2, r3
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	42a3      	cmp	r3, r4
 8005de2:	d1fb      	bne.n	8005ddc <_malloc_r+0xdc>
 8005de4:	2300      	movs	r3, #0
 8005de6:	6053      	str	r3, [r2, #4]
 8005de8:	e7de      	b.n	8005da8 <_malloc_r+0xa8>
 8005dea:	230c      	movs	r3, #12
 8005dec:	6033      	str	r3, [r6, #0]
 8005dee:	4630      	mov	r0, r6
 8005df0:	f000 f80c 	bl	8005e0c <__malloc_unlock>
 8005df4:	e794      	b.n	8005d20 <_malloc_r+0x20>
 8005df6:	6005      	str	r5, [r0, #0]
 8005df8:	e7d6      	b.n	8005da8 <_malloc_r+0xa8>
 8005dfa:	bf00      	nop
 8005dfc:	2000047c 	.word	0x2000047c

08005e00 <__malloc_lock>:
 8005e00:	4801      	ldr	r0, [pc, #4]	@ (8005e08 <__malloc_lock+0x8>)
 8005e02:	f7ff b8ae 	b.w	8004f62 <__retarget_lock_acquire_recursive>
 8005e06:	bf00      	nop
 8005e08:	20000474 	.word	0x20000474

08005e0c <__malloc_unlock>:
 8005e0c:	4801      	ldr	r0, [pc, #4]	@ (8005e14 <__malloc_unlock+0x8>)
 8005e0e:	f7ff b8a9 	b.w	8004f64 <__retarget_lock_release_recursive>
 8005e12:	bf00      	nop
 8005e14:	20000474 	.word	0x20000474

08005e18 <_Balloc>:
 8005e18:	b570      	push	{r4, r5, r6, lr}
 8005e1a:	69c6      	ldr	r6, [r0, #28]
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	460d      	mov	r5, r1
 8005e20:	b976      	cbnz	r6, 8005e40 <_Balloc+0x28>
 8005e22:	2010      	movs	r0, #16
 8005e24:	f7ff ff42 	bl	8005cac <malloc>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	61e0      	str	r0, [r4, #28]
 8005e2c:	b920      	cbnz	r0, 8005e38 <_Balloc+0x20>
 8005e2e:	4b18      	ldr	r3, [pc, #96]	@ (8005e90 <_Balloc+0x78>)
 8005e30:	4818      	ldr	r0, [pc, #96]	@ (8005e94 <_Balloc+0x7c>)
 8005e32:	216b      	movs	r1, #107	@ 0x6b
 8005e34:	f000 ff6c 	bl	8006d10 <__assert_func>
 8005e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e3c:	6006      	str	r6, [r0, #0]
 8005e3e:	60c6      	str	r6, [r0, #12]
 8005e40:	69e6      	ldr	r6, [r4, #28]
 8005e42:	68f3      	ldr	r3, [r6, #12]
 8005e44:	b183      	cbz	r3, 8005e68 <_Balloc+0x50>
 8005e46:	69e3      	ldr	r3, [r4, #28]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e4e:	b9b8      	cbnz	r0, 8005e80 <_Balloc+0x68>
 8005e50:	2101      	movs	r1, #1
 8005e52:	fa01 f605 	lsl.w	r6, r1, r5
 8005e56:	1d72      	adds	r2, r6, #5
 8005e58:	0092      	lsls	r2, r2, #2
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	f000 ff76 	bl	8006d4c <_calloc_r>
 8005e60:	b160      	cbz	r0, 8005e7c <_Balloc+0x64>
 8005e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e66:	e00e      	b.n	8005e86 <_Balloc+0x6e>
 8005e68:	2221      	movs	r2, #33	@ 0x21
 8005e6a:	2104      	movs	r1, #4
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	f000 ff6d 	bl	8006d4c <_calloc_r>
 8005e72:	69e3      	ldr	r3, [r4, #28]
 8005e74:	60f0      	str	r0, [r6, #12]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1e4      	bne.n	8005e46 <_Balloc+0x2e>
 8005e7c:	2000      	movs	r0, #0
 8005e7e:	bd70      	pop	{r4, r5, r6, pc}
 8005e80:	6802      	ldr	r2, [r0, #0]
 8005e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e86:	2300      	movs	r3, #0
 8005e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e8c:	e7f7      	b.n	8005e7e <_Balloc+0x66>
 8005e8e:	bf00      	nop
 8005e90:	08006fd9 	.word	0x08006fd9
 8005e94:	08007059 	.word	0x08007059

08005e98 <_Bfree>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	69c6      	ldr	r6, [r0, #28]
 8005e9c:	4605      	mov	r5, r0
 8005e9e:	460c      	mov	r4, r1
 8005ea0:	b976      	cbnz	r6, 8005ec0 <_Bfree+0x28>
 8005ea2:	2010      	movs	r0, #16
 8005ea4:	f7ff ff02 	bl	8005cac <malloc>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	61e8      	str	r0, [r5, #28]
 8005eac:	b920      	cbnz	r0, 8005eb8 <_Bfree+0x20>
 8005eae:	4b09      	ldr	r3, [pc, #36]	@ (8005ed4 <_Bfree+0x3c>)
 8005eb0:	4809      	ldr	r0, [pc, #36]	@ (8005ed8 <_Bfree+0x40>)
 8005eb2:	218f      	movs	r1, #143	@ 0x8f
 8005eb4:	f000 ff2c 	bl	8006d10 <__assert_func>
 8005eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ebc:	6006      	str	r6, [r0, #0]
 8005ebe:	60c6      	str	r6, [r0, #12]
 8005ec0:	b13c      	cbz	r4, 8005ed2 <_Bfree+0x3a>
 8005ec2:	69eb      	ldr	r3, [r5, #28]
 8005ec4:	6862      	ldr	r2, [r4, #4]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ecc:	6021      	str	r1, [r4, #0]
 8005ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ed2:	bd70      	pop	{r4, r5, r6, pc}
 8005ed4:	08006fd9 	.word	0x08006fd9
 8005ed8:	08007059 	.word	0x08007059

08005edc <__multadd>:
 8005edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ee0:	690d      	ldr	r5, [r1, #16]
 8005ee2:	4607      	mov	r7, r0
 8005ee4:	460c      	mov	r4, r1
 8005ee6:	461e      	mov	r6, r3
 8005ee8:	f101 0c14 	add.w	ip, r1, #20
 8005eec:	2000      	movs	r0, #0
 8005eee:	f8dc 3000 	ldr.w	r3, [ip]
 8005ef2:	b299      	uxth	r1, r3
 8005ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8005ef8:	0c1e      	lsrs	r6, r3, #16
 8005efa:	0c0b      	lsrs	r3, r1, #16
 8005efc:	fb02 3306 	mla	r3, r2, r6, r3
 8005f00:	b289      	uxth	r1, r1
 8005f02:	3001      	adds	r0, #1
 8005f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f08:	4285      	cmp	r5, r0
 8005f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8005f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f12:	dcec      	bgt.n	8005eee <__multadd+0x12>
 8005f14:	b30e      	cbz	r6, 8005f5a <__multadd+0x7e>
 8005f16:	68a3      	ldr	r3, [r4, #8]
 8005f18:	42ab      	cmp	r3, r5
 8005f1a:	dc19      	bgt.n	8005f50 <__multadd+0x74>
 8005f1c:	6861      	ldr	r1, [r4, #4]
 8005f1e:	4638      	mov	r0, r7
 8005f20:	3101      	adds	r1, #1
 8005f22:	f7ff ff79 	bl	8005e18 <_Balloc>
 8005f26:	4680      	mov	r8, r0
 8005f28:	b928      	cbnz	r0, 8005f36 <__multadd+0x5a>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f60 <__multadd+0x84>)
 8005f2e:	480d      	ldr	r0, [pc, #52]	@ (8005f64 <__multadd+0x88>)
 8005f30:	21ba      	movs	r1, #186	@ 0xba
 8005f32:	f000 feed 	bl	8006d10 <__assert_func>
 8005f36:	6922      	ldr	r2, [r4, #16]
 8005f38:	3202      	adds	r2, #2
 8005f3a:	f104 010c 	add.w	r1, r4, #12
 8005f3e:	0092      	lsls	r2, r2, #2
 8005f40:	300c      	adds	r0, #12
 8005f42:	f000 fed7 	bl	8006cf4 <memcpy>
 8005f46:	4621      	mov	r1, r4
 8005f48:	4638      	mov	r0, r7
 8005f4a:	f7ff ffa5 	bl	8005e98 <_Bfree>
 8005f4e:	4644      	mov	r4, r8
 8005f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f54:	3501      	adds	r5, #1
 8005f56:	615e      	str	r6, [r3, #20]
 8005f58:	6125      	str	r5, [r4, #16]
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f60:	08007048 	.word	0x08007048
 8005f64:	08007059 	.word	0x08007059

08005f68 <__hi0bits>:
 8005f68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	bf36      	itet	cc
 8005f70:	0403      	lslcc	r3, r0, #16
 8005f72:	2000      	movcs	r0, #0
 8005f74:	2010      	movcc	r0, #16
 8005f76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f7a:	bf3c      	itt	cc
 8005f7c:	021b      	lslcc	r3, r3, #8
 8005f7e:	3008      	addcc	r0, #8
 8005f80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f84:	bf3c      	itt	cc
 8005f86:	011b      	lslcc	r3, r3, #4
 8005f88:	3004      	addcc	r0, #4
 8005f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f8e:	bf3c      	itt	cc
 8005f90:	009b      	lslcc	r3, r3, #2
 8005f92:	3002      	addcc	r0, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	db05      	blt.n	8005fa4 <__hi0bits+0x3c>
 8005f98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005f9c:	f100 0001 	add.w	r0, r0, #1
 8005fa0:	bf08      	it	eq
 8005fa2:	2020      	moveq	r0, #32
 8005fa4:	4770      	bx	lr

08005fa6 <__lo0bits>:
 8005fa6:	6803      	ldr	r3, [r0, #0]
 8005fa8:	4602      	mov	r2, r0
 8005faa:	f013 0007 	ands.w	r0, r3, #7
 8005fae:	d00b      	beq.n	8005fc8 <__lo0bits+0x22>
 8005fb0:	07d9      	lsls	r1, r3, #31
 8005fb2:	d421      	bmi.n	8005ff8 <__lo0bits+0x52>
 8005fb4:	0798      	lsls	r0, r3, #30
 8005fb6:	bf49      	itett	mi
 8005fb8:	085b      	lsrmi	r3, r3, #1
 8005fba:	089b      	lsrpl	r3, r3, #2
 8005fbc:	2001      	movmi	r0, #1
 8005fbe:	6013      	strmi	r3, [r2, #0]
 8005fc0:	bf5c      	itt	pl
 8005fc2:	6013      	strpl	r3, [r2, #0]
 8005fc4:	2002      	movpl	r0, #2
 8005fc6:	4770      	bx	lr
 8005fc8:	b299      	uxth	r1, r3
 8005fca:	b909      	cbnz	r1, 8005fd0 <__lo0bits+0x2a>
 8005fcc:	0c1b      	lsrs	r3, r3, #16
 8005fce:	2010      	movs	r0, #16
 8005fd0:	b2d9      	uxtb	r1, r3
 8005fd2:	b909      	cbnz	r1, 8005fd8 <__lo0bits+0x32>
 8005fd4:	3008      	adds	r0, #8
 8005fd6:	0a1b      	lsrs	r3, r3, #8
 8005fd8:	0719      	lsls	r1, r3, #28
 8005fda:	bf04      	itt	eq
 8005fdc:	091b      	lsreq	r3, r3, #4
 8005fde:	3004      	addeq	r0, #4
 8005fe0:	0799      	lsls	r1, r3, #30
 8005fe2:	bf04      	itt	eq
 8005fe4:	089b      	lsreq	r3, r3, #2
 8005fe6:	3002      	addeq	r0, #2
 8005fe8:	07d9      	lsls	r1, r3, #31
 8005fea:	d403      	bmi.n	8005ff4 <__lo0bits+0x4e>
 8005fec:	085b      	lsrs	r3, r3, #1
 8005fee:	f100 0001 	add.w	r0, r0, #1
 8005ff2:	d003      	beq.n	8005ffc <__lo0bits+0x56>
 8005ff4:	6013      	str	r3, [r2, #0]
 8005ff6:	4770      	bx	lr
 8005ff8:	2000      	movs	r0, #0
 8005ffa:	4770      	bx	lr
 8005ffc:	2020      	movs	r0, #32
 8005ffe:	4770      	bx	lr

08006000 <__i2b>:
 8006000:	b510      	push	{r4, lr}
 8006002:	460c      	mov	r4, r1
 8006004:	2101      	movs	r1, #1
 8006006:	f7ff ff07 	bl	8005e18 <_Balloc>
 800600a:	4602      	mov	r2, r0
 800600c:	b928      	cbnz	r0, 800601a <__i2b+0x1a>
 800600e:	4b05      	ldr	r3, [pc, #20]	@ (8006024 <__i2b+0x24>)
 8006010:	4805      	ldr	r0, [pc, #20]	@ (8006028 <__i2b+0x28>)
 8006012:	f240 1145 	movw	r1, #325	@ 0x145
 8006016:	f000 fe7b 	bl	8006d10 <__assert_func>
 800601a:	2301      	movs	r3, #1
 800601c:	6144      	str	r4, [r0, #20]
 800601e:	6103      	str	r3, [r0, #16]
 8006020:	bd10      	pop	{r4, pc}
 8006022:	bf00      	nop
 8006024:	08007048 	.word	0x08007048
 8006028:	08007059 	.word	0x08007059

0800602c <__multiply>:
 800602c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006030:	4617      	mov	r7, r2
 8006032:	690a      	ldr	r2, [r1, #16]
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	429a      	cmp	r2, r3
 8006038:	bfa8      	it	ge
 800603a:	463b      	movge	r3, r7
 800603c:	4689      	mov	r9, r1
 800603e:	bfa4      	itt	ge
 8006040:	460f      	movge	r7, r1
 8006042:	4699      	movge	r9, r3
 8006044:	693d      	ldr	r5, [r7, #16]
 8006046:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	6879      	ldr	r1, [r7, #4]
 800604e:	eb05 060a 	add.w	r6, r5, sl
 8006052:	42b3      	cmp	r3, r6
 8006054:	b085      	sub	sp, #20
 8006056:	bfb8      	it	lt
 8006058:	3101      	addlt	r1, #1
 800605a:	f7ff fedd 	bl	8005e18 <_Balloc>
 800605e:	b930      	cbnz	r0, 800606e <__multiply+0x42>
 8006060:	4602      	mov	r2, r0
 8006062:	4b41      	ldr	r3, [pc, #260]	@ (8006168 <__multiply+0x13c>)
 8006064:	4841      	ldr	r0, [pc, #260]	@ (800616c <__multiply+0x140>)
 8006066:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800606a:	f000 fe51 	bl	8006d10 <__assert_func>
 800606e:	f100 0414 	add.w	r4, r0, #20
 8006072:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006076:	4623      	mov	r3, r4
 8006078:	2200      	movs	r2, #0
 800607a:	4573      	cmp	r3, lr
 800607c:	d320      	bcc.n	80060c0 <__multiply+0x94>
 800607e:	f107 0814 	add.w	r8, r7, #20
 8006082:	f109 0114 	add.w	r1, r9, #20
 8006086:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800608a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800608e:	9302      	str	r3, [sp, #8]
 8006090:	1beb      	subs	r3, r5, r7
 8006092:	3b15      	subs	r3, #21
 8006094:	f023 0303 	bic.w	r3, r3, #3
 8006098:	3304      	adds	r3, #4
 800609a:	3715      	adds	r7, #21
 800609c:	42bd      	cmp	r5, r7
 800609e:	bf38      	it	cc
 80060a0:	2304      	movcc	r3, #4
 80060a2:	9301      	str	r3, [sp, #4]
 80060a4:	9b02      	ldr	r3, [sp, #8]
 80060a6:	9103      	str	r1, [sp, #12]
 80060a8:	428b      	cmp	r3, r1
 80060aa:	d80c      	bhi.n	80060c6 <__multiply+0x9a>
 80060ac:	2e00      	cmp	r6, #0
 80060ae:	dd03      	ble.n	80060b8 <__multiply+0x8c>
 80060b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d055      	beq.n	8006164 <__multiply+0x138>
 80060b8:	6106      	str	r6, [r0, #16]
 80060ba:	b005      	add	sp, #20
 80060bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060c0:	f843 2b04 	str.w	r2, [r3], #4
 80060c4:	e7d9      	b.n	800607a <__multiply+0x4e>
 80060c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80060ca:	f1ba 0f00 	cmp.w	sl, #0
 80060ce:	d01f      	beq.n	8006110 <__multiply+0xe4>
 80060d0:	46c4      	mov	ip, r8
 80060d2:	46a1      	mov	r9, r4
 80060d4:	2700      	movs	r7, #0
 80060d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80060da:	f8d9 3000 	ldr.w	r3, [r9]
 80060de:	fa1f fb82 	uxth.w	fp, r2
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80060e8:	443b      	add	r3, r7
 80060ea:	f8d9 7000 	ldr.w	r7, [r9]
 80060ee:	0c12      	lsrs	r2, r2, #16
 80060f0:	0c3f      	lsrs	r7, r7, #16
 80060f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80060f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006100:	4565      	cmp	r5, ip
 8006102:	f849 3b04 	str.w	r3, [r9], #4
 8006106:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800610a:	d8e4      	bhi.n	80060d6 <__multiply+0xaa>
 800610c:	9b01      	ldr	r3, [sp, #4]
 800610e:	50e7      	str	r7, [r4, r3]
 8006110:	9b03      	ldr	r3, [sp, #12]
 8006112:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006116:	3104      	adds	r1, #4
 8006118:	f1b9 0f00 	cmp.w	r9, #0
 800611c:	d020      	beq.n	8006160 <__multiply+0x134>
 800611e:	6823      	ldr	r3, [r4, #0]
 8006120:	4647      	mov	r7, r8
 8006122:	46a4      	mov	ip, r4
 8006124:	f04f 0a00 	mov.w	sl, #0
 8006128:	f8b7 b000 	ldrh.w	fp, [r7]
 800612c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006130:	fb09 220b 	mla	r2, r9, fp, r2
 8006134:	4452      	add	r2, sl
 8006136:	b29b      	uxth	r3, r3
 8006138:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800613c:	f84c 3b04 	str.w	r3, [ip], #4
 8006140:	f857 3b04 	ldr.w	r3, [r7], #4
 8006144:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006148:	f8bc 3000 	ldrh.w	r3, [ip]
 800614c:	fb09 330a 	mla	r3, r9, sl, r3
 8006150:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006154:	42bd      	cmp	r5, r7
 8006156:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800615a:	d8e5      	bhi.n	8006128 <__multiply+0xfc>
 800615c:	9a01      	ldr	r2, [sp, #4]
 800615e:	50a3      	str	r3, [r4, r2]
 8006160:	3404      	adds	r4, #4
 8006162:	e79f      	b.n	80060a4 <__multiply+0x78>
 8006164:	3e01      	subs	r6, #1
 8006166:	e7a1      	b.n	80060ac <__multiply+0x80>
 8006168:	08007048 	.word	0x08007048
 800616c:	08007059 	.word	0x08007059

08006170 <__pow5mult>:
 8006170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006174:	4615      	mov	r5, r2
 8006176:	f012 0203 	ands.w	r2, r2, #3
 800617a:	4607      	mov	r7, r0
 800617c:	460e      	mov	r6, r1
 800617e:	d007      	beq.n	8006190 <__pow5mult+0x20>
 8006180:	4c25      	ldr	r4, [pc, #148]	@ (8006218 <__pow5mult+0xa8>)
 8006182:	3a01      	subs	r2, #1
 8006184:	2300      	movs	r3, #0
 8006186:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800618a:	f7ff fea7 	bl	8005edc <__multadd>
 800618e:	4606      	mov	r6, r0
 8006190:	10ad      	asrs	r5, r5, #2
 8006192:	d03d      	beq.n	8006210 <__pow5mult+0xa0>
 8006194:	69fc      	ldr	r4, [r7, #28]
 8006196:	b97c      	cbnz	r4, 80061b8 <__pow5mult+0x48>
 8006198:	2010      	movs	r0, #16
 800619a:	f7ff fd87 	bl	8005cac <malloc>
 800619e:	4602      	mov	r2, r0
 80061a0:	61f8      	str	r0, [r7, #28]
 80061a2:	b928      	cbnz	r0, 80061b0 <__pow5mult+0x40>
 80061a4:	4b1d      	ldr	r3, [pc, #116]	@ (800621c <__pow5mult+0xac>)
 80061a6:	481e      	ldr	r0, [pc, #120]	@ (8006220 <__pow5mult+0xb0>)
 80061a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80061ac:	f000 fdb0 	bl	8006d10 <__assert_func>
 80061b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061b4:	6004      	str	r4, [r0, #0]
 80061b6:	60c4      	str	r4, [r0, #12]
 80061b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80061bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061c0:	b94c      	cbnz	r4, 80061d6 <__pow5mult+0x66>
 80061c2:	f240 2171 	movw	r1, #625	@ 0x271
 80061c6:	4638      	mov	r0, r7
 80061c8:	f7ff ff1a 	bl	8006000 <__i2b>
 80061cc:	2300      	movs	r3, #0
 80061ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80061d2:	4604      	mov	r4, r0
 80061d4:	6003      	str	r3, [r0, #0]
 80061d6:	f04f 0900 	mov.w	r9, #0
 80061da:	07eb      	lsls	r3, r5, #31
 80061dc:	d50a      	bpl.n	80061f4 <__pow5mult+0x84>
 80061de:	4631      	mov	r1, r6
 80061e0:	4622      	mov	r2, r4
 80061e2:	4638      	mov	r0, r7
 80061e4:	f7ff ff22 	bl	800602c <__multiply>
 80061e8:	4631      	mov	r1, r6
 80061ea:	4680      	mov	r8, r0
 80061ec:	4638      	mov	r0, r7
 80061ee:	f7ff fe53 	bl	8005e98 <_Bfree>
 80061f2:	4646      	mov	r6, r8
 80061f4:	106d      	asrs	r5, r5, #1
 80061f6:	d00b      	beq.n	8006210 <__pow5mult+0xa0>
 80061f8:	6820      	ldr	r0, [r4, #0]
 80061fa:	b938      	cbnz	r0, 800620c <__pow5mult+0x9c>
 80061fc:	4622      	mov	r2, r4
 80061fe:	4621      	mov	r1, r4
 8006200:	4638      	mov	r0, r7
 8006202:	f7ff ff13 	bl	800602c <__multiply>
 8006206:	6020      	str	r0, [r4, #0]
 8006208:	f8c0 9000 	str.w	r9, [r0]
 800620c:	4604      	mov	r4, r0
 800620e:	e7e4      	b.n	80061da <__pow5mult+0x6a>
 8006210:	4630      	mov	r0, r6
 8006212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006216:	bf00      	nop
 8006218:	0800710c 	.word	0x0800710c
 800621c:	08006fd9 	.word	0x08006fd9
 8006220:	08007059 	.word	0x08007059

08006224 <__lshift>:
 8006224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006228:	460c      	mov	r4, r1
 800622a:	6849      	ldr	r1, [r1, #4]
 800622c:	6923      	ldr	r3, [r4, #16]
 800622e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006232:	68a3      	ldr	r3, [r4, #8]
 8006234:	4607      	mov	r7, r0
 8006236:	4691      	mov	r9, r2
 8006238:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800623c:	f108 0601 	add.w	r6, r8, #1
 8006240:	42b3      	cmp	r3, r6
 8006242:	db0b      	blt.n	800625c <__lshift+0x38>
 8006244:	4638      	mov	r0, r7
 8006246:	f7ff fde7 	bl	8005e18 <_Balloc>
 800624a:	4605      	mov	r5, r0
 800624c:	b948      	cbnz	r0, 8006262 <__lshift+0x3e>
 800624e:	4602      	mov	r2, r0
 8006250:	4b28      	ldr	r3, [pc, #160]	@ (80062f4 <__lshift+0xd0>)
 8006252:	4829      	ldr	r0, [pc, #164]	@ (80062f8 <__lshift+0xd4>)
 8006254:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006258:	f000 fd5a 	bl	8006d10 <__assert_func>
 800625c:	3101      	adds	r1, #1
 800625e:	005b      	lsls	r3, r3, #1
 8006260:	e7ee      	b.n	8006240 <__lshift+0x1c>
 8006262:	2300      	movs	r3, #0
 8006264:	f100 0114 	add.w	r1, r0, #20
 8006268:	f100 0210 	add.w	r2, r0, #16
 800626c:	4618      	mov	r0, r3
 800626e:	4553      	cmp	r3, sl
 8006270:	db33      	blt.n	80062da <__lshift+0xb6>
 8006272:	6920      	ldr	r0, [r4, #16]
 8006274:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006278:	f104 0314 	add.w	r3, r4, #20
 800627c:	f019 091f 	ands.w	r9, r9, #31
 8006280:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006284:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006288:	d02b      	beq.n	80062e2 <__lshift+0xbe>
 800628a:	f1c9 0e20 	rsb	lr, r9, #32
 800628e:	468a      	mov	sl, r1
 8006290:	2200      	movs	r2, #0
 8006292:	6818      	ldr	r0, [r3, #0]
 8006294:	fa00 f009 	lsl.w	r0, r0, r9
 8006298:	4310      	orrs	r0, r2
 800629a:	f84a 0b04 	str.w	r0, [sl], #4
 800629e:	f853 2b04 	ldr.w	r2, [r3], #4
 80062a2:	459c      	cmp	ip, r3
 80062a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80062a8:	d8f3      	bhi.n	8006292 <__lshift+0x6e>
 80062aa:	ebac 0304 	sub.w	r3, ip, r4
 80062ae:	3b15      	subs	r3, #21
 80062b0:	f023 0303 	bic.w	r3, r3, #3
 80062b4:	3304      	adds	r3, #4
 80062b6:	f104 0015 	add.w	r0, r4, #21
 80062ba:	4560      	cmp	r0, ip
 80062bc:	bf88      	it	hi
 80062be:	2304      	movhi	r3, #4
 80062c0:	50ca      	str	r2, [r1, r3]
 80062c2:	b10a      	cbz	r2, 80062c8 <__lshift+0xa4>
 80062c4:	f108 0602 	add.w	r6, r8, #2
 80062c8:	3e01      	subs	r6, #1
 80062ca:	4638      	mov	r0, r7
 80062cc:	612e      	str	r6, [r5, #16]
 80062ce:	4621      	mov	r1, r4
 80062d0:	f7ff fde2 	bl	8005e98 <_Bfree>
 80062d4:	4628      	mov	r0, r5
 80062d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062da:	f842 0f04 	str.w	r0, [r2, #4]!
 80062de:	3301      	adds	r3, #1
 80062e0:	e7c5      	b.n	800626e <__lshift+0x4a>
 80062e2:	3904      	subs	r1, #4
 80062e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80062e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80062ec:	459c      	cmp	ip, r3
 80062ee:	d8f9      	bhi.n	80062e4 <__lshift+0xc0>
 80062f0:	e7ea      	b.n	80062c8 <__lshift+0xa4>
 80062f2:	bf00      	nop
 80062f4:	08007048 	.word	0x08007048
 80062f8:	08007059 	.word	0x08007059

080062fc <__mcmp>:
 80062fc:	690a      	ldr	r2, [r1, #16]
 80062fe:	4603      	mov	r3, r0
 8006300:	6900      	ldr	r0, [r0, #16]
 8006302:	1a80      	subs	r0, r0, r2
 8006304:	b530      	push	{r4, r5, lr}
 8006306:	d10e      	bne.n	8006326 <__mcmp+0x2a>
 8006308:	3314      	adds	r3, #20
 800630a:	3114      	adds	r1, #20
 800630c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006310:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006314:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006318:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800631c:	4295      	cmp	r5, r2
 800631e:	d003      	beq.n	8006328 <__mcmp+0x2c>
 8006320:	d205      	bcs.n	800632e <__mcmp+0x32>
 8006322:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006326:	bd30      	pop	{r4, r5, pc}
 8006328:	42a3      	cmp	r3, r4
 800632a:	d3f3      	bcc.n	8006314 <__mcmp+0x18>
 800632c:	e7fb      	b.n	8006326 <__mcmp+0x2a>
 800632e:	2001      	movs	r0, #1
 8006330:	e7f9      	b.n	8006326 <__mcmp+0x2a>
	...

08006334 <__mdiff>:
 8006334:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006338:	4689      	mov	r9, r1
 800633a:	4606      	mov	r6, r0
 800633c:	4611      	mov	r1, r2
 800633e:	4648      	mov	r0, r9
 8006340:	4614      	mov	r4, r2
 8006342:	f7ff ffdb 	bl	80062fc <__mcmp>
 8006346:	1e05      	subs	r5, r0, #0
 8006348:	d112      	bne.n	8006370 <__mdiff+0x3c>
 800634a:	4629      	mov	r1, r5
 800634c:	4630      	mov	r0, r6
 800634e:	f7ff fd63 	bl	8005e18 <_Balloc>
 8006352:	4602      	mov	r2, r0
 8006354:	b928      	cbnz	r0, 8006362 <__mdiff+0x2e>
 8006356:	4b3f      	ldr	r3, [pc, #252]	@ (8006454 <__mdiff+0x120>)
 8006358:	f240 2137 	movw	r1, #567	@ 0x237
 800635c:	483e      	ldr	r0, [pc, #248]	@ (8006458 <__mdiff+0x124>)
 800635e:	f000 fcd7 	bl	8006d10 <__assert_func>
 8006362:	2301      	movs	r3, #1
 8006364:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006368:	4610      	mov	r0, r2
 800636a:	b003      	add	sp, #12
 800636c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006370:	bfbc      	itt	lt
 8006372:	464b      	movlt	r3, r9
 8006374:	46a1      	movlt	r9, r4
 8006376:	4630      	mov	r0, r6
 8006378:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800637c:	bfba      	itte	lt
 800637e:	461c      	movlt	r4, r3
 8006380:	2501      	movlt	r5, #1
 8006382:	2500      	movge	r5, #0
 8006384:	f7ff fd48 	bl	8005e18 <_Balloc>
 8006388:	4602      	mov	r2, r0
 800638a:	b918      	cbnz	r0, 8006394 <__mdiff+0x60>
 800638c:	4b31      	ldr	r3, [pc, #196]	@ (8006454 <__mdiff+0x120>)
 800638e:	f240 2145 	movw	r1, #581	@ 0x245
 8006392:	e7e3      	b.n	800635c <__mdiff+0x28>
 8006394:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006398:	6926      	ldr	r6, [r4, #16]
 800639a:	60c5      	str	r5, [r0, #12]
 800639c:	f109 0310 	add.w	r3, r9, #16
 80063a0:	f109 0514 	add.w	r5, r9, #20
 80063a4:	f104 0e14 	add.w	lr, r4, #20
 80063a8:	f100 0b14 	add.w	fp, r0, #20
 80063ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80063b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80063b4:	9301      	str	r3, [sp, #4]
 80063b6:	46d9      	mov	r9, fp
 80063b8:	f04f 0c00 	mov.w	ip, #0
 80063bc:	9b01      	ldr	r3, [sp, #4]
 80063be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80063c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80063c6:	9301      	str	r3, [sp, #4]
 80063c8:	fa1f f38a 	uxth.w	r3, sl
 80063cc:	4619      	mov	r1, r3
 80063ce:	b283      	uxth	r3, r0
 80063d0:	1acb      	subs	r3, r1, r3
 80063d2:	0c00      	lsrs	r0, r0, #16
 80063d4:	4463      	add	r3, ip
 80063d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80063da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80063de:	b29b      	uxth	r3, r3
 80063e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80063e4:	4576      	cmp	r6, lr
 80063e6:	f849 3b04 	str.w	r3, [r9], #4
 80063ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80063ee:	d8e5      	bhi.n	80063bc <__mdiff+0x88>
 80063f0:	1b33      	subs	r3, r6, r4
 80063f2:	3b15      	subs	r3, #21
 80063f4:	f023 0303 	bic.w	r3, r3, #3
 80063f8:	3415      	adds	r4, #21
 80063fa:	3304      	adds	r3, #4
 80063fc:	42a6      	cmp	r6, r4
 80063fe:	bf38      	it	cc
 8006400:	2304      	movcc	r3, #4
 8006402:	441d      	add	r5, r3
 8006404:	445b      	add	r3, fp
 8006406:	461e      	mov	r6, r3
 8006408:	462c      	mov	r4, r5
 800640a:	4544      	cmp	r4, r8
 800640c:	d30e      	bcc.n	800642c <__mdiff+0xf8>
 800640e:	f108 0103 	add.w	r1, r8, #3
 8006412:	1b49      	subs	r1, r1, r5
 8006414:	f021 0103 	bic.w	r1, r1, #3
 8006418:	3d03      	subs	r5, #3
 800641a:	45a8      	cmp	r8, r5
 800641c:	bf38      	it	cc
 800641e:	2100      	movcc	r1, #0
 8006420:	440b      	add	r3, r1
 8006422:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006426:	b191      	cbz	r1, 800644e <__mdiff+0x11a>
 8006428:	6117      	str	r7, [r2, #16]
 800642a:	e79d      	b.n	8006368 <__mdiff+0x34>
 800642c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006430:	46e6      	mov	lr, ip
 8006432:	0c08      	lsrs	r0, r1, #16
 8006434:	fa1c fc81 	uxtah	ip, ip, r1
 8006438:	4471      	add	r1, lr
 800643a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800643e:	b289      	uxth	r1, r1
 8006440:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006444:	f846 1b04 	str.w	r1, [r6], #4
 8006448:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800644c:	e7dd      	b.n	800640a <__mdiff+0xd6>
 800644e:	3f01      	subs	r7, #1
 8006450:	e7e7      	b.n	8006422 <__mdiff+0xee>
 8006452:	bf00      	nop
 8006454:	08007048 	.word	0x08007048
 8006458:	08007059 	.word	0x08007059

0800645c <__d2b>:
 800645c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006460:	460f      	mov	r7, r1
 8006462:	2101      	movs	r1, #1
 8006464:	ec59 8b10 	vmov	r8, r9, d0
 8006468:	4616      	mov	r6, r2
 800646a:	f7ff fcd5 	bl	8005e18 <_Balloc>
 800646e:	4604      	mov	r4, r0
 8006470:	b930      	cbnz	r0, 8006480 <__d2b+0x24>
 8006472:	4602      	mov	r2, r0
 8006474:	4b23      	ldr	r3, [pc, #140]	@ (8006504 <__d2b+0xa8>)
 8006476:	4824      	ldr	r0, [pc, #144]	@ (8006508 <__d2b+0xac>)
 8006478:	f240 310f 	movw	r1, #783	@ 0x30f
 800647c:	f000 fc48 	bl	8006d10 <__assert_func>
 8006480:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006484:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006488:	b10d      	cbz	r5, 800648e <__d2b+0x32>
 800648a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800648e:	9301      	str	r3, [sp, #4]
 8006490:	f1b8 0300 	subs.w	r3, r8, #0
 8006494:	d023      	beq.n	80064de <__d2b+0x82>
 8006496:	4668      	mov	r0, sp
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	f7ff fd84 	bl	8005fa6 <__lo0bits>
 800649e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80064a2:	b1d0      	cbz	r0, 80064da <__d2b+0x7e>
 80064a4:	f1c0 0320 	rsb	r3, r0, #32
 80064a8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ac:	430b      	orrs	r3, r1
 80064ae:	40c2      	lsrs	r2, r0
 80064b0:	6163      	str	r3, [r4, #20]
 80064b2:	9201      	str	r2, [sp, #4]
 80064b4:	9b01      	ldr	r3, [sp, #4]
 80064b6:	61a3      	str	r3, [r4, #24]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	bf0c      	ite	eq
 80064bc:	2201      	moveq	r2, #1
 80064be:	2202      	movne	r2, #2
 80064c0:	6122      	str	r2, [r4, #16]
 80064c2:	b1a5      	cbz	r5, 80064ee <__d2b+0x92>
 80064c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80064c8:	4405      	add	r5, r0
 80064ca:	603d      	str	r5, [r7, #0]
 80064cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80064d0:	6030      	str	r0, [r6, #0]
 80064d2:	4620      	mov	r0, r4
 80064d4:	b003      	add	sp, #12
 80064d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064da:	6161      	str	r1, [r4, #20]
 80064dc:	e7ea      	b.n	80064b4 <__d2b+0x58>
 80064de:	a801      	add	r0, sp, #4
 80064e0:	f7ff fd61 	bl	8005fa6 <__lo0bits>
 80064e4:	9b01      	ldr	r3, [sp, #4]
 80064e6:	6163      	str	r3, [r4, #20]
 80064e8:	3020      	adds	r0, #32
 80064ea:	2201      	movs	r2, #1
 80064ec:	e7e8      	b.n	80064c0 <__d2b+0x64>
 80064ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80064f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80064f6:	6038      	str	r0, [r7, #0]
 80064f8:	6918      	ldr	r0, [r3, #16]
 80064fa:	f7ff fd35 	bl	8005f68 <__hi0bits>
 80064fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006502:	e7e5      	b.n	80064d0 <__d2b+0x74>
 8006504:	08007048 	.word	0x08007048
 8006508:	08007059 	.word	0x08007059

0800650c <__ssputs_r>:
 800650c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006510:	688e      	ldr	r6, [r1, #8]
 8006512:	461f      	mov	r7, r3
 8006514:	42be      	cmp	r6, r7
 8006516:	680b      	ldr	r3, [r1, #0]
 8006518:	4682      	mov	sl, r0
 800651a:	460c      	mov	r4, r1
 800651c:	4690      	mov	r8, r2
 800651e:	d82d      	bhi.n	800657c <__ssputs_r+0x70>
 8006520:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006524:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006528:	d026      	beq.n	8006578 <__ssputs_r+0x6c>
 800652a:	6965      	ldr	r5, [r4, #20]
 800652c:	6909      	ldr	r1, [r1, #16]
 800652e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006532:	eba3 0901 	sub.w	r9, r3, r1
 8006536:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800653a:	1c7b      	adds	r3, r7, #1
 800653c:	444b      	add	r3, r9
 800653e:	106d      	asrs	r5, r5, #1
 8006540:	429d      	cmp	r5, r3
 8006542:	bf38      	it	cc
 8006544:	461d      	movcc	r5, r3
 8006546:	0553      	lsls	r3, r2, #21
 8006548:	d527      	bpl.n	800659a <__ssputs_r+0x8e>
 800654a:	4629      	mov	r1, r5
 800654c:	f7ff fbd8 	bl	8005d00 <_malloc_r>
 8006550:	4606      	mov	r6, r0
 8006552:	b360      	cbz	r0, 80065ae <__ssputs_r+0xa2>
 8006554:	6921      	ldr	r1, [r4, #16]
 8006556:	464a      	mov	r2, r9
 8006558:	f000 fbcc 	bl	8006cf4 <memcpy>
 800655c:	89a3      	ldrh	r3, [r4, #12]
 800655e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006562:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006566:	81a3      	strh	r3, [r4, #12]
 8006568:	6126      	str	r6, [r4, #16]
 800656a:	6165      	str	r5, [r4, #20]
 800656c:	444e      	add	r6, r9
 800656e:	eba5 0509 	sub.w	r5, r5, r9
 8006572:	6026      	str	r6, [r4, #0]
 8006574:	60a5      	str	r5, [r4, #8]
 8006576:	463e      	mov	r6, r7
 8006578:	42be      	cmp	r6, r7
 800657a:	d900      	bls.n	800657e <__ssputs_r+0x72>
 800657c:	463e      	mov	r6, r7
 800657e:	6820      	ldr	r0, [r4, #0]
 8006580:	4632      	mov	r2, r6
 8006582:	4641      	mov	r1, r8
 8006584:	f000 fb6a 	bl	8006c5c <memmove>
 8006588:	68a3      	ldr	r3, [r4, #8]
 800658a:	1b9b      	subs	r3, r3, r6
 800658c:	60a3      	str	r3, [r4, #8]
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	4433      	add	r3, r6
 8006592:	6023      	str	r3, [r4, #0]
 8006594:	2000      	movs	r0, #0
 8006596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659a:	462a      	mov	r2, r5
 800659c:	f000 fbfc 	bl	8006d98 <_realloc_r>
 80065a0:	4606      	mov	r6, r0
 80065a2:	2800      	cmp	r0, #0
 80065a4:	d1e0      	bne.n	8006568 <__ssputs_r+0x5c>
 80065a6:	6921      	ldr	r1, [r4, #16]
 80065a8:	4650      	mov	r0, sl
 80065aa:	f7ff fb35 	bl	8005c18 <_free_r>
 80065ae:	230c      	movs	r3, #12
 80065b0:	f8ca 3000 	str.w	r3, [sl]
 80065b4:	89a3      	ldrh	r3, [r4, #12]
 80065b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065ba:	81a3      	strh	r3, [r4, #12]
 80065bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065c0:	e7e9      	b.n	8006596 <__ssputs_r+0x8a>
	...

080065c4 <_svfiprintf_r>:
 80065c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c8:	4698      	mov	r8, r3
 80065ca:	898b      	ldrh	r3, [r1, #12]
 80065cc:	061b      	lsls	r3, r3, #24
 80065ce:	b09d      	sub	sp, #116	@ 0x74
 80065d0:	4607      	mov	r7, r0
 80065d2:	460d      	mov	r5, r1
 80065d4:	4614      	mov	r4, r2
 80065d6:	d510      	bpl.n	80065fa <_svfiprintf_r+0x36>
 80065d8:	690b      	ldr	r3, [r1, #16]
 80065da:	b973      	cbnz	r3, 80065fa <_svfiprintf_r+0x36>
 80065dc:	2140      	movs	r1, #64	@ 0x40
 80065de:	f7ff fb8f 	bl	8005d00 <_malloc_r>
 80065e2:	6028      	str	r0, [r5, #0]
 80065e4:	6128      	str	r0, [r5, #16]
 80065e6:	b930      	cbnz	r0, 80065f6 <_svfiprintf_r+0x32>
 80065e8:	230c      	movs	r3, #12
 80065ea:	603b      	str	r3, [r7, #0]
 80065ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065f0:	b01d      	add	sp, #116	@ 0x74
 80065f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f6:	2340      	movs	r3, #64	@ 0x40
 80065f8:	616b      	str	r3, [r5, #20]
 80065fa:	2300      	movs	r3, #0
 80065fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80065fe:	2320      	movs	r3, #32
 8006600:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006604:	f8cd 800c 	str.w	r8, [sp, #12]
 8006608:	2330      	movs	r3, #48	@ 0x30
 800660a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80067a8 <_svfiprintf_r+0x1e4>
 800660e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006612:	f04f 0901 	mov.w	r9, #1
 8006616:	4623      	mov	r3, r4
 8006618:	469a      	mov	sl, r3
 800661a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800661e:	b10a      	cbz	r2, 8006624 <_svfiprintf_r+0x60>
 8006620:	2a25      	cmp	r2, #37	@ 0x25
 8006622:	d1f9      	bne.n	8006618 <_svfiprintf_r+0x54>
 8006624:	ebba 0b04 	subs.w	fp, sl, r4
 8006628:	d00b      	beq.n	8006642 <_svfiprintf_r+0x7e>
 800662a:	465b      	mov	r3, fp
 800662c:	4622      	mov	r2, r4
 800662e:	4629      	mov	r1, r5
 8006630:	4638      	mov	r0, r7
 8006632:	f7ff ff6b 	bl	800650c <__ssputs_r>
 8006636:	3001      	adds	r0, #1
 8006638:	f000 80a7 	beq.w	800678a <_svfiprintf_r+0x1c6>
 800663c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800663e:	445a      	add	r2, fp
 8006640:	9209      	str	r2, [sp, #36]	@ 0x24
 8006642:	f89a 3000 	ldrb.w	r3, [sl]
 8006646:	2b00      	cmp	r3, #0
 8006648:	f000 809f 	beq.w	800678a <_svfiprintf_r+0x1c6>
 800664c:	2300      	movs	r3, #0
 800664e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006652:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006656:	f10a 0a01 	add.w	sl, sl, #1
 800665a:	9304      	str	r3, [sp, #16]
 800665c:	9307      	str	r3, [sp, #28]
 800665e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006662:	931a      	str	r3, [sp, #104]	@ 0x68
 8006664:	4654      	mov	r4, sl
 8006666:	2205      	movs	r2, #5
 8006668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800666c:	484e      	ldr	r0, [pc, #312]	@ (80067a8 <_svfiprintf_r+0x1e4>)
 800666e:	f7f9 fdb7 	bl	80001e0 <memchr>
 8006672:	9a04      	ldr	r2, [sp, #16]
 8006674:	b9d8      	cbnz	r0, 80066ae <_svfiprintf_r+0xea>
 8006676:	06d0      	lsls	r0, r2, #27
 8006678:	bf44      	itt	mi
 800667a:	2320      	movmi	r3, #32
 800667c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006680:	0711      	lsls	r1, r2, #28
 8006682:	bf44      	itt	mi
 8006684:	232b      	movmi	r3, #43	@ 0x2b
 8006686:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800668a:	f89a 3000 	ldrb.w	r3, [sl]
 800668e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006690:	d015      	beq.n	80066be <_svfiprintf_r+0xfa>
 8006692:	9a07      	ldr	r2, [sp, #28]
 8006694:	4654      	mov	r4, sl
 8006696:	2000      	movs	r0, #0
 8006698:	f04f 0c0a 	mov.w	ip, #10
 800669c:	4621      	mov	r1, r4
 800669e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066a2:	3b30      	subs	r3, #48	@ 0x30
 80066a4:	2b09      	cmp	r3, #9
 80066a6:	d94b      	bls.n	8006740 <_svfiprintf_r+0x17c>
 80066a8:	b1b0      	cbz	r0, 80066d8 <_svfiprintf_r+0x114>
 80066aa:	9207      	str	r2, [sp, #28]
 80066ac:	e014      	b.n	80066d8 <_svfiprintf_r+0x114>
 80066ae:	eba0 0308 	sub.w	r3, r0, r8
 80066b2:	fa09 f303 	lsl.w	r3, r9, r3
 80066b6:	4313      	orrs	r3, r2
 80066b8:	9304      	str	r3, [sp, #16]
 80066ba:	46a2      	mov	sl, r4
 80066bc:	e7d2      	b.n	8006664 <_svfiprintf_r+0xa0>
 80066be:	9b03      	ldr	r3, [sp, #12]
 80066c0:	1d19      	adds	r1, r3, #4
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	9103      	str	r1, [sp, #12]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	bfbb      	ittet	lt
 80066ca:	425b      	neglt	r3, r3
 80066cc:	f042 0202 	orrlt.w	r2, r2, #2
 80066d0:	9307      	strge	r3, [sp, #28]
 80066d2:	9307      	strlt	r3, [sp, #28]
 80066d4:	bfb8      	it	lt
 80066d6:	9204      	strlt	r2, [sp, #16]
 80066d8:	7823      	ldrb	r3, [r4, #0]
 80066da:	2b2e      	cmp	r3, #46	@ 0x2e
 80066dc:	d10a      	bne.n	80066f4 <_svfiprintf_r+0x130>
 80066de:	7863      	ldrb	r3, [r4, #1]
 80066e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80066e2:	d132      	bne.n	800674a <_svfiprintf_r+0x186>
 80066e4:	9b03      	ldr	r3, [sp, #12]
 80066e6:	1d1a      	adds	r2, r3, #4
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	9203      	str	r2, [sp, #12]
 80066ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80066f0:	3402      	adds	r4, #2
 80066f2:	9305      	str	r3, [sp, #20]
 80066f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80067b8 <_svfiprintf_r+0x1f4>
 80066f8:	7821      	ldrb	r1, [r4, #0]
 80066fa:	2203      	movs	r2, #3
 80066fc:	4650      	mov	r0, sl
 80066fe:	f7f9 fd6f 	bl	80001e0 <memchr>
 8006702:	b138      	cbz	r0, 8006714 <_svfiprintf_r+0x150>
 8006704:	9b04      	ldr	r3, [sp, #16]
 8006706:	eba0 000a 	sub.w	r0, r0, sl
 800670a:	2240      	movs	r2, #64	@ 0x40
 800670c:	4082      	lsls	r2, r0
 800670e:	4313      	orrs	r3, r2
 8006710:	3401      	adds	r4, #1
 8006712:	9304      	str	r3, [sp, #16]
 8006714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006718:	4824      	ldr	r0, [pc, #144]	@ (80067ac <_svfiprintf_r+0x1e8>)
 800671a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800671e:	2206      	movs	r2, #6
 8006720:	f7f9 fd5e 	bl	80001e0 <memchr>
 8006724:	2800      	cmp	r0, #0
 8006726:	d036      	beq.n	8006796 <_svfiprintf_r+0x1d2>
 8006728:	4b21      	ldr	r3, [pc, #132]	@ (80067b0 <_svfiprintf_r+0x1ec>)
 800672a:	bb1b      	cbnz	r3, 8006774 <_svfiprintf_r+0x1b0>
 800672c:	9b03      	ldr	r3, [sp, #12]
 800672e:	3307      	adds	r3, #7
 8006730:	f023 0307 	bic.w	r3, r3, #7
 8006734:	3308      	adds	r3, #8
 8006736:	9303      	str	r3, [sp, #12]
 8006738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800673a:	4433      	add	r3, r6
 800673c:	9309      	str	r3, [sp, #36]	@ 0x24
 800673e:	e76a      	b.n	8006616 <_svfiprintf_r+0x52>
 8006740:	fb0c 3202 	mla	r2, ip, r2, r3
 8006744:	460c      	mov	r4, r1
 8006746:	2001      	movs	r0, #1
 8006748:	e7a8      	b.n	800669c <_svfiprintf_r+0xd8>
 800674a:	2300      	movs	r3, #0
 800674c:	3401      	adds	r4, #1
 800674e:	9305      	str	r3, [sp, #20]
 8006750:	4619      	mov	r1, r3
 8006752:	f04f 0c0a 	mov.w	ip, #10
 8006756:	4620      	mov	r0, r4
 8006758:	f810 2b01 	ldrb.w	r2, [r0], #1
 800675c:	3a30      	subs	r2, #48	@ 0x30
 800675e:	2a09      	cmp	r2, #9
 8006760:	d903      	bls.n	800676a <_svfiprintf_r+0x1a6>
 8006762:	2b00      	cmp	r3, #0
 8006764:	d0c6      	beq.n	80066f4 <_svfiprintf_r+0x130>
 8006766:	9105      	str	r1, [sp, #20]
 8006768:	e7c4      	b.n	80066f4 <_svfiprintf_r+0x130>
 800676a:	fb0c 2101 	mla	r1, ip, r1, r2
 800676e:	4604      	mov	r4, r0
 8006770:	2301      	movs	r3, #1
 8006772:	e7f0      	b.n	8006756 <_svfiprintf_r+0x192>
 8006774:	ab03      	add	r3, sp, #12
 8006776:	9300      	str	r3, [sp, #0]
 8006778:	462a      	mov	r2, r5
 800677a:	4b0e      	ldr	r3, [pc, #56]	@ (80067b4 <_svfiprintf_r+0x1f0>)
 800677c:	a904      	add	r1, sp, #16
 800677e:	4638      	mov	r0, r7
 8006780:	f7fd fde6 	bl	8004350 <_printf_float>
 8006784:	1c42      	adds	r2, r0, #1
 8006786:	4606      	mov	r6, r0
 8006788:	d1d6      	bne.n	8006738 <_svfiprintf_r+0x174>
 800678a:	89ab      	ldrh	r3, [r5, #12]
 800678c:	065b      	lsls	r3, r3, #25
 800678e:	f53f af2d 	bmi.w	80065ec <_svfiprintf_r+0x28>
 8006792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006794:	e72c      	b.n	80065f0 <_svfiprintf_r+0x2c>
 8006796:	ab03      	add	r3, sp, #12
 8006798:	9300      	str	r3, [sp, #0]
 800679a:	462a      	mov	r2, r5
 800679c:	4b05      	ldr	r3, [pc, #20]	@ (80067b4 <_svfiprintf_r+0x1f0>)
 800679e:	a904      	add	r1, sp, #16
 80067a0:	4638      	mov	r0, r7
 80067a2:	f7fe f86d 	bl	8004880 <_printf_i>
 80067a6:	e7ed      	b.n	8006784 <_svfiprintf_r+0x1c0>
 80067a8:	080070b2 	.word	0x080070b2
 80067ac:	080070bc 	.word	0x080070bc
 80067b0:	08004351 	.word	0x08004351
 80067b4:	0800650d 	.word	0x0800650d
 80067b8:	080070b8 	.word	0x080070b8

080067bc <__sfputc_r>:
 80067bc:	6893      	ldr	r3, [r2, #8]
 80067be:	3b01      	subs	r3, #1
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	b410      	push	{r4}
 80067c4:	6093      	str	r3, [r2, #8]
 80067c6:	da08      	bge.n	80067da <__sfputc_r+0x1e>
 80067c8:	6994      	ldr	r4, [r2, #24]
 80067ca:	42a3      	cmp	r3, r4
 80067cc:	db01      	blt.n	80067d2 <__sfputc_r+0x16>
 80067ce:	290a      	cmp	r1, #10
 80067d0:	d103      	bne.n	80067da <__sfputc_r+0x1e>
 80067d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067d6:	f7fe bab3 	b.w	8004d40 <__swbuf_r>
 80067da:	6813      	ldr	r3, [r2, #0]
 80067dc:	1c58      	adds	r0, r3, #1
 80067de:	6010      	str	r0, [r2, #0]
 80067e0:	7019      	strb	r1, [r3, #0]
 80067e2:	4608      	mov	r0, r1
 80067e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <__sfputs_r>:
 80067ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ec:	4606      	mov	r6, r0
 80067ee:	460f      	mov	r7, r1
 80067f0:	4614      	mov	r4, r2
 80067f2:	18d5      	adds	r5, r2, r3
 80067f4:	42ac      	cmp	r4, r5
 80067f6:	d101      	bne.n	80067fc <__sfputs_r+0x12>
 80067f8:	2000      	movs	r0, #0
 80067fa:	e007      	b.n	800680c <__sfputs_r+0x22>
 80067fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006800:	463a      	mov	r2, r7
 8006802:	4630      	mov	r0, r6
 8006804:	f7ff ffda 	bl	80067bc <__sfputc_r>
 8006808:	1c43      	adds	r3, r0, #1
 800680a:	d1f3      	bne.n	80067f4 <__sfputs_r+0xa>
 800680c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006810 <_vfiprintf_r>:
 8006810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006814:	460d      	mov	r5, r1
 8006816:	b09d      	sub	sp, #116	@ 0x74
 8006818:	4614      	mov	r4, r2
 800681a:	4698      	mov	r8, r3
 800681c:	4606      	mov	r6, r0
 800681e:	b118      	cbz	r0, 8006828 <_vfiprintf_r+0x18>
 8006820:	6a03      	ldr	r3, [r0, #32]
 8006822:	b90b      	cbnz	r3, 8006828 <_vfiprintf_r+0x18>
 8006824:	f7fe f9d6 	bl	8004bd4 <__sinit>
 8006828:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800682a:	07d9      	lsls	r1, r3, #31
 800682c:	d405      	bmi.n	800683a <_vfiprintf_r+0x2a>
 800682e:	89ab      	ldrh	r3, [r5, #12]
 8006830:	059a      	lsls	r2, r3, #22
 8006832:	d402      	bmi.n	800683a <_vfiprintf_r+0x2a>
 8006834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006836:	f7fe fb94 	bl	8004f62 <__retarget_lock_acquire_recursive>
 800683a:	89ab      	ldrh	r3, [r5, #12]
 800683c:	071b      	lsls	r3, r3, #28
 800683e:	d501      	bpl.n	8006844 <_vfiprintf_r+0x34>
 8006840:	692b      	ldr	r3, [r5, #16]
 8006842:	b99b      	cbnz	r3, 800686c <_vfiprintf_r+0x5c>
 8006844:	4629      	mov	r1, r5
 8006846:	4630      	mov	r0, r6
 8006848:	f7fe fab8 	bl	8004dbc <__swsetup_r>
 800684c:	b170      	cbz	r0, 800686c <_vfiprintf_r+0x5c>
 800684e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006850:	07dc      	lsls	r4, r3, #31
 8006852:	d504      	bpl.n	800685e <_vfiprintf_r+0x4e>
 8006854:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006858:	b01d      	add	sp, #116	@ 0x74
 800685a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685e:	89ab      	ldrh	r3, [r5, #12]
 8006860:	0598      	lsls	r0, r3, #22
 8006862:	d4f7      	bmi.n	8006854 <_vfiprintf_r+0x44>
 8006864:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006866:	f7fe fb7d 	bl	8004f64 <__retarget_lock_release_recursive>
 800686a:	e7f3      	b.n	8006854 <_vfiprintf_r+0x44>
 800686c:	2300      	movs	r3, #0
 800686e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006870:	2320      	movs	r3, #32
 8006872:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006876:	f8cd 800c 	str.w	r8, [sp, #12]
 800687a:	2330      	movs	r3, #48	@ 0x30
 800687c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a2c <_vfiprintf_r+0x21c>
 8006880:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006884:	f04f 0901 	mov.w	r9, #1
 8006888:	4623      	mov	r3, r4
 800688a:	469a      	mov	sl, r3
 800688c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006890:	b10a      	cbz	r2, 8006896 <_vfiprintf_r+0x86>
 8006892:	2a25      	cmp	r2, #37	@ 0x25
 8006894:	d1f9      	bne.n	800688a <_vfiprintf_r+0x7a>
 8006896:	ebba 0b04 	subs.w	fp, sl, r4
 800689a:	d00b      	beq.n	80068b4 <_vfiprintf_r+0xa4>
 800689c:	465b      	mov	r3, fp
 800689e:	4622      	mov	r2, r4
 80068a0:	4629      	mov	r1, r5
 80068a2:	4630      	mov	r0, r6
 80068a4:	f7ff ffa1 	bl	80067ea <__sfputs_r>
 80068a8:	3001      	adds	r0, #1
 80068aa:	f000 80a7 	beq.w	80069fc <_vfiprintf_r+0x1ec>
 80068ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068b0:	445a      	add	r2, fp
 80068b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80068b4:	f89a 3000 	ldrb.w	r3, [sl]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 809f 	beq.w	80069fc <_vfiprintf_r+0x1ec>
 80068be:	2300      	movs	r3, #0
 80068c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068c8:	f10a 0a01 	add.w	sl, sl, #1
 80068cc:	9304      	str	r3, [sp, #16]
 80068ce:	9307      	str	r3, [sp, #28]
 80068d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80068d6:	4654      	mov	r4, sl
 80068d8:	2205      	movs	r2, #5
 80068da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068de:	4853      	ldr	r0, [pc, #332]	@ (8006a2c <_vfiprintf_r+0x21c>)
 80068e0:	f7f9 fc7e 	bl	80001e0 <memchr>
 80068e4:	9a04      	ldr	r2, [sp, #16]
 80068e6:	b9d8      	cbnz	r0, 8006920 <_vfiprintf_r+0x110>
 80068e8:	06d1      	lsls	r1, r2, #27
 80068ea:	bf44      	itt	mi
 80068ec:	2320      	movmi	r3, #32
 80068ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068f2:	0713      	lsls	r3, r2, #28
 80068f4:	bf44      	itt	mi
 80068f6:	232b      	movmi	r3, #43	@ 0x2b
 80068f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006900:	2b2a      	cmp	r3, #42	@ 0x2a
 8006902:	d015      	beq.n	8006930 <_vfiprintf_r+0x120>
 8006904:	9a07      	ldr	r2, [sp, #28]
 8006906:	4654      	mov	r4, sl
 8006908:	2000      	movs	r0, #0
 800690a:	f04f 0c0a 	mov.w	ip, #10
 800690e:	4621      	mov	r1, r4
 8006910:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006914:	3b30      	subs	r3, #48	@ 0x30
 8006916:	2b09      	cmp	r3, #9
 8006918:	d94b      	bls.n	80069b2 <_vfiprintf_r+0x1a2>
 800691a:	b1b0      	cbz	r0, 800694a <_vfiprintf_r+0x13a>
 800691c:	9207      	str	r2, [sp, #28]
 800691e:	e014      	b.n	800694a <_vfiprintf_r+0x13a>
 8006920:	eba0 0308 	sub.w	r3, r0, r8
 8006924:	fa09 f303 	lsl.w	r3, r9, r3
 8006928:	4313      	orrs	r3, r2
 800692a:	9304      	str	r3, [sp, #16]
 800692c:	46a2      	mov	sl, r4
 800692e:	e7d2      	b.n	80068d6 <_vfiprintf_r+0xc6>
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	1d19      	adds	r1, r3, #4
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	9103      	str	r1, [sp, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	bfbb      	ittet	lt
 800693c:	425b      	neglt	r3, r3
 800693e:	f042 0202 	orrlt.w	r2, r2, #2
 8006942:	9307      	strge	r3, [sp, #28]
 8006944:	9307      	strlt	r3, [sp, #28]
 8006946:	bfb8      	it	lt
 8006948:	9204      	strlt	r2, [sp, #16]
 800694a:	7823      	ldrb	r3, [r4, #0]
 800694c:	2b2e      	cmp	r3, #46	@ 0x2e
 800694e:	d10a      	bne.n	8006966 <_vfiprintf_r+0x156>
 8006950:	7863      	ldrb	r3, [r4, #1]
 8006952:	2b2a      	cmp	r3, #42	@ 0x2a
 8006954:	d132      	bne.n	80069bc <_vfiprintf_r+0x1ac>
 8006956:	9b03      	ldr	r3, [sp, #12]
 8006958:	1d1a      	adds	r2, r3, #4
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	9203      	str	r2, [sp, #12]
 800695e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006962:	3402      	adds	r4, #2
 8006964:	9305      	str	r3, [sp, #20]
 8006966:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a3c <_vfiprintf_r+0x22c>
 800696a:	7821      	ldrb	r1, [r4, #0]
 800696c:	2203      	movs	r2, #3
 800696e:	4650      	mov	r0, sl
 8006970:	f7f9 fc36 	bl	80001e0 <memchr>
 8006974:	b138      	cbz	r0, 8006986 <_vfiprintf_r+0x176>
 8006976:	9b04      	ldr	r3, [sp, #16]
 8006978:	eba0 000a 	sub.w	r0, r0, sl
 800697c:	2240      	movs	r2, #64	@ 0x40
 800697e:	4082      	lsls	r2, r0
 8006980:	4313      	orrs	r3, r2
 8006982:	3401      	adds	r4, #1
 8006984:	9304      	str	r3, [sp, #16]
 8006986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800698a:	4829      	ldr	r0, [pc, #164]	@ (8006a30 <_vfiprintf_r+0x220>)
 800698c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006990:	2206      	movs	r2, #6
 8006992:	f7f9 fc25 	bl	80001e0 <memchr>
 8006996:	2800      	cmp	r0, #0
 8006998:	d03f      	beq.n	8006a1a <_vfiprintf_r+0x20a>
 800699a:	4b26      	ldr	r3, [pc, #152]	@ (8006a34 <_vfiprintf_r+0x224>)
 800699c:	bb1b      	cbnz	r3, 80069e6 <_vfiprintf_r+0x1d6>
 800699e:	9b03      	ldr	r3, [sp, #12]
 80069a0:	3307      	adds	r3, #7
 80069a2:	f023 0307 	bic.w	r3, r3, #7
 80069a6:	3308      	adds	r3, #8
 80069a8:	9303      	str	r3, [sp, #12]
 80069aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ac:	443b      	add	r3, r7
 80069ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80069b0:	e76a      	b.n	8006888 <_vfiprintf_r+0x78>
 80069b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80069b6:	460c      	mov	r4, r1
 80069b8:	2001      	movs	r0, #1
 80069ba:	e7a8      	b.n	800690e <_vfiprintf_r+0xfe>
 80069bc:	2300      	movs	r3, #0
 80069be:	3401      	adds	r4, #1
 80069c0:	9305      	str	r3, [sp, #20]
 80069c2:	4619      	mov	r1, r3
 80069c4:	f04f 0c0a 	mov.w	ip, #10
 80069c8:	4620      	mov	r0, r4
 80069ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ce:	3a30      	subs	r2, #48	@ 0x30
 80069d0:	2a09      	cmp	r2, #9
 80069d2:	d903      	bls.n	80069dc <_vfiprintf_r+0x1cc>
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0c6      	beq.n	8006966 <_vfiprintf_r+0x156>
 80069d8:	9105      	str	r1, [sp, #20]
 80069da:	e7c4      	b.n	8006966 <_vfiprintf_r+0x156>
 80069dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80069e0:	4604      	mov	r4, r0
 80069e2:	2301      	movs	r3, #1
 80069e4:	e7f0      	b.n	80069c8 <_vfiprintf_r+0x1b8>
 80069e6:	ab03      	add	r3, sp, #12
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	462a      	mov	r2, r5
 80069ec:	4b12      	ldr	r3, [pc, #72]	@ (8006a38 <_vfiprintf_r+0x228>)
 80069ee:	a904      	add	r1, sp, #16
 80069f0:	4630      	mov	r0, r6
 80069f2:	f7fd fcad 	bl	8004350 <_printf_float>
 80069f6:	4607      	mov	r7, r0
 80069f8:	1c78      	adds	r0, r7, #1
 80069fa:	d1d6      	bne.n	80069aa <_vfiprintf_r+0x19a>
 80069fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069fe:	07d9      	lsls	r1, r3, #31
 8006a00:	d405      	bmi.n	8006a0e <_vfiprintf_r+0x1fe>
 8006a02:	89ab      	ldrh	r3, [r5, #12]
 8006a04:	059a      	lsls	r2, r3, #22
 8006a06:	d402      	bmi.n	8006a0e <_vfiprintf_r+0x1fe>
 8006a08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a0a:	f7fe faab 	bl	8004f64 <__retarget_lock_release_recursive>
 8006a0e:	89ab      	ldrh	r3, [r5, #12]
 8006a10:	065b      	lsls	r3, r3, #25
 8006a12:	f53f af1f 	bmi.w	8006854 <_vfiprintf_r+0x44>
 8006a16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a18:	e71e      	b.n	8006858 <_vfiprintf_r+0x48>
 8006a1a:	ab03      	add	r3, sp, #12
 8006a1c:	9300      	str	r3, [sp, #0]
 8006a1e:	462a      	mov	r2, r5
 8006a20:	4b05      	ldr	r3, [pc, #20]	@ (8006a38 <_vfiprintf_r+0x228>)
 8006a22:	a904      	add	r1, sp, #16
 8006a24:	4630      	mov	r0, r6
 8006a26:	f7fd ff2b 	bl	8004880 <_printf_i>
 8006a2a:	e7e4      	b.n	80069f6 <_vfiprintf_r+0x1e6>
 8006a2c:	080070b2 	.word	0x080070b2
 8006a30:	080070bc 	.word	0x080070bc
 8006a34:	08004351 	.word	0x08004351
 8006a38:	080067eb 	.word	0x080067eb
 8006a3c:	080070b8 	.word	0x080070b8

08006a40 <__sflush_r>:
 8006a40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a48:	0716      	lsls	r6, r2, #28
 8006a4a:	4605      	mov	r5, r0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	d454      	bmi.n	8006afa <__sflush_r+0xba>
 8006a50:	684b      	ldr	r3, [r1, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	dc02      	bgt.n	8006a5c <__sflush_r+0x1c>
 8006a56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dd48      	ble.n	8006aee <__sflush_r+0xae>
 8006a5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a5e:	2e00      	cmp	r6, #0
 8006a60:	d045      	beq.n	8006aee <__sflush_r+0xae>
 8006a62:	2300      	movs	r3, #0
 8006a64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a68:	682f      	ldr	r7, [r5, #0]
 8006a6a:	6a21      	ldr	r1, [r4, #32]
 8006a6c:	602b      	str	r3, [r5, #0]
 8006a6e:	d030      	beq.n	8006ad2 <__sflush_r+0x92>
 8006a70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a72:	89a3      	ldrh	r3, [r4, #12]
 8006a74:	0759      	lsls	r1, r3, #29
 8006a76:	d505      	bpl.n	8006a84 <__sflush_r+0x44>
 8006a78:	6863      	ldr	r3, [r4, #4]
 8006a7a:	1ad2      	subs	r2, r2, r3
 8006a7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a7e:	b10b      	cbz	r3, 8006a84 <__sflush_r+0x44>
 8006a80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a82:	1ad2      	subs	r2, r2, r3
 8006a84:	2300      	movs	r3, #0
 8006a86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a88:	6a21      	ldr	r1, [r4, #32]
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	47b0      	blx	r6
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	89a3      	ldrh	r3, [r4, #12]
 8006a92:	d106      	bne.n	8006aa2 <__sflush_r+0x62>
 8006a94:	6829      	ldr	r1, [r5, #0]
 8006a96:	291d      	cmp	r1, #29
 8006a98:	d82b      	bhi.n	8006af2 <__sflush_r+0xb2>
 8006a9a:	4a2a      	ldr	r2, [pc, #168]	@ (8006b44 <__sflush_r+0x104>)
 8006a9c:	40ca      	lsrs	r2, r1
 8006a9e:	07d6      	lsls	r6, r2, #31
 8006aa0:	d527      	bpl.n	8006af2 <__sflush_r+0xb2>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	6062      	str	r2, [r4, #4]
 8006aa6:	04d9      	lsls	r1, r3, #19
 8006aa8:	6922      	ldr	r2, [r4, #16]
 8006aaa:	6022      	str	r2, [r4, #0]
 8006aac:	d504      	bpl.n	8006ab8 <__sflush_r+0x78>
 8006aae:	1c42      	adds	r2, r0, #1
 8006ab0:	d101      	bne.n	8006ab6 <__sflush_r+0x76>
 8006ab2:	682b      	ldr	r3, [r5, #0]
 8006ab4:	b903      	cbnz	r3, 8006ab8 <__sflush_r+0x78>
 8006ab6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ab8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006aba:	602f      	str	r7, [r5, #0]
 8006abc:	b1b9      	cbz	r1, 8006aee <__sflush_r+0xae>
 8006abe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ac2:	4299      	cmp	r1, r3
 8006ac4:	d002      	beq.n	8006acc <__sflush_r+0x8c>
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f7ff f8a6 	bl	8005c18 <_free_r>
 8006acc:	2300      	movs	r3, #0
 8006ace:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ad0:	e00d      	b.n	8006aee <__sflush_r+0xae>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b0      	blx	r6
 8006ad8:	4602      	mov	r2, r0
 8006ada:	1c50      	adds	r0, r2, #1
 8006adc:	d1c9      	bne.n	8006a72 <__sflush_r+0x32>
 8006ade:	682b      	ldr	r3, [r5, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d0c6      	beq.n	8006a72 <__sflush_r+0x32>
 8006ae4:	2b1d      	cmp	r3, #29
 8006ae6:	d001      	beq.n	8006aec <__sflush_r+0xac>
 8006ae8:	2b16      	cmp	r3, #22
 8006aea:	d11e      	bne.n	8006b2a <__sflush_r+0xea>
 8006aec:	602f      	str	r7, [r5, #0]
 8006aee:	2000      	movs	r0, #0
 8006af0:	e022      	b.n	8006b38 <__sflush_r+0xf8>
 8006af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006af6:	b21b      	sxth	r3, r3
 8006af8:	e01b      	b.n	8006b32 <__sflush_r+0xf2>
 8006afa:	690f      	ldr	r7, [r1, #16]
 8006afc:	2f00      	cmp	r7, #0
 8006afe:	d0f6      	beq.n	8006aee <__sflush_r+0xae>
 8006b00:	0793      	lsls	r3, r2, #30
 8006b02:	680e      	ldr	r6, [r1, #0]
 8006b04:	bf08      	it	eq
 8006b06:	694b      	ldreq	r3, [r1, #20]
 8006b08:	600f      	str	r7, [r1, #0]
 8006b0a:	bf18      	it	ne
 8006b0c:	2300      	movne	r3, #0
 8006b0e:	eba6 0807 	sub.w	r8, r6, r7
 8006b12:	608b      	str	r3, [r1, #8]
 8006b14:	f1b8 0f00 	cmp.w	r8, #0
 8006b18:	dde9      	ble.n	8006aee <__sflush_r+0xae>
 8006b1a:	6a21      	ldr	r1, [r4, #32]
 8006b1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b1e:	4643      	mov	r3, r8
 8006b20:	463a      	mov	r2, r7
 8006b22:	4628      	mov	r0, r5
 8006b24:	47b0      	blx	r6
 8006b26:	2800      	cmp	r0, #0
 8006b28:	dc08      	bgt.n	8006b3c <__sflush_r+0xfc>
 8006b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b3c:	4407      	add	r7, r0
 8006b3e:	eba8 0800 	sub.w	r8, r8, r0
 8006b42:	e7e7      	b.n	8006b14 <__sflush_r+0xd4>
 8006b44:	20400001 	.word	0x20400001

08006b48 <_fflush_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	690b      	ldr	r3, [r1, #16]
 8006b4c:	4605      	mov	r5, r0
 8006b4e:	460c      	mov	r4, r1
 8006b50:	b913      	cbnz	r3, 8006b58 <_fflush_r+0x10>
 8006b52:	2500      	movs	r5, #0
 8006b54:	4628      	mov	r0, r5
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	b118      	cbz	r0, 8006b62 <_fflush_r+0x1a>
 8006b5a:	6a03      	ldr	r3, [r0, #32]
 8006b5c:	b90b      	cbnz	r3, 8006b62 <_fflush_r+0x1a>
 8006b5e:	f7fe f839 	bl	8004bd4 <__sinit>
 8006b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0f3      	beq.n	8006b52 <_fflush_r+0xa>
 8006b6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b6c:	07d0      	lsls	r0, r2, #31
 8006b6e:	d404      	bmi.n	8006b7a <_fflush_r+0x32>
 8006b70:	0599      	lsls	r1, r3, #22
 8006b72:	d402      	bmi.n	8006b7a <_fflush_r+0x32>
 8006b74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b76:	f7fe f9f4 	bl	8004f62 <__retarget_lock_acquire_recursive>
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	f7ff ff5f 	bl	8006a40 <__sflush_r>
 8006b82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b84:	07da      	lsls	r2, r3, #31
 8006b86:	4605      	mov	r5, r0
 8006b88:	d4e4      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	059b      	lsls	r3, r3, #22
 8006b8e:	d4e1      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b92:	f7fe f9e7 	bl	8004f64 <__retarget_lock_release_recursive>
 8006b96:	e7dd      	b.n	8006b54 <_fflush_r+0xc>

08006b98 <__swhatbuf_r>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ba0:	2900      	cmp	r1, #0
 8006ba2:	b096      	sub	sp, #88	@ 0x58
 8006ba4:	4615      	mov	r5, r2
 8006ba6:	461e      	mov	r6, r3
 8006ba8:	da0d      	bge.n	8006bc6 <__swhatbuf_r+0x2e>
 8006baa:	89a3      	ldrh	r3, [r4, #12]
 8006bac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006bb0:	f04f 0100 	mov.w	r1, #0
 8006bb4:	bf14      	ite	ne
 8006bb6:	2340      	movne	r3, #64	@ 0x40
 8006bb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	6031      	str	r1, [r6, #0]
 8006bc0:	602b      	str	r3, [r5, #0]
 8006bc2:	b016      	add	sp, #88	@ 0x58
 8006bc4:	bd70      	pop	{r4, r5, r6, pc}
 8006bc6:	466a      	mov	r2, sp
 8006bc8:	f000 f862 	bl	8006c90 <_fstat_r>
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	dbec      	blt.n	8006baa <__swhatbuf_r+0x12>
 8006bd0:	9901      	ldr	r1, [sp, #4]
 8006bd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006bd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006bda:	4259      	negs	r1, r3
 8006bdc:	4159      	adcs	r1, r3
 8006bde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006be2:	e7eb      	b.n	8006bbc <__swhatbuf_r+0x24>

08006be4 <__smakebuf_r>:
 8006be4:	898b      	ldrh	r3, [r1, #12]
 8006be6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006be8:	079d      	lsls	r5, r3, #30
 8006bea:	4606      	mov	r6, r0
 8006bec:	460c      	mov	r4, r1
 8006bee:	d507      	bpl.n	8006c00 <__smakebuf_r+0x1c>
 8006bf0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	6123      	str	r3, [r4, #16]
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	6163      	str	r3, [r4, #20]
 8006bfc:	b003      	add	sp, #12
 8006bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c00:	ab01      	add	r3, sp, #4
 8006c02:	466a      	mov	r2, sp
 8006c04:	f7ff ffc8 	bl	8006b98 <__swhatbuf_r>
 8006c08:	9f00      	ldr	r7, [sp, #0]
 8006c0a:	4605      	mov	r5, r0
 8006c0c:	4639      	mov	r1, r7
 8006c0e:	4630      	mov	r0, r6
 8006c10:	f7ff f876 	bl	8005d00 <_malloc_r>
 8006c14:	b948      	cbnz	r0, 8006c2a <__smakebuf_r+0x46>
 8006c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c1a:	059a      	lsls	r2, r3, #22
 8006c1c:	d4ee      	bmi.n	8006bfc <__smakebuf_r+0x18>
 8006c1e:	f023 0303 	bic.w	r3, r3, #3
 8006c22:	f043 0302 	orr.w	r3, r3, #2
 8006c26:	81a3      	strh	r3, [r4, #12]
 8006c28:	e7e2      	b.n	8006bf0 <__smakebuf_r+0xc>
 8006c2a:	89a3      	ldrh	r3, [r4, #12]
 8006c2c:	6020      	str	r0, [r4, #0]
 8006c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c32:	81a3      	strh	r3, [r4, #12]
 8006c34:	9b01      	ldr	r3, [sp, #4]
 8006c36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c3a:	b15b      	cbz	r3, 8006c54 <__smakebuf_r+0x70>
 8006c3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c40:	4630      	mov	r0, r6
 8006c42:	f000 f837 	bl	8006cb4 <_isatty_r>
 8006c46:	b128      	cbz	r0, 8006c54 <__smakebuf_r+0x70>
 8006c48:	89a3      	ldrh	r3, [r4, #12]
 8006c4a:	f023 0303 	bic.w	r3, r3, #3
 8006c4e:	f043 0301 	orr.w	r3, r3, #1
 8006c52:	81a3      	strh	r3, [r4, #12]
 8006c54:	89a3      	ldrh	r3, [r4, #12]
 8006c56:	431d      	orrs	r5, r3
 8006c58:	81a5      	strh	r5, [r4, #12]
 8006c5a:	e7cf      	b.n	8006bfc <__smakebuf_r+0x18>

08006c5c <memmove>:
 8006c5c:	4288      	cmp	r0, r1
 8006c5e:	b510      	push	{r4, lr}
 8006c60:	eb01 0402 	add.w	r4, r1, r2
 8006c64:	d902      	bls.n	8006c6c <memmove+0x10>
 8006c66:	4284      	cmp	r4, r0
 8006c68:	4623      	mov	r3, r4
 8006c6a:	d807      	bhi.n	8006c7c <memmove+0x20>
 8006c6c:	1e43      	subs	r3, r0, #1
 8006c6e:	42a1      	cmp	r1, r4
 8006c70:	d008      	beq.n	8006c84 <memmove+0x28>
 8006c72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c7a:	e7f8      	b.n	8006c6e <memmove+0x12>
 8006c7c:	4402      	add	r2, r0
 8006c7e:	4601      	mov	r1, r0
 8006c80:	428a      	cmp	r2, r1
 8006c82:	d100      	bne.n	8006c86 <memmove+0x2a>
 8006c84:	bd10      	pop	{r4, pc}
 8006c86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c8e:	e7f7      	b.n	8006c80 <memmove+0x24>

08006c90 <_fstat_r>:
 8006c90:	b538      	push	{r3, r4, r5, lr}
 8006c92:	4d07      	ldr	r5, [pc, #28]	@ (8006cb0 <_fstat_r+0x20>)
 8006c94:	2300      	movs	r3, #0
 8006c96:	4604      	mov	r4, r0
 8006c98:	4608      	mov	r0, r1
 8006c9a:	4611      	mov	r1, r2
 8006c9c:	602b      	str	r3, [r5, #0]
 8006c9e:	f7fc fec6 	bl	8003a2e <_fstat>
 8006ca2:	1c43      	adds	r3, r0, #1
 8006ca4:	d102      	bne.n	8006cac <_fstat_r+0x1c>
 8006ca6:	682b      	ldr	r3, [r5, #0]
 8006ca8:	b103      	cbz	r3, 8006cac <_fstat_r+0x1c>
 8006caa:	6023      	str	r3, [r4, #0]
 8006cac:	bd38      	pop	{r3, r4, r5, pc}
 8006cae:	bf00      	nop
 8006cb0:	20000470 	.word	0x20000470

08006cb4 <_isatty_r>:
 8006cb4:	b538      	push	{r3, r4, r5, lr}
 8006cb6:	4d06      	ldr	r5, [pc, #24]	@ (8006cd0 <_isatty_r+0x1c>)
 8006cb8:	2300      	movs	r3, #0
 8006cba:	4604      	mov	r4, r0
 8006cbc:	4608      	mov	r0, r1
 8006cbe:	602b      	str	r3, [r5, #0]
 8006cc0:	f7fc fec3 	bl	8003a4a <_isatty>
 8006cc4:	1c43      	adds	r3, r0, #1
 8006cc6:	d102      	bne.n	8006cce <_isatty_r+0x1a>
 8006cc8:	682b      	ldr	r3, [r5, #0]
 8006cca:	b103      	cbz	r3, 8006cce <_isatty_r+0x1a>
 8006ccc:	6023      	str	r3, [r4, #0]
 8006cce:	bd38      	pop	{r3, r4, r5, pc}
 8006cd0:	20000470 	.word	0x20000470

08006cd4 <_sbrk_r>:
 8006cd4:	b538      	push	{r3, r4, r5, lr}
 8006cd6:	4d06      	ldr	r5, [pc, #24]	@ (8006cf0 <_sbrk_r+0x1c>)
 8006cd8:	2300      	movs	r3, #0
 8006cda:	4604      	mov	r4, r0
 8006cdc:	4608      	mov	r0, r1
 8006cde:	602b      	str	r3, [r5, #0]
 8006ce0:	f7fa fcea 	bl	80016b8 <_sbrk>
 8006ce4:	1c43      	adds	r3, r0, #1
 8006ce6:	d102      	bne.n	8006cee <_sbrk_r+0x1a>
 8006ce8:	682b      	ldr	r3, [r5, #0]
 8006cea:	b103      	cbz	r3, 8006cee <_sbrk_r+0x1a>
 8006cec:	6023      	str	r3, [r4, #0]
 8006cee:	bd38      	pop	{r3, r4, r5, pc}
 8006cf0:	20000470 	.word	0x20000470

08006cf4 <memcpy>:
 8006cf4:	440a      	add	r2, r1
 8006cf6:	4291      	cmp	r1, r2
 8006cf8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006cfc:	d100      	bne.n	8006d00 <memcpy+0xc>
 8006cfe:	4770      	bx	lr
 8006d00:	b510      	push	{r4, lr}
 8006d02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d0a:	4291      	cmp	r1, r2
 8006d0c:	d1f9      	bne.n	8006d02 <memcpy+0xe>
 8006d0e:	bd10      	pop	{r4, pc}

08006d10 <__assert_func>:
 8006d10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d12:	4614      	mov	r4, r2
 8006d14:	461a      	mov	r2, r3
 8006d16:	4b09      	ldr	r3, [pc, #36]	@ (8006d3c <__assert_func+0x2c>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4605      	mov	r5, r0
 8006d1c:	68d8      	ldr	r0, [r3, #12]
 8006d1e:	b14c      	cbz	r4, 8006d34 <__assert_func+0x24>
 8006d20:	4b07      	ldr	r3, [pc, #28]	@ (8006d40 <__assert_func+0x30>)
 8006d22:	9100      	str	r1, [sp, #0]
 8006d24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006d28:	4906      	ldr	r1, [pc, #24]	@ (8006d44 <__assert_func+0x34>)
 8006d2a:	462b      	mov	r3, r5
 8006d2c:	f000 f870 	bl	8006e10 <fiprintf>
 8006d30:	f000 f880 	bl	8006e34 <abort>
 8006d34:	4b04      	ldr	r3, [pc, #16]	@ (8006d48 <__assert_func+0x38>)
 8006d36:	461c      	mov	r4, r3
 8006d38:	e7f3      	b.n	8006d22 <__assert_func+0x12>
 8006d3a:	bf00      	nop
 8006d3c:	20000018 	.word	0x20000018
 8006d40:	080070cd 	.word	0x080070cd
 8006d44:	080070da 	.word	0x080070da
 8006d48:	08007108 	.word	0x08007108

08006d4c <_calloc_r>:
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	fba1 5402 	umull	r5, r4, r1, r2
 8006d52:	b934      	cbnz	r4, 8006d62 <_calloc_r+0x16>
 8006d54:	4629      	mov	r1, r5
 8006d56:	f7fe ffd3 	bl	8005d00 <_malloc_r>
 8006d5a:	4606      	mov	r6, r0
 8006d5c:	b928      	cbnz	r0, 8006d6a <_calloc_r+0x1e>
 8006d5e:	4630      	mov	r0, r6
 8006d60:	bd70      	pop	{r4, r5, r6, pc}
 8006d62:	220c      	movs	r2, #12
 8006d64:	6002      	str	r2, [r0, #0]
 8006d66:	2600      	movs	r6, #0
 8006d68:	e7f9      	b.n	8006d5e <_calloc_r+0x12>
 8006d6a:	462a      	mov	r2, r5
 8006d6c:	4621      	mov	r1, r4
 8006d6e:	f7fe f87b 	bl	8004e68 <memset>
 8006d72:	e7f4      	b.n	8006d5e <_calloc_r+0x12>

08006d74 <__ascii_mbtowc>:
 8006d74:	b082      	sub	sp, #8
 8006d76:	b901      	cbnz	r1, 8006d7a <__ascii_mbtowc+0x6>
 8006d78:	a901      	add	r1, sp, #4
 8006d7a:	b142      	cbz	r2, 8006d8e <__ascii_mbtowc+0x1a>
 8006d7c:	b14b      	cbz	r3, 8006d92 <__ascii_mbtowc+0x1e>
 8006d7e:	7813      	ldrb	r3, [r2, #0]
 8006d80:	600b      	str	r3, [r1, #0]
 8006d82:	7812      	ldrb	r2, [r2, #0]
 8006d84:	1e10      	subs	r0, r2, #0
 8006d86:	bf18      	it	ne
 8006d88:	2001      	movne	r0, #1
 8006d8a:	b002      	add	sp, #8
 8006d8c:	4770      	bx	lr
 8006d8e:	4610      	mov	r0, r2
 8006d90:	e7fb      	b.n	8006d8a <__ascii_mbtowc+0x16>
 8006d92:	f06f 0001 	mvn.w	r0, #1
 8006d96:	e7f8      	b.n	8006d8a <__ascii_mbtowc+0x16>

08006d98 <_realloc_r>:
 8006d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9c:	4607      	mov	r7, r0
 8006d9e:	4614      	mov	r4, r2
 8006da0:	460d      	mov	r5, r1
 8006da2:	b921      	cbnz	r1, 8006dae <_realloc_r+0x16>
 8006da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006da8:	4611      	mov	r1, r2
 8006daa:	f7fe bfa9 	b.w	8005d00 <_malloc_r>
 8006dae:	b92a      	cbnz	r2, 8006dbc <_realloc_r+0x24>
 8006db0:	f7fe ff32 	bl	8005c18 <_free_r>
 8006db4:	4625      	mov	r5, r4
 8006db6:	4628      	mov	r0, r5
 8006db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dbc:	f000 f841 	bl	8006e42 <_malloc_usable_size_r>
 8006dc0:	4284      	cmp	r4, r0
 8006dc2:	4606      	mov	r6, r0
 8006dc4:	d802      	bhi.n	8006dcc <_realloc_r+0x34>
 8006dc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006dca:	d8f4      	bhi.n	8006db6 <_realloc_r+0x1e>
 8006dcc:	4621      	mov	r1, r4
 8006dce:	4638      	mov	r0, r7
 8006dd0:	f7fe ff96 	bl	8005d00 <_malloc_r>
 8006dd4:	4680      	mov	r8, r0
 8006dd6:	b908      	cbnz	r0, 8006ddc <_realloc_r+0x44>
 8006dd8:	4645      	mov	r5, r8
 8006dda:	e7ec      	b.n	8006db6 <_realloc_r+0x1e>
 8006ddc:	42b4      	cmp	r4, r6
 8006dde:	4622      	mov	r2, r4
 8006de0:	4629      	mov	r1, r5
 8006de2:	bf28      	it	cs
 8006de4:	4632      	movcs	r2, r6
 8006de6:	f7ff ff85 	bl	8006cf4 <memcpy>
 8006dea:	4629      	mov	r1, r5
 8006dec:	4638      	mov	r0, r7
 8006dee:	f7fe ff13 	bl	8005c18 <_free_r>
 8006df2:	e7f1      	b.n	8006dd8 <_realloc_r+0x40>

08006df4 <__ascii_wctomb>:
 8006df4:	4603      	mov	r3, r0
 8006df6:	4608      	mov	r0, r1
 8006df8:	b141      	cbz	r1, 8006e0c <__ascii_wctomb+0x18>
 8006dfa:	2aff      	cmp	r2, #255	@ 0xff
 8006dfc:	d904      	bls.n	8006e08 <__ascii_wctomb+0x14>
 8006dfe:	228a      	movs	r2, #138	@ 0x8a
 8006e00:	601a      	str	r2, [r3, #0]
 8006e02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e06:	4770      	bx	lr
 8006e08:	700a      	strb	r2, [r1, #0]
 8006e0a:	2001      	movs	r0, #1
 8006e0c:	4770      	bx	lr
	...

08006e10 <fiprintf>:
 8006e10:	b40e      	push	{r1, r2, r3}
 8006e12:	b503      	push	{r0, r1, lr}
 8006e14:	4601      	mov	r1, r0
 8006e16:	ab03      	add	r3, sp, #12
 8006e18:	4805      	ldr	r0, [pc, #20]	@ (8006e30 <fiprintf+0x20>)
 8006e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e1e:	6800      	ldr	r0, [r0, #0]
 8006e20:	9301      	str	r3, [sp, #4]
 8006e22:	f7ff fcf5 	bl	8006810 <_vfiprintf_r>
 8006e26:	b002      	add	sp, #8
 8006e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e2c:	b003      	add	sp, #12
 8006e2e:	4770      	bx	lr
 8006e30:	20000018 	.word	0x20000018

08006e34 <abort>:
 8006e34:	b508      	push	{r3, lr}
 8006e36:	2006      	movs	r0, #6
 8006e38:	f000 f834 	bl	8006ea4 <raise>
 8006e3c:	2001      	movs	r0, #1
 8006e3e:	f000 f855 	bl	8006eec <_exit>

08006e42 <_malloc_usable_size_r>:
 8006e42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e46:	1f18      	subs	r0, r3, #4
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	bfbc      	itt	lt
 8006e4c:	580b      	ldrlt	r3, [r1, r0]
 8006e4e:	18c0      	addlt	r0, r0, r3
 8006e50:	4770      	bx	lr

08006e52 <_raise_r>:
 8006e52:	291f      	cmp	r1, #31
 8006e54:	b538      	push	{r3, r4, r5, lr}
 8006e56:	4605      	mov	r5, r0
 8006e58:	460c      	mov	r4, r1
 8006e5a:	d904      	bls.n	8006e66 <_raise_r+0x14>
 8006e5c:	2316      	movs	r3, #22
 8006e5e:	6003      	str	r3, [r0, #0]
 8006e60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e64:	bd38      	pop	{r3, r4, r5, pc}
 8006e66:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006e68:	b112      	cbz	r2, 8006e70 <_raise_r+0x1e>
 8006e6a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e6e:	b94b      	cbnz	r3, 8006e84 <_raise_r+0x32>
 8006e70:	4628      	mov	r0, r5
 8006e72:	f000 f831 	bl	8006ed8 <_getpid_r>
 8006e76:	4622      	mov	r2, r4
 8006e78:	4601      	mov	r1, r0
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e80:	f000 b818 	b.w	8006eb4 <_kill_r>
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d00a      	beq.n	8006e9e <_raise_r+0x4c>
 8006e88:	1c59      	adds	r1, r3, #1
 8006e8a:	d103      	bne.n	8006e94 <_raise_r+0x42>
 8006e8c:	2316      	movs	r3, #22
 8006e8e:	6003      	str	r3, [r0, #0]
 8006e90:	2001      	movs	r0, #1
 8006e92:	e7e7      	b.n	8006e64 <_raise_r+0x12>
 8006e94:	2100      	movs	r1, #0
 8006e96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	4798      	blx	r3
 8006e9e:	2000      	movs	r0, #0
 8006ea0:	e7e0      	b.n	8006e64 <_raise_r+0x12>
	...

08006ea4 <raise>:
 8006ea4:	4b02      	ldr	r3, [pc, #8]	@ (8006eb0 <raise+0xc>)
 8006ea6:	4601      	mov	r1, r0
 8006ea8:	6818      	ldr	r0, [r3, #0]
 8006eaa:	f7ff bfd2 	b.w	8006e52 <_raise_r>
 8006eae:	bf00      	nop
 8006eb0:	20000018 	.word	0x20000018

08006eb4 <_kill_r>:
 8006eb4:	b538      	push	{r3, r4, r5, lr}
 8006eb6:	4d07      	ldr	r5, [pc, #28]	@ (8006ed4 <_kill_r+0x20>)
 8006eb8:	2300      	movs	r3, #0
 8006eba:	4604      	mov	r4, r0
 8006ebc:	4608      	mov	r0, r1
 8006ebe:	4611      	mov	r1, r2
 8006ec0:	602b      	str	r3, [r5, #0]
 8006ec2:	f000 f80b 	bl	8006edc <_kill>
 8006ec6:	1c43      	adds	r3, r0, #1
 8006ec8:	d102      	bne.n	8006ed0 <_kill_r+0x1c>
 8006eca:	682b      	ldr	r3, [r5, #0]
 8006ecc:	b103      	cbz	r3, 8006ed0 <_kill_r+0x1c>
 8006ece:	6023      	str	r3, [r4, #0]
 8006ed0:	bd38      	pop	{r3, r4, r5, pc}
 8006ed2:	bf00      	nop
 8006ed4:	20000470 	.word	0x20000470

08006ed8 <_getpid_r>:
 8006ed8:	f7fc bd86 	b.w	80039e8 <_getpid>

08006edc <_kill>:
 8006edc:	4b02      	ldr	r3, [pc, #8]	@ (8006ee8 <_kill+0xc>)
 8006ede:	2258      	movs	r2, #88	@ 0x58
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ee6:	4770      	bx	lr
 8006ee8:	20000470 	.word	0x20000470

08006eec <_exit>:
 8006eec:	e7fe      	b.n	8006eec <_exit>
	...

08006ef0 <_init>:
 8006ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef2:	bf00      	nop
 8006ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ef6:	bc08      	pop	{r3}
 8006ef8:	469e      	mov	lr, r3
 8006efa:	4770      	bx	lr

08006efc <_fini>:
 8006efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efe:	bf00      	nop
 8006f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f02:	bc08      	pop	{r3}
 8006f04:	469e      	mov	lr, r3
 8006f06:	4770      	bx	lr
