Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 16:58:25 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file digilent_arty_s7_timing_synth.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.301       -2.895                     10                10808        0.007        0.000                      0                10808        0.264        0.000                       0                  4278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout1             {0.000 2.500}        5.000           200.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.788        0.000                      0                    7        0.150        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                  -0.301       -2.895                     10                10787        0.007        0.000                      0                10787        3.750        0.000                       0                  4173  
  soc_crg_clkout1                                                                                                                                                               2.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.087        0.000                      0                   14        0.007        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.496ns (59.759%)  route 0.334ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.654    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.750 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.334    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.042    soc_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     3.538 r  FDCE/Q
                         net (fo=1, unplaced)         0.334     3.872    soc_builder_basesoc_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.574    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.665 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.104    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.204 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    12.643    soc_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.254    12.897    
                         clock uncertainty           -0.035    12.862    
                         FDCE (Setup_fdce_C_D)       -0.202    12.660    FDCE_1
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  8.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.657    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.683 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.797    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.956    soc_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     1.114 r  FDCE/Q
                         net (fo=1, unplaced)         0.141     1.254    soc_builder_basesoc_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.705    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     0.993    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.049 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.308    soc_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.207     1.101    
                         FDCE (Hold_fdce_C_D)         0.004     1.105    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845                clk100_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :           10  Failing Endpoints,  Worst Slack       -0.301ns,  Total Violation       -2.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 4.308ns (45.188%)  route 5.225ns (54.812%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.654    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.750 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.334    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.042    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.130 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.800     3.930    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     4.026 r  BUFG/O
                         net (fo=4171, unplaced)      0.800     4.826    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
                         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.280 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[6]
                         net (fo=1, unplaced)         0.800     8.079    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     8.203 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, unplaced)         0.000     8.203    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.753 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.762    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.012 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, unplaced)        0.495     9.507    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
                         LUT6 (Prop_lut6_I2_O)        0.310     9.817 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidLatch_i_1/O
                         net (fo=48, unplaced)        0.530    10.347    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidPatched
                         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]_i_5/O
                         net (fo=13, unplaced)        1.161    11.632    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.756 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]_i_4/O
                         net (fo=9, unplaced)         0.490    12.246    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]_i_4_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    12.370 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]_i_8/O
                         net (fo=6, unplaced)         0.481    12.851    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.975 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]_i_3/O
                         net (fo=2, unplaced)         0.460    13.435    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    13.559 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, unplaced)         0.800    14.359    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
                         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.574    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.665 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.104    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.204 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    12.643    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.726 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.486    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    13.577 r  BUFG/O
                         net (fo=4171, unplaced)      0.655    14.231    VexRiscv/stageB_flusher_counter_reg[7]_inv
                         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.449    14.681    
                         clock uncertainty           -0.057    14.624    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.058    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                 -0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.657    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.683 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.797    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.956    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.006 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.343    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.369 r  BUFG/O
                         net (fo=4171, unplaced)      0.210     1.579    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.720 r  FDPE/Q
                         net (fo=1, unplaced)         0.081     1.801    soc_builder_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.705    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     0.993    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.049 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.308    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.716    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.745 r  BUFG/O
                         net (fo=4171, unplaced)      0.355     2.100    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism             -0.376     1.724    
                         FDPE (Hold_fdpe_C_D)         0.070     1.794    FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000              PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                storage_1_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000              PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.648ns  (logic 0.456ns (70.370%)  route 0.192ns (29.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.654    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.750 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.334    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     2.458 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.042    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.130 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.800     3.930    soc_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.096     4.026 r  BUFG_4/O
                         net (fo=8, unplaced)         0.584     4.610    idelay_clk
                         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     5.066 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.192     5.258    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     3.574    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     3.665 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.104    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100     4.204 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439     4.643    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     4.726 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.760     5.486    soc_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.091     5.577 r  BUFG_4/O
                         net (fo=8, unplaced)         0.439     6.016    idelay_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.449     6.465    
                         clock uncertainty           -0.053     6.412    
                         FDPE (Setup_fdpe_C_D)       -0.067     6.345    FDPE_9
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  1.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.657    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.683 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.797    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.956    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.006 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.337     1.343    soc_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.026     1.369 r  BUFG_4/O
                         net (fo=8, unplaced)         0.114     1.483    idelay_clk
                         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.081     1.705    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.705    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     0.993    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.049 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.308    soc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.355     1.716    soc_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.029     1.745 r  BUFG_4/O
                         net (fo=8, unplaced)         0.259     2.004    idelay_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.376     1.628    
                         FDPE (Hold_fdpe_C_D)         0.070     1.698    FDPE_9
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_8/C



