{
  "design": {
    "design_info": {
      "boundary_crc": "0x9DC30357A392FC54",
      "device": "xc7vx485tffg1157-1",
      "gen_directory": "../../../../ADC_IP.gen/sources_1/bd/ADC_8_bits",
      "name": "ADC_8_bits",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "xadc_wiz_0": "",
      "clk_wiz_0": "",
      "xlslice_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": ""
    },
    "ports": {
      "data_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "reset_i": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clock_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ADC_8_bits_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "VN_i": {
        "direction": "I"
      },
      "VP_i": {
        "direction": "I"
      }
    },
    "components": {
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "ip_revision": "11",
        "xci_name": "ADC_8_bits_xadc_wiz_0_0",
        "xci_path": "ip\\ADC_8_bits_xadc_wiz_0_0\\ADC_8_bits_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ENABLE_RESET": {
            "value": "true"
          },
          "INTERFACE_SELECTION": {
            "value": "ENABLE_DRP"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VAUXP1_VAUXN1"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "ADC_8_bits_clk_wiz_0_0",
        "xci_path": "ip\\ADC_8_bits_clk_wiz_0_0\\ADC_8_bits_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "290.478"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "133.882"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.625"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "78.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "2"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "ADC_8_bits_xlslice_0_0",
        "xci_path": "ip\\ADC_8_bits_xlslice_0_0\\ADC_8_bits_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "ADC_8_bits_xlconstant_0_0",
        "xci_path": "ip\\ADC_8_bits_xlconstant_0_0\\ADC_8_bits_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "ADC_8_bits_xlconstant_1_0",
        "xci_path": "ip\\ADC_8_bits_xlconstant_1_0\\ADC_8_bits_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "17"
          },
          "CONST_WIDTH": {
            "value": "7"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "ADC_8_bits_xlconstant_2_0",
        "xci_path": "ip\\ADC_8_bits_xlconstant_2_0\\ADC_8_bits_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clock_i",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "xadc_wiz_0/dclk_in"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_i",
          "clk_wiz_0/reset",
          "xadc_wiz_0/reset_in"
        ]
      },
      "vauxn1_1_1": {
        "ports": [
          "VN_i",
          "xadc_wiz_0/vauxn1"
        ]
      },
      "vauxp1_0_1": {
        "ports": [
          "VP_i",
          "xadc_wiz_0/vauxp1"
        ]
      },
      "xadc_wiz_0_do_out": {
        "ports": [
          "xadc_wiz_0/do_out",
          "xlslice_0/Din"
        ]
      },
      "xadc_wiz_0_eoc_out": {
        "ports": [
          "xadc_wiz_0/eoc_out",
          "xadc_wiz_0/den_in"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xadc_wiz_0/di_in"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xadc_wiz_0/daddr_in"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xadc_wiz_0/vp_in",
          "xadc_wiz_0/vn_in",
          "xadc_wiz_0/dwe_in"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "data_o"
        ]
      }
    }
  }
}