
iot_http_flask_application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008320  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b4  080084c0  080084c0  000184c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c74  08008c74  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008c74  08008c74  00018c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c7c  08008c7c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c7c  08008c7c  00018c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c80  08008c80  00018c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008c84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  200001e0  08008e64  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000588  08008e64  00020588  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8e3  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb9  00000000  00000000  0002aaf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0002c9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000778  00000000  00000000  0002d1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001714d  00000000  00000000  0002d958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aed9  00000000  00000000  00044aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087b7f  00000000  00000000  0004f97e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d74fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032e4  00000000  00000000  000d7550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080084a8 	.word	0x080084a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080084a8 	.word	0x080084a8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2uiz>:
 8000b5c:	004a      	lsls	r2, r1, #1
 8000b5e:	d211      	bcs.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d211      	bcs.n	8000b8a <__aeabi_d2uiz+0x2e>
 8000b66:	d50d      	bpl.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d40e      	bmi.n	8000b90 <__aeabi_d2uiz+0x34>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8e:	d102      	bne.n	8000b96 <__aeabi_d2uiz+0x3a>
 8000b90:	f04f 30ff 	mov.w	r0, #4294967295
 8000b94:	4770      	bx	lr
 8000b96:	f04f 0000 	mov.w	r0, #0
 8000b9a:	4770      	bx	lr

08000b9c <__aeabi_uldivmod>:
 8000b9c:	b953      	cbnz	r3, 8000bb4 <__aeabi_uldivmod+0x18>
 8000b9e:	b94a      	cbnz	r2, 8000bb4 <__aeabi_uldivmod+0x18>
 8000ba0:	2900      	cmp	r1, #0
 8000ba2:	bf08      	it	eq
 8000ba4:	2800      	cmpeq	r0, #0
 8000ba6:	bf1c      	itt	ne
 8000ba8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bac:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb0:	f000 b9aa 	b.w	8000f08 <__aeabi_idiv0>
 8000bb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bbc:	f000 f83c 	bl	8000c38 <__udivmoddi4>
 8000bc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc8:	b004      	add	sp, #16
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2lz>:
 8000bcc:	b538      	push	{r3, r4, r5, lr}
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	4604      	mov	r4, r0
 8000bd4:	460d      	mov	r5, r1
 8000bd6:	f7ff ff99 	bl	8000b0c <__aeabi_dcmplt>
 8000bda:	b928      	cbnz	r0, 8000be8 <__aeabi_d2lz+0x1c>
 8000bdc:	4620      	mov	r0, r4
 8000bde:	4629      	mov	r1, r5
 8000be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000be4:	f000 b80a 	b.w	8000bfc <__aeabi_d2ulz>
 8000be8:	4620      	mov	r0, r4
 8000bea:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000bee:	f000 f805 	bl	8000bfc <__aeabi_d2ulz>
 8000bf2:	4240      	negs	r0, r0
 8000bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf8:	bd38      	pop	{r3, r4, r5, pc}
 8000bfa:	bf00      	nop

08000bfc <__aeabi_d2ulz>:
 8000bfc:	b5d0      	push	{r4, r6, r7, lr}
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <__aeabi_d2ulz+0x34>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	4606      	mov	r6, r0
 8000c04:	460f      	mov	r7, r1
 8000c06:	f7ff fd0f 	bl	8000628 <__aeabi_dmul>
 8000c0a:	f7ff ffa7 	bl	8000b5c <__aeabi_d2uiz>
 8000c0e:	4604      	mov	r4, r0
 8000c10:	f7ff fc90 	bl	8000534 <__aeabi_ui2d>
 8000c14:	4b07      	ldr	r3, [pc, #28]	; (8000c34 <__aeabi_d2ulz+0x38>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	f7ff fd06 	bl	8000628 <__aeabi_dmul>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	460b      	mov	r3, r1
 8000c20:	4630      	mov	r0, r6
 8000c22:	4639      	mov	r1, r7
 8000c24:	f7ff fb48 	bl	80002b8 <__aeabi_dsub>
 8000c28:	f7ff ff98 	bl	8000b5c <__aeabi_d2uiz>
 8000c2c:	4621      	mov	r1, r4
 8000c2e:	bdd0      	pop	{r4, r6, r7, pc}
 8000c30:	3df00000 	.word	0x3df00000
 8000c34:	41f00000 	.word	0x41f00000

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	4604      	mov	r4, r0
 8000c40:	468e      	mov	lr, r1
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d14d      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c46:	428a      	cmp	r2, r1
 8000c48:	4694      	mov	ip, r2
 8000c4a:	d969      	bls.n	8000d20 <__udivmoddi4+0xe8>
 8000c4c:	fab2 f282 	clz	r2, r2
 8000c50:	b152      	cbz	r2, 8000c68 <__udivmoddi4+0x30>
 8000c52:	fa01 f302 	lsl.w	r3, r1, r2
 8000c56:	f1c2 0120 	rsb	r1, r2, #32
 8000c5a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c5e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c62:	ea41 0e03 	orr.w	lr, r1, r3
 8000c66:	4094      	lsls	r4, r2
 8000c68:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c6c:	0c21      	lsrs	r1, r4, #16
 8000c6e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c72:	fa1f f78c 	uxth.w	r7, ip
 8000c76:	fb08 e316 	mls	r3, r8, r6, lr
 8000c7a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c7e:	fb06 f107 	mul.w	r1, r6, r7
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c8e:	f080 811f 	bcs.w	8000ed0 <__udivmoddi4+0x298>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 811c 	bls.w	8000ed0 <__udivmoddi4+0x298>
 8000c98:	3e02      	subs	r6, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a5b      	subs	r3, r3, r1
 8000c9e:	b2a4      	uxth	r4, r4
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cac:	fb00 f707 	mul.w	r7, r0, r7
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	d90a      	bls.n	8000cca <__udivmoddi4+0x92>
 8000cb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbc:	f080 810a 	bcs.w	8000ed4 <__udivmoddi4+0x29c>
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	f240 8107 	bls.w	8000ed4 <__udivmoddi4+0x29c>
 8000cc6:	4464      	add	r4, ip
 8000cc8:	3802      	subs	r0, #2
 8000cca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cce:	1be4      	subs	r4, r4, r7
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	b11d      	cbz	r5, 8000cdc <__udivmoddi4+0xa4>
 8000cd4:	40d4      	lsrs	r4, r2
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cdc:	4631      	mov	r1, r6
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d909      	bls.n	8000cfa <__udivmoddi4+0xc2>
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	f000 80ef 	beq.w	8000eca <__udivmoddi4+0x292>
 8000cec:	2600      	movs	r6, #0
 8000cee:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf2:	4630      	mov	r0, r6
 8000cf4:	4631      	mov	r1, r6
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	fab3 f683 	clz	r6, r3
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	d14a      	bne.n	8000d98 <__udivmoddi4+0x160>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d302      	bcc.n	8000d0c <__udivmoddi4+0xd4>
 8000d06:	4282      	cmp	r2, r0
 8000d08:	f200 80f9 	bhi.w	8000efe <__udivmoddi4+0x2c6>
 8000d0c:	1a84      	subs	r4, r0, r2
 8000d0e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d12:	2001      	movs	r0, #1
 8000d14:	469e      	mov	lr, r3
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d0e0      	beq.n	8000cdc <__udivmoddi4+0xa4>
 8000d1a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d1e:	e7dd      	b.n	8000cdc <__udivmoddi4+0xa4>
 8000d20:	b902      	cbnz	r2, 8000d24 <__udivmoddi4+0xec>
 8000d22:	deff      	udf	#255	; 0xff
 8000d24:	fab2 f282 	clz	r2, r2
 8000d28:	2a00      	cmp	r2, #0
 8000d2a:	f040 8092 	bne.w	8000e52 <__udivmoddi4+0x21a>
 8000d2e:	eba1 010c 	sub.w	r1, r1, ip
 8000d32:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d36:	fa1f fe8c 	uxth.w	lr, ip
 8000d3a:	2601      	movs	r6, #1
 8000d3c:	0c20      	lsrs	r0, r4, #16
 8000d3e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d42:	fb07 1113 	mls	r1, r7, r3, r1
 8000d46:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d4a:	fb0e f003 	mul.w	r0, lr, r3
 8000d4e:	4288      	cmp	r0, r1
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0x12c>
 8000d52:	eb1c 0101 	adds.w	r1, ip, r1
 8000d56:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x12a>
 8000d5c:	4288      	cmp	r0, r1
 8000d5e:	f200 80cb 	bhi.w	8000ef8 <__udivmoddi4+0x2c0>
 8000d62:	4643      	mov	r3, r8
 8000d64:	1a09      	subs	r1, r1, r0
 8000d66:	b2a4      	uxth	r4, r4
 8000d68:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d6c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d70:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d74:	fb0e fe00 	mul.w	lr, lr, r0
 8000d78:	45a6      	cmp	lr, r4
 8000d7a:	d908      	bls.n	8000d8e <__udivmoddi4+0x156>
 8000d7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d84:	d202      	bcs.n	8000d8c <__udivmoddi4+0x154>
 8000d86:	45a6      	cmp	lr, r4
 8000d88:	f200 80bb 	bhi.w	8000f02 <__udivmoddi4+0x2ca>
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	eba4 040e 	sub.w	r4, r4, lr
 8000d92:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d96:	e79c      	b.n	8000cd2 <__udivmoddi4+0x9a>
 8000d98:	f1c6 0720 	rsb	r7, r6, #32
 8000d9c:	40b3      	lsls	r3, r6
 8000d9e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000da2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000da6:	fa20 f407 	lsr.w	r4, r0, r7
 8000daa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dae:	431c      	orrs	r4, r3
 8000db0:	40f9      	lsrs	r1, r7
 8000db2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000db6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dba:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dbe:	0c20      	lsrs	r0, r4, #16
 8000dc0:	fa1f fe8c 	uxth.w	lr, ip
 8000dc4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dc8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dcc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dd0:	4288      	cmp	r0, r1
 8000dd2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dd6:	d90b      	bls.n	8000df0 <__udivmoddi4+0x1b8>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000de0:	f080 8088 	bcs.w	8000ef4 <__udivmoddi4+0x2bc>
 8000de4:	4288      	cmp	r0, r1
 8000de6:	f240 8085 	bls.w	8000ef4 <__udivmoddi4+0x2bc>
 8000dea:	f1a8 0802 	sub.w	r8, r8, #2
 8000dee:	4461      	add	r1, ip
 8000df0:	1a09      	subs	r1, r1, r0
 8000df2:	b2a4      	uxth	r4, r4
 8000df4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000df8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dfc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e00:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e04:	458e      	cmp	lr, r1
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x1e2>
 8000e08:	eb1c 0101 	adds.w	r1, ip, r1
 8000e0c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e10:	d26c      	bcs.n	8000eec <__udivmoddi4+0x2b4>
 8000e12:	458e      	cmp	lr, r1
 8000e14:	d96a      	bls.n	8000eec <__udivmoddi4+0x2b4>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4461      	add	r1, ip
 8000e1a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e1e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e22:	eba1 010e 	sub.w	r1, r1, lr
 8000e26:	42a1      	cmp	r1, r4
 8000e28:	46c8      	mov	r8, r9
 8000e2a:	46a6      	mov	lr, r4
 8000e2c:	d356      	bcc.n	8000edc <__udivmoddi4+0x2a4>
 8000e2e:	d053      	beq.n	8000ed8 <__udivmoddi4+0x2a0>
 8000e30:	b15d      	cbz	r5, 8000e4a <__udivmoddi4+0x212>
 8000e32:	ebb3 0208 	subs.w	r2, r3, r8
 8000e36:	eb61 010e 	sbc.w	r1, r1, lr
 8000e3a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e3e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e42:	40f1      	lsrs	r1, r6
 8000e44:	431f      	orrs	r7, r3
 8000e46:	e9c5 7100 	strd	r7, r1, [r5]
 8000e4a:	2600      	movs	r6, #0
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	f1c2 0320 	rsb	r3, r2, #32
 8000e56:	40d8      	lsrs	r0, r3
 8000e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e5c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e60:	4091      	lsls	r1, r2
 8000e62:	4301      	orrs	r1, r0
 8000e64:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e68:	fa1f fe8c 	uxth.w	lr, ip
 8000e6c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e70:	fb07 3610 	mls	r6, r7, r0, r3
 8000e74:	0c0b      	lsrs	r3, r1, #16
 8000e76:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e7a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e7e:	429e      	cmp	r6, r3
 8000e80:	fa04 f402 	lsl.w	r4, r4, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x260>
 8000e86:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e8e:	d22f      	bcs.n	8000ef0 <__udivmoddi4+0x2b8>
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d92d      	bls.n	8000ef0 <__udivmoddi4+0x2b8>
 8000e94:	3802      	subs	r0, #2
 8000e96:	4463      	add	r3, ip
 8000e98:	1b9b      	subs	r3, r3, r6
 8000e9a:	b289      	uxth	r1, r1
 8000e9c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ea0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ea4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eac:	428b      	cmp	r3, r1
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x28a>
 8000eb0:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000eb8:	d216      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000eba:	428b      	cmp	r3, r1
 8000ebc:	d914      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000ebe:	3e02      	subs	r6, #2
 8000ec0:	4461      	add	r1, ip
 8000ec2:	1ac9      	subs	r1, r1, r3
 8000ec4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ec8:	e738      	b.n	8000d3c <__udivmoddi4+0x104>
 8000eca:	462e      	mov	r6, r5
 8000ecc:	4628      	mov	r0, r5
 8000ece:	e705      	b.n	8000cdc <__udivmoddi4+0xa4>
 8000ed0:	4606      	mov	r6, r0
 8000ed2:	e6e3      	b.n	8000c9c <__udivmoddi4+0x64>
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	e6f8      	b.n	8000cca <__udivmoddi4+0x92>
 8000ed8:	454b      	cmp	r3, r9
 8000eda:	d2a9      	bcs.n	8000e30 <__udivmoddi4+0x1f8>
 8000edc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ee0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ee4:	3801      	subs	r0, #1
 8000ee6:	e7a3      	b.n	8000e30 <__udivmoddi4+0x1f8>
 8000ee8:	4646      	mov	r6, r8
 8000eea:	e7ea      	b.n	8000ec2 <__udivmoddi4+0x28a>
 8000eec:	4620      	mov	r0, r4
 8000eee:	e794      	b.n	8000e1a <__udivmoddi4+0x1e2>
 8000ef0:	4640      	mov	r0, r8
 8000ef2:	e7d1      	b.n	8000e98 <__udivmoddi4+0x260>
 8000ef4:	46d0      	mov	r8, sl
 8000ef6:	e77b      	b.n	8000df0 <__udivmoddi4+0x1b8>
 8000ef8:	3b02      	subs	r3, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	e732      	b.n	8000d64 <__udivmoddi4+0x12c>
 8000efe:	4630      	mov	r0, r6
 8000f00:	e709      	b.n	8000d16 <__udivmoddi4+0xde>
 8000f02:	4464      	add	r4, ip
 8000f04:	3802      	subs	r0, #2
 8000f06:	e742      	b.n	8000d8e <__udivmoddi4+0x156>

08000f08 <__aeabi_idiv0>:
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f12:	f000 fc4d 	bl	80017b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f16:	f000 f8cd 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f1a:	f000 f97b 	bl	8001214 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f1e:	f000 f951 	bl	80011c4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000f22:	f000 f925 	bl	8001170 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  nx_json *json = NULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	607b      	str	r3, [r7, #4]
  wifiModuleInit();
 8000f2a:	f004 f8ad 	bl	8005088 <wifiModuleInit>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*) hWifiModule.rxBuffer, WIFI_MODULE_BUFFER_SIZE);
 8000f2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f32:	4959      	ldr	r1, [pc, #356]	; (8001098 <main+0x18c>)
 8000f34:	4859      	ldr	r0, [pc, #356]	; (800109c <main+0x190>)
 8000f36:	f002 f89d 	bl	8003074 <HAL_UARTEx_ReceiveToIdle_DMA>
  {

	/**
	 * Module configuration task
	 */
	  if(hWifiModule.controlFlags.flag.configurationFase && hWifiModule.controlFlags.flag.configurationNotify)
 8000f3a:	4b59      	ldr	r3, [pc, #356]	; (80010a0 <main+0x194>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d017      	beq.n	8000f78 <main+0x6c>
 8000f48:	4b55      	ldr	r3, [pc, #340]	; (80010a0 <main+0x194>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	f003 0308 	and.w	r3, r3, #8
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d010      	beq.n	8000f78 <main+0x6c>
	  {
		  wifiModuleConfigSequence();
 8000f56:	f004 f8b5 	bl	80050c4 <wifiModuleConfigSequence>

		  HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8000f5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f5e:	4851      	ldr	r0, [pc, #324]	; (80010a4 <main+0x198>)
 8000f60:	f001 fb49 	bl	80025f6 <HAL_GPIO_TogglePin>

		  hWifiModule.controlFlags.flag.configurationNotify = DISABLE;
 8000f64:	4a4e      	ldr	r2, [pc, #312]	; (80010a0 <main+0x194>)
 8000f66:	7813      	ldrb	r3, [r2, #0]
 8000f68:	f36f 03c3 	bfc	r3, #3, #1
 8000f6c:	7013      	strb	r3, [r2, #0]

		  hWifiModule.httpTimer = HAL_GetTick();
 8000f6e:	f000 fc85 	bl	800187c <HAL_GetTick>
 8000f72:	4603      	mov	r3, r0
 8000f74:	4a4a      	ldr	r2, [pc, #296]	; (80010a0 <main+0x194>)
 8000f76:	6093      	str	r3, [r2, #8]
	  }
	/**
	 * Make HTTP GET request periodically to obtain JSON string
	 */
	  if(0 == hWifiModule.controlFlags.flag.configurationFase && (HAL_GetTick() - hWifiModule.httpTimer > 1000))
 8000f78:	4b49      	ldr	r3, [pc, #292]	; (80010a0 <main+0x194>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d10f      	bne.n	8000fa6 <main+0x9a>
 8000f86:	f000 fc79 	bl	800187c <HAL_GetTick>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	4b44      	ldr	r3, [pc, #272]	; (80010a0 <main+0x194>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f96:	d906      	bls.n	8000fa6 <main+0x9a>
	  {
		  wifiModuleHttpGetRequest();
 8000f98:	f004 fa06 	bl	80053a8 <wifiModuleHttpGetRequest>

		  hWifiModule.httpTimer = HAL_GetTick();
 8000f9c:	f000 fc6e 	bl	800187c <HAL_GetTick>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4a3f      	ldr	r2, [pc, #252]	; (80010a0 <main+0x194>)
 8000fa4:	6093      	str	r3, [r2, #8]
	  }
	  /**
	   *
	   */
	  if(hWifiModule.controlFlags.flag.httpGetNotify)
 8000fa6:	4b3e      	ldr	r3, [pc, #248]	; (80010a0 <main+0x194>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	f003 0310 	and.w	r3, r3, #16
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d02a      	beq.n	800100a <main+0xfe>
	  {
		  uint8_t offset = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	70fb      	strb	r3, [r7, #3]
		  uint8_t value = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	70bb      	strb	r3, [r7, #2]
		  offset = strlen(AT_HTTP_RESPONSE_HEADER) + 12;
 8000fbc:	231b      	movs	r3, #27
 8000fbe:	70fb      	strb	r3, [r7, #3]

		  json = nx_json_parse_utf8((char*)(hWifiModule.rxBuffer + offset));
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	4a35      	ldr	r2, [pc, #212]	; (8001098 <main+0x18c>)
 8000fc4:	4413      	add	r3, r2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 ffe0 	bl	8004f8c <nx_json_parse_utf8>
 8000fcc:	6078      	str	r0, [r7, #4]

		  value = nx_json_get(json, "Value")->text_value[0] - '0';
 8000fce:	4936      	ldr	r1, [pc, #216]	; (80010a8 <main+0x19c>)
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f004 f80f 	bl	8004ff4 <nx_json_get>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	3b30      	subs	r3, #48	; 0x30
 8000fde:	70bb      	strb	r3, [r7, #2]

		  if(value)
 8000fe0:	78bb      	ldrb	r3, [r7, #2]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d006      	beq.n	8000ff4 <main+0xe8>
		  {
			  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, RESET);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fec:	482d      	ldr	r0, [pc, #180]	; (80010a4 <main+0x198>)
 8000fee:	f001 fae9 	bl	80025c4 <HAL_GPIO_WritePin>
 8000ff2:	e005      	b.n	8001000 <main+0xf4>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, SET);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ffa:	482a      	ldr	r0, [pc, #168]	; (80010a4 <main+0x198>)
 8000ffc:	f001 fae2 	bl	80025c4 <HAL_GPIO_WritePin>
		  }

		  hWifiModule.controlFlags.flag.httpGetNotify = DISABLE;
 8001000:	4a27      	ldr	r2, [pc, #156]	; (80010a0 <main+0x194>)
 8001002:	7813      	ldrb	r3, [r2, #0]
 8001004:	f36f 1304 	bfc	r3, #4, #1
 8001008:	7013      	strb	r3, [r2, #0]
	  }

	/**
	 * UART transmission task. It works only when the UART TX buffer is filled
	 */
	  if(hWifiModule.controlFlags.flag.packetToTransmit && (HAL_GetTick() - hWifiModule.txTimer > 1000))
 800100a:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <main+0x194>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b00      	cmp	r3, #0
 8001016:	d019      	beq.n	800104c <main+0x140>
 8001018:	f000 fc30 	bl	800187c <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <main+0x194>)
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001028:	d910      	bls.n	800104c <main+0x140>
	  {
		  HAL_UART_Transmit_DMA(&huart1, (uint8_t*) hWifiModule.txBuffer, hWifiModule.txPacketSize);
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <main+0x194>)
 800102c:	885b      	ldrh	r3, [r3, #2]
 800102e:	461a      	mov	r2, r3
 8001030:	491e      	ldr	r1, [pc, #120]	; (80010ac <main+0x1a0>)
 8001032:	481a      	ldr	r0, [pc, #104]	; (800109c <main+0x190>)
 8001034:	f001 ffa0 	bl	8002f78 <HAL_UART_Transmit_DMA>

		  hWifiModule.controlFlags.flag.packetToTransmit = DISABLE;
 8001038:	4a19      	ldr	r2, [pc, #100]	; (80010a0 <main+0x194>)
 800103a:	7813      	ldrb	r3, [r2, #0]
 800103c:	f36f 0341 	bfc	r3, #1, #1
 8001040:	7013      	strb	r3, [r2, #0]

		  hWifiModule.txTimer = HAL_GetTick();
 8001042:	f000 fc1b 	bl	800187c <HAL_GetTick>
 8001046:	4603      	mov	r3, r0
 8001048:	4a15      	ldr	r2, [pc, #84]	; (80010a0 <main+0x194>)
 800104a:	60d3      	str	r3, [r2, #12]
	  }
	/**
	 * UART RX task. After UART RX callback is received and the UART RX buffer is filled, this task is executed
	 */
	  if(hWifiModule.controlFlags.flag.packetReceived)
 800104c:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <main+0x194>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	f003 0301 	and.w	r3, r3, #1
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b00      	cmp	r3, #0
 8001058:	f43f af6f 	beq.w	8000f3a <main+0x2e>
	  {
		  hWifiModule.controlFlags.flag.packetReceived = DISABLE;
 800105c:	4a10      	ldr	r2, [pc, #64]	; (80010a0 <main+0x194>)
 800105e:	7813      	ldrb	r3, [r2, #0]
 8001060:	f36f 0300 	bfc	r3, #0, #1
 8001064:	7013      	strb	r3, [r2, #0]

		  hWifiModule.rxTimer = HAL_GetTick();
 8001066:	f000 fc09 	bl	800187c <HAL_GetTick>
 800106a:	4603      	mov	r3, r0
 800106c:	4a0c      	ldr	r2, [pc, #48]	; (80010a0 <main+0x194>)
 800106e:	6113      	str	r3, [r2, #16]
		  //Check if the received packet is a http response packet
		  if(0 == memcmp(hWifiModule.rxBuffer, AT_HTTP_RESPONSE_HEADER, AT_HTTP_RESPONSE_HEADER_SIZE))
 8001070:	220f      	movs	r2, #15
 8001072:	490f      	ldr	r1, [pc, #60]	; (80010b0 <main+0x1a4>)
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <main+0x18c>)
 8001076:	f004 fa2f 	bl	80054d8 <memcmp>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d105      	bne.n	800108c <main+0x180>
		  {
			  hWifiModule.controlFlags.flag.httpGetNotify = ENABLE;
 8001080:	4a07      	ldr	r2, [pc, #28]	; (80010a0 <main+0x194>)
 8001082:	7813      	ldrb	r3, [r2, #0]
 8001084:	f043 0310 	orr.w	r3, r3, #16
 8001088:	7013      	strb	r3, [r2, #0]
 800108a:	e756      	b.n	8000f3a <main+0x2e>
		  }
		  else
		  {
			  hWifiModule.controlFlags.flag.configurationNotify = ENABLE;
 800108c:	4a04      	ldr	r2, [pc, #16]	; (80010a0 <main+0x194>)
 800108e:	7813      	ldrb	r3, [r2, #0]
 8001090:	f043 0308 	orr.w	r3, r3, #8
 8001094:	7013      	strb	r3, [r2, #0]
	  if(hWifiModule.controlFlags.flag.configurationFase && hWifiModule.controlFlags.flag.configurationNotify)
 8001096:	e750      	b.n	8000f3a <main+0x2e>
 8001098:	20000448 	.word	0x20000448
 800109c:	200001fc 	.word	0x200001fc
 80010a0:	20000308 	.word	0x20000308
 80010a4:	40020800 	.word	0x40020800
 80010a8:	080084c0 	.word	0x080084c0
 80010ac:	2000031c 	.word	0x2000031c
 80010b0:	080084c8 	.word	0x080084c8

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	; 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0320 	add.w	r3, r7, #32
 80010be:	2230      	movs	r2, #48	; 0x30
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f004 fa26 	bl	8005514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	4b22      	ldr	r3, [pc, #136]	; (8001168 <SystemClock_Config+0xb4>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	4a21      	ldr	r2, [pc, #132]	; (8001168 <SystemClock_Config+0xb4>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	; 0x40
 80010e8:	4b1f      	ldr	r3, [pc, #124]	; (8001168 <SystemClock_Config+0xb4>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	4b1c      	ldr	r3, [pc, #112]	; (800116c <SystemClock_Config+0xb8>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a1b      	ldr	r2, [pc, #108]	; (800116c <SystemClock_Config+0xb8>)
 80010fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b19      	ldr	r3, [pc, #100]	; (800116c <SystemClock_Config+0xb8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001110:	2302      	movs	r3, #2
 8001112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001114:	2301      	movs	r3, #1
 8001116:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001118:	2310      	movs	r3, #16
 800111a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800111c:	2300      	movs	r3, #0
 800111e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001120:	f107 0320 	add.w	r3, r7, #32
 8001124:	4618      	mov	r0, r3
 8001126:	f001 fa81 	bl	800262c <HAL_RCC_OscConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001130:	f000 f910 	bl	8001354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001134:	230f      	movs	r3, #15
 8001136:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001138:	2300      	movs	r3, #0
 800113a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001140:	2300      	movs	r3, #0
 8001142:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f001 fce4 	bl	8002b1c <HAL_RCC_ClockConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800115a:	f000 f8fb 	bl	8001354 <Error_Handler>
  }
}
 800115e:	bf00      	nop
 8001160:	3750      	adds	r7, #80	; 0x50
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800
 800116c:	40007000 	.word	0x40007000

08001170 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001174:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 8001176:	4a12      	ldr	r2, [pc, #72]	; (80011c0 <MX_USART1_UART_Init+0x50>)
 8001178:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800117a:	4b10      	ldr	r3, [pc, #64]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 800117c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001180:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800118e:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 8001196:	220c      	movs	r2, #12
 8001198:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119a:	4b08      	ldr	r3, [pc, #32]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011a6:	4805      	ldr	r0, [pc, #20]	; (80011bc <MX_USART1_UART_Init+0x4c>)
 80011a8:	f001 fe98 	bl	8002edc <HAL_UART_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011b2:	f000 f8cf 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200001fc 	.word	0x200001fc
 80011c0:	40011000 	.word	0x40011000

080011c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <MX_DMA_Init+0x4c>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a0f      	ldr	r2, [pc, #60]	; (8001210 <MX_DMA_Init+0x4c>)
 80011d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <MX_DMA_Init+0x4c>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	203a      	movs	r0, #58	; 0x3a
 80011ec:	f000 fc2d 	bl	8001a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80011f0:	203a      	movs	r0, #58	; 0x3a
 80011f2:	f000 fc46 	bl	8001a82 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	2046      	movs	r0, #70	; 0x46
 80011fc:	f000 fc25 	bl	8001a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001200:	2046      	movs	r0, #70	; 0x46
 8001202:	f000 fc3e 	bl	8001a82 <HAL_NVIC_EnableIRQ>

}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800

08001214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121a:	f107 030c 	add.w	r3, r7, #12
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
 8001228:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	4b31      	ldr	r3, [pc, #196]	; (80012f4 <MX_GPIO_Init+0xe0>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	4a30      	ldr	r2, [pc, #192]	; (80012f4 <MX_GPIO_Init+0xe0>)
 8001234:	f043 0304 	orr.w	r3, r3, #4
 8001238:	6313      	str	r3, [r2, #48]	; 0x30
 800123a:	4b2e      	ldr	r3, [pc, #184]	; (80012f4 <MX_GPIO_Init+0xe0>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	f003 0304 	and.w	r3, r3, #4
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	4b2a      	ldr	r3, [pc, #168]	; (80012f4 <MX_GPIO_Init+0xe0>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4a29      	ldr	r2, [pc, #164]	; (80012f4 <MX_GPIO_Init+0xe0>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b27      	ldr	r3, [pc, #156]	; (80012f4 <MX_GPIO_Init+0xe0>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	603b      	str	r3, [r7, #0]
 8001266:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <MX_GPIO_Init+0xe0>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	4a22      	ldr	r2, [pc, #136]	; (80012f4 <MX_GPIO_Init+0xe0>)
 800126c:	f043 0302 	orr.w	r3, r3, #2
 8001270:	6313      	str	r3, [r2, #48]	; 0x30
 8001272:	4b20      	ldr	r3, [pc, #128]	; (80012f4 <MX_GPIO_Init+0xe0>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	603b      	str	r3, [r7, #0]
 800127c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001284:	481c      	ldr	r0, [pc, #112]	; (80012f8 <MX_GPIO_Init+0xe4>)
 8001286:	f001 f99d 	bl	80025c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MODULE_RESET_Pin|LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	f244 01e0 	movw	r1, #16608	; 0x40e0
 8001290:	481a      	ldr	r0, [pc, #104]	; (80012fc <MX_GPIO_Init+0xe8>)
 8001292:	f001 f997 	bl	80025c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8001296:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800129a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129c:	2301      	movs	r3, #1
 800129e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	4619      	mov	r1, r3
 80012ae:	4812      	ldr	r0, [pc, #72]	; (80012f8 <MX_GPIO_Init+0xe4>)
 80012b0:	f001 f804 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80012b4:	2301      	movs	r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b8:	2300      	movs	r3, #0
 80012ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012bc:	2301      	movs	r3, #1
 80012be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	4619      	mov	r1, r3
 80012c6:	480e      	ldr	r0, [pc, #56]	; (8001300 <MX_GPIO_Init+0xec>)
 80012c8:	f000 fff8 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pins : MODULE_RESET_Pin LED3_Pin LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = MODULE_RESET_Pin|LED3_Pin|LED2_Pin|LED1_Pin;
 80012cc:	f244 03e0 	movw	r3, #16608	; 0x40e0
 80012d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d2:	2301      	movs	r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012da:	2300      	movs	r3, #0
 80012dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	4619      	mov	r1, r3
 80012e4:	4805      	ldr	r0, [pc, #20]	; (80012fc <MX_GPIO_Init+0xe8>)
 80012e6:	f000 ffe9 	bl	80022bc <HAL_GPIO_Init>

}
 80012ea:	bf00      	nop
 80012ec:	3720      	adds	r7, #32
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40023800 	.word	0x40023800
 80012f8:	40020800 	.word	0x40020800
 80012fc:	40020400 	.word	0x40020400
 8001300:	40020000 	.word	0x40020000

08001304 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	807b      	strh	r3, [r7, #2]
	hWifiModule.controlFlags.flag.packetReceived = ENABLE;
 8001310:	4a0c      	ldr	r2, [pc, #48]	; (8001344 <HAL_UARTEx_RxEventCallback+0x40>)
 8001312:	7813      	ldrb	r3, [r2, #0]
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	7013      	strb	r3, [r2, #0]

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*) hWifiModule.rxBuffer, WIFI_MODULE_BUFFER_SIZE);
 800131a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800131e:	490a      	ldr	r1, [pc, #40]	; (8001348 <HAL_UARTEx_RxEventCallback+0x44>)
 8001320:	480a      	ldr	r0, [pc, #40]	; (800134c <HAL_UARTEx_RxEventCallback+0x48>)
 8001322:	f001 fea7 	bl	8003074 <HAL_UARTEx_ReceiveToIdle_DMA>

	hWifiModule.rxPacketSize = Size;
 8001326:	4a07      	ldr	r2, [pc, #28]	; (8001344 <HAL_UARTEx_RxEventCallback+0x40>)
 8001328:	887b      	ldrh	r3, [r7, #2]
 800132a:	8093      	strh	r3, [r2, #4]

	 __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800132c:	4b08      	ldr	r3, [pc, #32]	; (8001350 <HAL_UARTEx_RxEventCallback+0x4c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	4b07      	ldr	r3, [pc, #28]	; (8001350 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f022 0208 	bic.w	r2, r2, #8
 800133a:	601a      	str	r2, [r3, #0]
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000308 	.word	0x20000308
 8001348:	20000448 	.word	0x20000448
 800134c:	200001fc 	.word	0x200001fc
 8001350:	20000240 	.word	0x20000240

08001354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001358:	b672      	cpsid	i
}
 800135a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800135c:	e7fe      	b.n	800135c <Error_Handler+0x8>
	...

08001360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	4b10      	ldr	r3, [pc, #64]	; (80013ac <HAL_MspInit+0x4c>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136e:	4a0f      	ldr	r2, [pc, #60]	; (80013ac <HAL_MspInit+0x4c>)
 8001370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001374:	6453      	str	r3, [r2, #68]	; 0x44
 8001376:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <HAL_MspInit+0x4c>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	603b      	str	r3, [r7, #0]
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <HAL_MspInit+0x4c>)
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	4a08      	ldr	r2, [pc, #32]	; (80013ac <HAL_MspInit+0x4c>)
 800138c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001390:	6413      	str	r3, [r2, #64]	; 0x40
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_MspInit+0x4c>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139a:	603b      	str	r3, [r7, #0]
 800139c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800

080013b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	; 0x28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a4c      	ldr	r2, [pc, #304]	; (8001500 <HAL_UART_MspInit+0x150>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	f040 8091 	bne.w	80014f6 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013d4:	2300      	movs	r3, #0
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	4b4a      	ldr	r3, [pc, #296]	; (8001504 <HAL_UART_MspInit+0x154>)
 80013da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013dc:	4a49      	ldr	r2, [pc, #292]	; (8001504 <HAL_UART_MspInit+0x154>)
 80013de:	f043 0310 	orr.w	r3, r3, #16
 80013e2:	6453      	str	r3, [r2, #68]	; 0x44
 80013e4:	4b47      	ldr	r3, [pc, #284]	; (8001504 <HAL_UART_MspInit+0x154>)
 80013e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e8:	f003 0310 	and.w	r3, r3, #16
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	4b43      	ldr	r3, [pc, #268]	; (8001504 <HAL_UART_MspInit+0x154>)
 80013f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f8:	4a42      	ldr	r2, [pc, #264]	; (8001504 <HAL_UART_MspInit+0x154>)
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001400:	4b40      	ldr	r3, [pc, #256]	; (8001504 <HAL_UART_MspInit+0x154>)
 8001402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800140c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001412:	2302      	movs	r3, #2
 8001414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141a:	2303      	movs	r3, #3
 800141c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800141e:	2307      	movs	r3, #7
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001422:	f107 0314 	add.w	r3, r7, #20
 8001426:	4619      	mov	r1, r3
 8001428:	4837      	ldr	r0, [pc, #220]	; (8001508 <HAL_UART_MspInit+0x158>)
 800142a:	f000 ff47 	bl	80022bc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800142e:	4b37      	ldr	r3, [pc, #220]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001430:	4a37      	ldr	r2, [pc, #220]	; (8001510 <HAL_UART_MspInit+0x160>)
 8001432:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001434:	4b35      	ldr	r3, [pc, #212]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001436:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800143a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800143c:	4b33      	ldr	r3, [pc, #204]	; (800150c <HAL_UART_MspInit+0x15c>)
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001442:	4b32      	ldr	r3, [pc, #200]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001444:	2200      	movs	r2, #0
 8001446:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001448:	4b30      	ldr	r3, [pc, #192]	; (800150c <HAL_UART_MspInit+0x15c>)
 800144a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800144e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001450:	4b2e      	ldr	r3, [pc, #184]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001452:	2200      	movs	r2, #0
 8001454:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001456:	4b2d      	ldr	r3, [pc, #180]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800145c:	4b2b      	ldr	r3, [pc, #172]	; (800150c <HAL_UART_MspInit+0x15c>)
 800145e:	2200      	movs	r2, #0
 8001460:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001462:	4b2a      	ldr	r3, [pc, #168]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001464:	2200      	movs	r2, #0
 8001466:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001468:	4b28      	ldr	r3, [pc, #160]	; (800150c <HAL_UART_MspInit+0x15c>)
 800146a:	2200      	movs	r2, #0
 800146c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800146e:	4827      	ldr	r0, [pc, #156]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001470:	f000 fb22 	bl	8001ab8 <HAL_DMA_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800147a:	f7ff ff6b 	bl	8001354 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a22      	ldr	r2, [pc, #136]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001482:	639a      	str	r2, [r3, #56]	; 0x38
 8001484:	4a21      	ldr	r2, [pc, #132]	; (800150c <HAL_UART_MspInit+0x15c>)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800148a:	4b22      	ldr	r3, [pc, #136]	; (8001514 <HAL_UART_MspInit+0x164>)
 800148c:	4a22      	ldr	r2, [pc, #136]	; (8001518 <HAL_UART_MspInit+0x168>)
 800148e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001490:	4b20      	ldr	r3, [pc, #128]	; (8001514 <HAL_UART_MspInit+0x164>)
 8001492:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001496:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001498:	4b1e      	ldr	r3, [pc, #120]	; (8001514 <HAL_UART_MspInit+0x164>)
 800149a:	2240      	movs	r2, #64	; 0x40
 800149c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800149e:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014a4:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014aa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ac:	4b19      	ldr	r3, [pc, #100]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014b2:	4b18      	ldr	r3, [pc, #96]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80014b8:	4b16      	ldr	r3, [pc, #88]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014be:	4b15      	ldr	r3, [pc, #84]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014c4:	4b13      	ldr	r3, [pc, #76]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80014ca:	4812      	ldr	r0, [pc, #72]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014cc:	f000 faf4 	bl	8001ab8 <HAL_DMA_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80014d6:	f7ff ff3d 	bl	8001354 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a0d      	ldr	r2, [pc, #52]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014de:	635a      	str	r2, [r3, #52]	; 0x34
 80014e0:	4a0c      	ldr	r2, [pc, #48]	; (8001514 <HAL_UART_MspInit+0x164>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2100      	movs	r1, #0
 80014ea:	2025      	movs	r0, #37	; 0x25
 80014ec:	f000 faad 	bl	8001a4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80014f0:	2025      	movs	r0, #37	; 0x25
 80014f2:	f000 fac6 	bl	8001a82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80014f6:	bf00      	nop
 80014f8:	3728      	adds	r7, #40	; 0x28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40011000 	.word	0x40011000
 8001504:	40023800 	.word	0x40023800
 8001508:	40020000 	.word	0x40020000
 800150c:	20000240 	.word	0x20000240
 8001510:	40026440 	.word	0x40026440
 8001514:	200002a0 	.word	0x200002a0
 8001518:	400264b8 	.word	0x400264b8

0800151c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001520:	e7fe      	b.n	8001520 <NMI_Handler+0x4>

08001522 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001526:	e7fe      	b.n	8001526 <HardFault_Handler+0x4>

08001528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800152c:	e7fe      	b.n	800152c <MemManage_Handler+0x4>

0800152e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001532:	e7fe      	b.n	8001532 <BusFault_Handler+0x4>

08001534 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001538:	e7fe      	b.n	8001538 <UsageFault_Handler+0x4>

0800153a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001556:	b480      	push	{r7}
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001568:	f000 f974 	bl	8001854 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}

08001570 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001574:	4802      	ldr	r0, [pc, #8]	; (8001580 <USART1_IRQHandler+0x10>)
 8001576:	f001 fde3 	bl	8003140 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200001fc 	.word	0x200001fc

08001584 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001588:	4802      	ldr	r0, [pc, #8]	; (8001594 <DMA2_Stream2_IRQHandler+0x10>)
 800158a:	f000 fc2d 	bl	8001de8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000240 	.word	0x20000240

08001598 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800159c:	4802      	ldr	r0, [pc, #8]	; (80015a8 <DMA2_Stream7_IRQHandler+0x10>)
 800159e:	f000 fc23 	bl	8001de8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200002a0 	.word	0x200002a0

080015ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
	return 1;
 80015b0:	2301      	movs	r3, #1
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <_kill>:

int _kill(int pid, int sig)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015c6:	f003 ff3b 	bl	8005440 <__errno>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2216      	movs	r2, #22
 80015ce:	601a      	str	r2, [r3, #0]
	return -1;
 80015d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <_exit>:

void _exit (int status)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015e4:	f04f 31ff 	mov.w	r1, #4294967295
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ffe7 	bl	80015bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80015ee:	e7fe      	b.n	80015ee <_exit+0x12>

080015f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	e00a      	b.n	8001618 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001602:	f3af 8000 	nop.w
 8001606:	4601      	mov	r1, r0
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	1c5a      	adds	r2, r3, #1
 800160c:	60ba      	str	r2, [r7, #8]
 800160e:	b2ca      	uxtb	r2, r1
 8001610:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	3301      	adds	r3, #1
 8001616:	617b      	str	r3, [r7, #20]
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	429a      	cmp	r2, r3
 800161e:	dbf0      	blt.n	8001602 <_read+0x12>
	}

return len;
 8001620:	687b      	ldr	r3, [r7, #4]
}
 8001622:	4618      	mov	r0, r3
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b086      	sub	sp, #24
 800162e:	af00      	add	r7, sp, #0
 8001630:	60f8      	str	r0, [r7, #12]
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	e009      	b.n	8001650 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	1c5a      	adds	r2, r3, #1
 8001640:	60ba      	str	r2, [r7, #8]
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	3301      	adds	r3, #1
 800164e:	617b      	str	r3, [r7, #20]
 8001650:	697a      	ldr	r2, [r7, #20]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	429a      	cmp	r2, r3
 8001656:	dbf1      	blt.n	800163c <_write+0x12>
	}
	return len;
 8001658:	687b      	ldr	r3, [r7, #4]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <_close>:

int _close(int file)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
	return -1;
 800166a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800166e:	4618      	mov	r0, r3
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800167a:	b480      	push	{r7}
 800167c:	b083      	sub	sp, #12
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
 8001682:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800168a:	605a      	str	r2, [r3, #4]
	return 0;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <_isatty>:

int _isatty(int file)
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
	return 1;
 80016a2:	2301      	movs	r3, #1
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
	return 0;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3714      	adds	r7, #20
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
	...

080016cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d4:	4a14      	ldr	r2, [pc, #80]	; (8001728 <_sbrk+0x5c>)
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <_sbrk+0x60>)
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e0:	4b13      	ldr	r3, [pc, #76]	; (8001730 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <_sbrk+0x64>)
 80016ea:	4a12      	ldr	r2, [pc, #72]	; (8001734 <_sbrk+0x68>)
 80016ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ee:	4b10      	ldr	r3, [pc, #64]	; (8001730 <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d207      	bcs.n	800170c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016fc:	f003 fea0 	bl	8005440 <__errno>
 8001700:	4603      	mov	r3, r0
 8001702:	220c      	movs	r2, #12
 8001704:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	e009      	b.n	8001720 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001712:	4b07      	ldr	r3, [pc, #28]	; (8001730 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	4a05      	ldr	r2, [pc, #20]	; (8001730 <_sbrk+0x64>)
 800171c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800171e:	68fb      	ldr	r3, [r7, #12]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20020000 	.word	0x20020000
 800172c:	00000400 	.word	0x00000400
 8001730:	20000300 	.word	0x20000300
 8001734:	20000588 	.word	0x20000588

08001738 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <SystemInit+0x20>)
 800173e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001742:	4a05      	ldr	r2, [pc, #20]	; (8001758 <SystemInit+0x20>)
 8001744:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001748:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800175c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001794 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001760:	480d      	ldr	r0, [pc, #52]	; (8001798 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001762:	490e      	ldr	r1, [pc, #56]	; (800179c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001764:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001766:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001768:	e002      	b.n	8001770 <LoopCopyDataInit>

0800176a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800176c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800176e:	3304      	adds	r3, #4

08001770 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001770:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001772:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001774:	d3f9      	bcc.n	800176a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001776:	4a0b      	ldr	r2, [pc, #44]	; (80017a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001778:	4c0b      	ldr	r4, [pc, #44]	; (80017a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800177c:	e001      	b.n	8001782 <LoopFillZerobss>

0800177e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800177e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001780:	3204      	adds	r2, #4

08001782 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001782:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001784:	d3fb      	bcc.n	800177e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001786:	f7ff ffd7 	bl	8001738 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800178a:	f003 fe71 	bl	8005470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800178e:	f7ff fbbd 	bl	8000f0c <main>
  bx  lr    
 8001792:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001794:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800179c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80017a0:	08008c84 	.word	0x08008c84
  ldr r2, =_sbss
 80017a4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80017a8:	20000588 	.word	0x20000588

080017ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017ac:	e7fe      	b.n	80017ac <ADC_IRQHandler>
	...

080017b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017b4:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <HAL_Init+0x40>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a0d      	ldr	r2, [pc, #52]	; (80017f0 <HAL_Init+0x40>)
 80017ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <HAL_Init+0x40>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <HAL_Init+0x40>)
 80017c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <HAL_Init+0x40>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a07      	ldr	r2, [pc, #28]	; (80017f0 <HAL_Init+0x40>)
 80017d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d8:	2003      	movs	r0, #3
 80017da:	f000 f92b 	bl	8001a34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017de:	200f      	movs	r0, #15
 80017e0:	f000 f808 	bl	80017f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e4:	f7ff fdbc 	bl	8001360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023c00 	.word	0x40023c00

080017f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <HAL_InitTick+0x54>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4b12      	ldr	r3, [pc, #72]	; (800184c <HAL_InitTick+0x58>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	4619      	mov	r1, r3
 8001806:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800180a:	fbb3 f3f1 	udiv	r3, r3, r1
 800180e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001812:	4618      	mov	r0, r3
 8001814:	f000 f943 	bl	8001a9e <HAL_SYSTICK_Config>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e00e      	b.n	8001840 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b0f      	cmp	r3, #15
 8001826:	d80a      	bhi.n	800183e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001828:	2200      	movs	r2, #0
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	f04f 30ff 	mov.w	r0, #4294967295
 8001830:	f000 f90b 	bl	8001a4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001834:	4a06      	ldr	r2, [pc, #24]	; (8001850 <HAL_InitTick+0x5c>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800183a:	2300      	movs	r3, #0
 800183c:	e000      	b.n	8001840 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
}
 8001840:	4618      	mov	r0, r3
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000000 	.word	0x20000000
 800184c:	20000008 	.word	0x20000008
 8001850:	20000004 	.word	0x20000004

08001854 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_IncTick+0x20>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	461a      	mov	r2, r3
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <HAL_IncTick+0x24>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4413      	add	r3, r2
 8001864:	4a04      	ldr	r2, [pc, #16]	; (8001878 <HAL_IncTick+0x24>)
 8001866:	6013      	str	r3, [r2, #0]
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	20000008 	.word	0x20000008
 8001878:	20000304 	.word	0x20000304

0800187c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return uwTick;
 8001880:	4b03      	ldr	r3, [pc, #12]	; (8001890 <HAL_GetTick+0x14>)
 8001882:	681b      	ldr	r3, [r3, #0]
}
 8001884:	4618      	mov	r0, r3
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	20000304 	.word	0x20000304

08001894 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a4:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <__NVIC_SetPriorityGrouping+0x44>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018b0:	4013      	ands	r3, r2
 80018b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018c6:	4a04      	ldr	r2, [pc, #16]	; (80018d8 <__NVIC_SetPriorityGrouping+0x44>)
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	60d3      	str	r3, [r2, #12]
}
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e0:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <__NVIC_GetPriorityGrouping+0x18>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	0a1b      	lsrs	r3, r3, #8
 80018e6:	f003 0307 	and.w	r3, r3, #7
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	2b00      	cmp	r3, #0
 8001908:	db0b      	blt.n	8001922 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	f003 021f 	and.w	r2, r3, #31
 8001910:	4907      	ldr	r1, [pc, #28]	; (8001930 <__NVIC_EnableIRQ+0x38>)
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	095b      	lsrs	r3, r3, #5
 8001918:	2001      	movs	r0, #1
 800191a:	fa00 f202 	lsl.w	r2, r0, r2
 800191e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000e100 	.word	0xe000e100

08001934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	6039      	str	r1, [r7, #0]
 800193e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001944:	2b00      	cmp	r3, #0
 8001946:	db0a      	blt.n	800195e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	b2da      	uxtb	r2, r3
 800194c:	490c      	ldr	r1, [pc, #48]	; (8001980 <__NVIC_SetPriority+0x4c>)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	0112      	lsls	r2, r2, #4
 8001954:	b2d2      	uxtb	r2, r2
 8001956:	440b      	add	r3, r1
 8001958:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800195c:	e00a      	b.n	8001974 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4908      	ldr	r1, [pc, #32]	; (8001984 <__NVIC_SetPriority+0x50>)
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	3b04      	subs	r3, #4
 800196c:	0112      	lsls	r2, r2, #4
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	440b      	add	r3, r1
 8001972:	761a      	strb	r2, [r3, #24]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	e000e100 	.word	0xe000e100
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001988:	b480      	push	{r7}
 800198a:	b089      	sub	sp, #36	; 0x24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f003 0307 	and.w	r3, r3, #7
 800199a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	f1c3 0307 	rsb	r3, r3, #7
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	bf28      	it	cs
 80019a6:	2304      	movcs	r3, #4
 80019a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3304      	adds	r3, #4
 80019ae:	2b06      	cmp	r3, #6
 80019b0:	d902      	bls.n	80019b8 <NVIC_EncodePriority+0x30>
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	3b03      	subs	r3, #3
 80019b6:	e000      	b.n	80019ba <NVIC_EncodePriority+0x32>
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	f04f 32ff 	mov.w	r2, #4294967295
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	43da      	mvns	r2, r3
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	401a      	ands	r2, r3
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d0:	f04f 31ff 	mov.w	r1, #4294967295
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	fa01 f303 	lsl.w	r3, r1, r3
 80019da:	43d9      	mvns	r1, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	4313      	orrs	r3, r2
         );
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3724      	adds	r7, #36	; 0x24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
	...

080019f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a00:	d301      	bcc.n	8001a06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a02:	2301      	movs	r3, #1
 8001a04:	e00f      	b.n	8001a26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a06:	4a0a      	ldr	r2, [pc, #40]	; (8001a30 <SysTick_Config+0x40>)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a0e:	210f      	movs	r1, #15
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	f7ff ff8e 	bl	8001934 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a18:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <SysTick_Config+0x40>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a1e:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <SysTick_Config+0x40>)
 8001a20:	2207      	movs	r2, #7
 8001a22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	e000e010 	.word	0xe000e010

08001a34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ff29 	bl	8001894 <__NVIC_SetPriorityGrouping>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b086      	sub	sp, #24
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	4603      	mov	r3, r0
 8001a52:	60b9      	str	r1, [r7, #8]
 8001a54:	607a      	str	r2, [r7, #4]
 8001a56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a5c:	f7ff ff3e 	bl	80018dc <__NVIC_GetPriorityGrouping>
 8001a60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	68b9      	ldr	r1, [r7, #8]
 8001a66:	6978      	ldr	r0, [r7, #20]
 8001a68:	f7ff ff8e 	bl	8001988 <NVIC_EncodePriority>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff5d 	bl	8001934 <__NVIC_SetPriority>
}
 8001a7a:	bf00      	nop
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff ff31 	bl	80018f8 <__NVIC_EnableIRQ>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ffa2 	bl	80019f0 <SysTick_Config>
 8001aac:	4603      	mov	r3, r0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ac4:	f7ff feda 	bl	800187c <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e099      	b.n	8001c08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0201 	bic.w	r2, r2, #1
 8001af2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001af4:	e00f      	b.n	8001b16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001af6:	f7ff fec1 	bl	800187c <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b05      	cmp	r3, #5
 8001b02:	d908      	bls.n	8001b16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2220      	movs	r2, #32
 8001b08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2203      	movs	r2, #3
 8001b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e078      	b.n	8001c08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1e8      	bne.n	8001af6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	4b38      	ldr	r3, [pc, #224]	; (8001c10 <HAL_DMA_Init+0x158>)
 8001b30:	4013      	ands	r3, r2
 8001b32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685a      	ldr	r2, [r3, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a1b      	ldr	r3, [r3, #32]
 8001b60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6c:	2b04      	cmp	r3, #4
 8001b6e:	d107      	bne.n	8001b80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	697a      	ldr	r2, [r7, #20]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	f023 0307 	bic.w	r3, r3, #7
 8001b96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d117      	bne.n	8001bda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bae:	697a      	ldr	r2, [r7, #20]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d00e      	beq.n	8001bda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 fb01 	bl	80021c4 <DMA_CheckFifoParam>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d008      	beq.n	8001bda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2240      	movs	r2, #64	; 0x40
 8001bcc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e016      	b.n	8001c08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 fab8 	bl	8002158 <DMA_CalcBaseAndBitshift>
 8001be8:	4603      	mov	r3, r0
 8001bea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf0:	223f      	movs	r2, #63	; 0x3f
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	f010803f 	.word	0xf010803f

08001c14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
 8001c20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c22:	2300      	movs	r3, #0
 8001c24:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c2a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d101      	bne.n	8001c3a <HAL_DMA_Start_IT+0x26>
 8001c36:	2302      	movs	r3, #2
 8001c38:	e040      	b.n	8001cbc <HAL_DMA_Start_IT+0xa8>
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d12f      	bne.n	8001cae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2202      	movs	r2, #2
 8001c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	68b9      	ldr	r1, [r7, #8]
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	f000 fa4a 	bl	80020fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c6c:	223f      	movs	r2, #63	; 0x3f
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f042 0216 	orr.w	r2, r2, #22
 8001c82:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d007      	beq.n	8001c9c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f042 0208 	orr.w	r2, r2, #8
 8001c9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f042 0201 	orr.w	r2, r2, #1
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	e005      	b.n	8001cba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cd2:	f7ff fdd3 	bl	800187c <HAL_GetTick>
 8001cd6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d008      	beq.n	8001cf6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2280      	movs	r2, #128	; 0x80
 8001ce8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e052      	b.n	8001d9c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f022 0216 	bic.w	r2, r2, #22
 8001d04:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	695a      	ldr	r2, [r3, #20]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d14:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d103      	bne.n	8001d26 <HAL_DMA_Abort+0x62>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d007      	beq.n	8001d36 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f022 0208 	bic.w	r2, r2, #8
 8001d34:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f022 0201 	bic.w	r2, r2, #1
 8001d44:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d46:	e013      	b.n	8001d70 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d48:	f7ff fd98 	bl	800187c <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b05      	cmp	r3, #5
 8001d54:	d90c      	bls.n	8001d70 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2220      	movs	r2, #32
 8001d5a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2203      	movs	r2, #3
 8001d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e015      	b.n	8001d9c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1e4      	bne.n	8001d48 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d82:	223f      	movs	r2, #63	; 0x3f
 8001d84:	409a      	lsls	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d004      	beq.n	8001dc2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2280      	movs	r2, #128	; 0x80
 8001dbc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e00c      	b.n	8001ddc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2205      	movs	r2, #5
 8001dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f022 0201 	bic.w	r2, r2, #1
 8001dd8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001df4:	4b8e      	ldr	r3, [pc, #568]	; (8002030 <HAL_DMA_IRQHandler+0x248>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a8e      	ldr	r2, [pc, #568]	; (8002034 <HAL_DMA_IRQHandler+0x24c>)
 8001dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfe:	0a9b      	lsrs	r3, r3, #10
 8001e00:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e06:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e12:	2208      	movs	r2, #8
 8001e14:	409a      	lsls	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d01a      	beq.n	8001e54 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0304 	and.w	r3, r3, #4
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d013      	beq.n	8001e54 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0204 	bic.w	r2, r2, #4
 8001e3a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e40:	2208      	movs	r2, #8
 8001e42:	409a      	lsls	r2, r3
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e4c:	f043 0201 	orr.w	r2, r3, #1
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e58:	2201      	movs	r2, #1
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d012      	beq.n	8001e8a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d00b      	beq.n	8001e8a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e76:	2201      	movs	r2, #1
 8001e78:	409a      	lsls	r2, r3
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e82:	f043 0202 	orr.w	r2, r3, #2
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e8e:	2204      	movs	r2, #4
 8001e90:	409a      	lsls	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d012      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d00b      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eac:	2204      	movs	r2, #4
 8001eae:	409a      	lsls	r2, r3
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb8:	f043 0204 	orr.w	r2, r3, #4
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec4:	2210      	movs	r2, #16
 8001ec6:	409a      	lsls	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d043      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0308 	and.w	r3, r3, #8
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d03c      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ee2:	2210      	movs	r2, #16
 8001ee4:	409a      	lsls	r2, r3
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d018      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d108      	bne.n	8001f18 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d024      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	4798      	blx	r3
 8001f16:	e01f      	b.n	8001f58 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d01b      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	4798      	blx	r3
 8001f28:	e016      	b.n	8001f58 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d107      	bne.n	8001f48 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 0208 	bic.w	r2, r2, #8
 8001f46:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f5c:	2220      	movs	r2, #32
 8001f5e:	409a      	lsls	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4013      	ands	r3, r2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 808f 	beq.w	8002088 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0310 	and.w	r3, r3, #16
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f000 8087 	beq.w	8002088 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7e:	2220      	movs	r2, #32
 8001f80:	409a      	lsls	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b05      	cmp	r3, #5
 8001f90:	d136      	bne.n	8002000 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f022 0216 	bic.w	r2, r2, #22
 8001fa0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	695a      	ldr	r2, [r3, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fb0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d103      	bne.n	8001fc2 <HAL_DMA_IRQHandler+0x1da>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d007      	beq.n	8001fd2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f022 0208 	bic.w	r2, r2, #8
 8001fd0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd6:	223f      	movs	r2, #63	; 0x3f
 8001fd8:	409a      	lsls	r2, r3
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d07e      	beq.n	80020f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	4798      	blx	r3
        }
        return;
 8001ffe:	e079      	b.n	80020f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d01d      	beq.n	800204a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10d      	bne.n	8002038 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002020:	2b00      	cmp	r3, #0
 8002022:	d031      	beq.n	8002088 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	4798      	blx	r3
 800202c:	e02c      	b.n	8002088 <HAL_DMA_IRQHandler+0x2a0>
 800202e:	bf00      	nop
 8002030:	20000000 	.word	0x20000000
 8002034:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800203c:	2b00      	cmp	r3, #0
 800203e:	d023      	beq.n	8002088 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	4798      	blx	r3
 8002048:	e01e      	b.n	8002088 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10f      	bne.n	8002078 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0210 	bic.w	r2, r2, #16
 8002066:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208c:	2b00      	cmp	r3, #0
 800208e:	d032      	beq.n	80020f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	2b00      	cmp	r3, #0
 800209a:	d022      	beq.n	80020e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2205      	movs	r2, #5
 80020a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 0201 	bic.w	r2, r2, #1
 80020b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	3301      	adds	r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d307      	bcc.n	80020d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1f2      	bne.n	80020b4 <HAL_DMA_IRQHandler+0x2cc>
 80020ce:	e000      	b.n	80020d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80020d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	4798      	blx	r3
 80020f2:	e000      	b.n	80020f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80020f4:	bf00      	nop
    }
  }
}
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
 8002108:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002118:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	2b40      	cmp	r3, #64	; 0x40
 8002128:	d108      	bne.n	800213c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800213a:	e007      	b.n	800214c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68ba      	ldr	r2, [r7, #8]
 8002142:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	60da      	str	r2, [r3, #12]
}
 800214c:	bf00      	nop
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	b2db      	uxtb	r3, r3
 8002166:	3b10      	subs	r3, #16
 8002168:	4a14      	ldr	r2, [pc, #80]	; (80021bc <DMA_CalcBaseAndBitshift+0x64>)
 800216a:	fba2 2303 	umull	r2, r3, r2, r3
 800216e:	091b      	lsrs	r3, r3, #4
 8002170:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002172:	4a13      	ldr	r2, [pc, #76]	; (80021c0 <DMA_CalcBaseAndBitshift+0x68>)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4413      	add	r3, r2
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b03      	cmp	r3, #3
 8002184:	d909      	bls.n	800219a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800218e:	f023 0303 	bic.w	r3, r3, #3
 8002192:	1d1a      	adds	r2, r3, #4
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	659a      	str	r2, [r3, #88]	; 0x58
 8002198:	e007      	b.n	80021aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021a2:	f023 0303 	bic.w	r3, r3, #3
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	aaaaaaab 	.word	0xaaaaaaab
 80021c0:	08008828 	.word	0x08008828

080021c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d11f      	bne.n	800221e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	2b03      	cmp	r3, #3
 80021e2:	d856      	bhi.n	8002292 <DMA_CheckFifoParam+0xce>
 80021e4:	a201      	add	r2, pc, #4	; (adr r2, 80021ec <DMA_CheckFifoParam+0x28>)
 80021e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ea:	bf00      	nop
 80021ec:	080021fd 	.word	0x080021fd
 80021f0:	0800220f 	.word	0x0800220f
 80021f4:	080021fd 	.word	0x080021fd
 80021f8:	08002293 	.word	0x08002293
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002200:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d046      	beq.n	8002296 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800220c:	e043      	b.n	8002296 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002212:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002216:	d140      	bne.n	800229a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800221c:	e03d      	b.n	800229a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002226:	d121      	bne.n	800226c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b03      	cmp	r3, #3
 800222c:	d837      	bhi.n	800229e <DMA_CheckFifoParam+0xda>
 800222e:	a201      	add	r2, pc, #4	; (adr r2, 8002234 <DMA_CheckFifoParam+0x70>)
 8002230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002234:	08002245 	.word	0x08002245
 8002238:	0800224b 	.word	0x0800224b
 800223c:	08002245 	.word	0x08002245
 8002240:	0800225d 	.word	0x0800225d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	73fb      	strb	r3, [r7, #15]
      break;
 8002248:	e030      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d025      	beq.n	80022a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800225a:	e022      	b.n	80022a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002260:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002264:	d11f      	bne.n	80022a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800226a:	e01c      	b.n	80022a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	2b02      	cmp	r3, #2
 8002270:	d903      	bls.n	800227a <DMA_CheckFifoParam+0xb6>
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2b03      	cmp	r3, #3
 8002276:	d003      	beq.n	8002280 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002278:	e018      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	73fb      	strb	r3, [r7, #15]
      break;
 800227e:	e015      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002284:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d00e      	beq.n	80022aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	73fb      	strb	r3, [r7, #15]
      break;
 8002290:	e00b      	b.n	80022aa <DMA_CheckFifoParam+0xe6>
      break;
 8002292:	bf00      	nop
 8002294:	e00a      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      break;
 8002296:	bf00      	nop
 8002298:	e008      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      break;
 800229a:	bf00      	nop
 800229c:	e006      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      break;
 800229e:	bf00      	nop
 80022a0:	e004      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      break;
 80022a2:	bf00      	nop
 80022a4:	e002      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      break;   
 80022a6:	bf00      	nop
 80022a8:	e000      	b.n	80022ac <DMA_CheckFifoParam+0xe8>
      break;
 80022aa:	bf00      	nop
    }
  } 
  
  return status; 
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop

080022bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022bc:	b480      	push	{r7}
 80022be:	b089      	sub	sp, #36	; 0x24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
 80022d6:	e159      	b.n	800258c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022d8:	2201      	movs	r2, #1
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	4013      	ands	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	f040 8148 	bne.w	8002586 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f003 0303 	and.w	r3, r3, #3
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d005      	beq.n	800230e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800230a:	2b02      	cmp	r3, #2
 800230c:	d130      	bne.n	8002370 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	2203      	movs	r2, #3
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4013      	ands	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4313      	orrs	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002344:	2201      	movs	r2, #1
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	091b      	lsrs	r3, r3, #4
 800235a:	f003 0201 	and.w	r2, r3, #1
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b03      	cmp	r3, #3
 800237a:	d017      	beq.n	80023ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	2203      	movs	r2, #3
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d123      	bne.n	8002400 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	08da      	lsrs	r2, r3, #3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3208      	adds	r2, #8
 80023c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	220f      	movs	r2, #15
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	4013      	ands	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	691a      	ldr	r2, [r3, #16]
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	08da      	lsrs	r2, r3, #3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3208      	adds	r2, #8
 80023fa:	69b9      	ldr	r1, [r7, #24]
 80023fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	2203      	movs	r2, #3
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0203 	and.w	r2, r3, #3
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4313      	orrs	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800243c:	2b00      	cmp	r3, #0
 800243e:	f000 80a2 	beq.w	8002586 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	4b57      	ldr	r3, [pc, #348]	; (80025a4 <HAL_GPIO_Init+0x2e8>)
 8002448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244a:	4a56      	ldr	r2, [pc, #344]	; (80025a4 <HAL_GPIO_Init+0x2e8>)
 800244c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002450:	6453      	str	r3, [r2, #68]	; 0x44
 8002452:	4b54      	ldr	r3, [pc, #336]	; (80025a4 <HAL_GPIO_Init+0x2e8>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800245e:	4a52      	ldr	r2, [pc, #328]	; (80025a8 <HAL_GPIO_Init+0x2ec>)
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	089b      	lsrs	r3, r3, #2
 8002464:	3302      	adds	r3, #2
 8002466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	220f      	movs	r2, #15
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a49      	ldr	r2, [pc, #292]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d019      	beq.n	80024be <HAL_GPIO_Init+0x202>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a48      	ldr	r2, [pc, #288]	; (80025b0 <HAL_GPIO_Init+0x2f4>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d013      	beq.n	80024ba <HAL_GPIO_Init+0x1fe>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a47      	ldr	r2, [pc, #284]	; (80025b4 <HAL_GPIO_Init+0x2f8>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00d      	beq.n	80024b6 <HAL_GPIO_Init+0x1fa>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a46      	ldr	r2, [pc, #280]	; (80025b8 <HAL_GPIO_Init+0x2fc>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d007      	beq.n	80024b2 <HAL_GPIO_Init+0x1f6>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a45      	ldr	r2, [pc, #276]	; (80025bc <HAL_GPIO_Init+0x300>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d101      	bne.n	80024ae <HAL_GPIO_Init+0x1f2>
 80024aa:	2304      	movs	r3, #4
 80024ac:	e008      	b.n	80024c0 <HAL_GPIO_Init+0x204>
 80024ae:	2307      	movs	r3, #7
 80024b0:	e006      	b.n	80024c0 <HAL_GPIO_Init+0x204>
 80024b2:	2303      	movs	r3, #3
 80024b4:	e004      	b.n	80024c0 <HAL_GPIO_Init+0x204>
 80024b6:	2302      	movs	r3, #2
 80024b8:	e002      	b.n	80024c0 <HAL_GPIO_Init+0x204>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <HAL_GPIO_Init+0x204>
 80024be:	2300      	movs	r3, #0
 80024c0:	69fa      	ldr	r2, [r7, #28]
 80024c2:	f002 0203 	and.w	r2, r2, #3
 80024c6:	0092      	lsls	r2, r2, #2
 80024c8:	4093      	lsls	r3, r2
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024d0:	4935      	ldr	r1, [pc, #212]	; (80025a8 <HAL_GPIO_Init+0x2ec>)
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	089b      	lsrs	r3, r3, #2
 80024d6:	3302      	adds	r3, #2
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024de:	4b38      	ldr	r3, [pc, #224]	; (80025c0 <HAL_GPIO_Init+0x304>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002502:	4a2f      	ldr	r2, [pc, #188]	; (80025c0 <HAL_GPIO_Init+0x304>)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002508:	4b2d      	ldr	r3, [pc, #180]	; (80025c0 <HAL_GPIO_Init+0x304>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800252c:	4a24      	ldr	r2, [pc, #144]	; (80025c0 <HAL_GPIO_Init+0x304>)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002532:	4b23      	ldr	r3, [pc, #140]	; (80025c0 <HAL_GPIO_Init+0x304>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	43db      	mvns	r3, r3
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	4013      	ands	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d003      	beq.n	8002556 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4313      	orrs	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002556:	4a1a      	ldr	r2, [pc, #104]	; (80025c0 <HAL_GPIO_Init+0x304>)
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800255c:	4b18      	ldr	r3, [pc, #96]	; (80025c0 <HAL_GPIO_Init+0x304>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4313      	orrs	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002580:	4a0f      	ldr	r2, [pc, #60]	; (80025c0 <HAL_GPIO_Init+0x304>)
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3301      	adds	r3, #1
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	2b0f      	cmp	r3, #15
 8002590:	f67f aea2 	bls.w	80022d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop
 8002598:	3724      	adds	r7, #36	; 0x24
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40013800 	.word	0x40013800
 80025ac:	40020000 	.word	0x40020000
 80025b0:	40020400 	.word	0x40020400
 80025b4:	40020800 	.word	0x40020800
 80025b8:	40020c00 	.word	0x40020c00
 80025bc:	40021000 	.word	0x40021000
 80025c0:	40013c00 	.word	0x40013c00

080025c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	807b      	strh	r3, [r7, #2]
 80025d0:	4613      	mov	r3, r2
 80025d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025d4:	787b      	ldrb	r3, [r7, #1]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025da:	887a      	ldrh	r2, [r7, #2]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025e0:	e003      	b.n	80025ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025e2:	887b      	ldrh	r3, [r7, #2]
 80025e4:	041a      	lsls	r2, r3, #16
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	619a      	str	r2, [r3, #24]
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b085      	sub	sp, #20
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
 80025fe:	460b      	mov	r3, r1
 8002600:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002608:	887a      	ldrh	r2, [r7, #2]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	4013      	ands	r3, r2
 800260e:	041a      	lsls	r2, r3, #16
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	43d9      	mvns	r1, r3
 8002614:	887b      	ldrh	r3, [r7, #2]
 8002616:	400b      	ands	r3, r1
 8002618:	431a      	orrs	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	619a      	str	r2, [r3, #24]
}
 800261e:	bf00      	nop
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
	...

0800262c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e267      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d075      	beq.n	8002736 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800264a:	4b88      	ldr	r3, [pc, #544]	; (800286c <HAL_RCC_OscConfig+0x240>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 030c 	and.w	r3, r3, #12
 8002652:	2b04      	cmp	r3, #4
 8002654:	d00c      	beq.n	8002670 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002656:	4b85      	ldr	r3, [pc, #532]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800265e:	2b08      	cmp	r3, #8
 8002660:	d112      	bne.n	8002688 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002662:	4b82      	ldr	r3, [pc, #520]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800266a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800266e:	d10b      	bne.n	8002688 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002670:	4b7e      	ldr	r3, [pc, #504]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d05b      	beq.n	8002734 <HAL_RCC_OscConfig+0x108>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d157      	bne.n	8002734 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e242      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002690:	d106      	bne.n	80026a0 <HAL_RCC_OscConfig+0x74>
 8002692:	4b76      	ldr	r3, [pc, #472]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a75      	ldr	r2, [pc, #468]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e01d      	b.n	80026dc <HAL_RCC_OscConfig+0xb0>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026a8:	d10c      	bne.n	80026c4 <HAL_RCC_OscConfig+0x98>
 80026aa:	4b70      	ldr	r3, [pc, #448]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a6f      	ldr	r2, [pc, #444]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	4b6d      	ldr	r3, [pc, #436]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a6c      	ldr	r2, [pc, #432]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c0:	6013      	str	r3, [r2, #0]
 80026c2:	e00b      	b.n	80026dc <HAL_RCC_OscConfig+0xb0>
 80026c4:	4b69      	ldr	r3, [pc, #420]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a68      	ldr	r2, [pc, #416]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026ce:	6013      	str	r3, [r2, #0]
 80026d0:	4b66      	ldr	r3, [pc, #408]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a65      	ldr	r2, [pc, #404]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80026d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d013      	beq.n	800270c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e4:	f7ff f8ca 	bl	800187c <HAL_GetTick>
 80026e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ec:	f7ff f8c6 	bl	800187c <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b64      	cmp	r3, #100	; 0x64
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e207      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	4b5b      	ldr	r3, [pc, #364]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0f0      	beq.n	80026ec <HAL_RCC_OscConfig+0xc0>
 800270a:	e014      	b.n	8002736 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270c:	f7ff f8b6 	bl	800187c <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002714:	f7ff f8b2 	bl	800187c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	; 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e1f3      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002726:	4b51      	ldr	r3, [pc, #324]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0xe8>
 8002732:	e000      	b.n	8002736 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d063      	beq.n	800280a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002742:	4b4a      	ldr	r3, [pc, #296]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f003 030c 	and.w	r3, r3, #12
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00b      	beq.n	8002766 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800274e:	4b47      	ldr	r3, [pc, #284]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002756:	2b08      	cmp	r3, #8
 8002758:	d11c      	bne.n	8002794 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800275a:	4b44      	ldr	r3, [pc, #272]	; (800286c <HAL_RCC_OscConfig+0x240>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d116      	bne.n	8002794 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002766:	4b41      	ldr	r3, [pc, #260]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d005      	beq.n	800277e <HAL_RCC_OscConfig+0x152>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d001      	beq.n	800277e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e1c7      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800277e:	4b3b      	ldr	r3, [pc, #236]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4937      	ldr	r1, [pc, #220]	; (800286c <HAL_RCC_OscConfig+0x240>)
 800278e:	4313      	orrs	r3, r2
 8002790:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002792:	e03a      	b.n	800280a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d020      	beq.n	80027de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800279c:	4b34      	ldr	r3, [pc, #208]	; (8002870 <HAL_RCC_OscConfig+0x244>)
 800279e:	2201      	movs	r2, #1
 80027a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a2:	f7ff f86b 	bl	800187c <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027aa:	f7ff f867 	bl	800187c <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e1a8      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027bc:	4b2b      	ldr	r3, [pc, #172]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0f0      	beq.n	80027aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c8:	4b28      	ldr	r3, [pc, #160]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4925      	ldr	r1, [pc, #148]	; (800286c <HAL_RCC_OscConfig+0x240>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	600b      	str	r3, [r1, #0]
 80027dc:	e015      	b.n	800280a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027de:	4b24      	ldr	r3, [pc, #144]	; (8002870 <HAL_RCC_OscConfig+0x244>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e4:	f7ff f84a 	bl	800187c <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ec:	f7ff f846 	bl	800187c <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e187      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027fe:	4b1b      	ldr	r3, [pc, #108]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d036      	beq.n	8002884 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d016      	beq.n	800284c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800281e:	4b15      	ldr	r3, [pc, #84]	; (8002874 <HAL_RCC_OscConfig+0x248>)
 8002820:	2201      	movs	r2, #1
 8002822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002824:	f7ff f82a 	bl	800187c <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800282c:	f7ff f826 	bl	800187c <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e167      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800283e:	4b0b      	ldr	r3, [pc, #44]	; (800286c <HAL_RCC_OscConfig+0x240>)
 8002840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f0      	beq.n	800282c <HAL_RCC_OscConfig+0x200>
 800284a:	e01b      	b.n	8002884 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800284c:	4b09      	ldr	r3, [pc, #36]	; (8002874 <HAL_RCC_OscConfig+0x248>)
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002852:	f7ff f813 	bl	800187c <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002858:	e00e      	b.n	8002878 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800285a:	f7ff f80f 	bl	800187c <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d907      	bls.n	8002878 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e150      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
 800286c:	40023800 	.word	0x40023800
 8002870:	42470000 	.word	0x42470000
 8002874:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002878:	4b88      	ldr	r3, [pc, #544]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 800287a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1ea      	bne.n	800285a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	f000 8097 	beq.w	80029c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002892:	2300      	movs	r3, #0
 8002894:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002896:	4b81      	ldr	r3, [pc, #516]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10f      	bne.n	80028c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
 80028a6:	4b7d      	ldr	r3, [pc, #500]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	4a7c      	ldr	r2, [pc, #496]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 80028ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028b0:	6413      	str	r3, [r2, #64]	; 0x40
 80028b2:	4b7a      	ldr	r3, [pc, #488]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028be:	2301      	movs	r3, #1
 80028c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c2:	4b77      	ldr	r3, [pc, #476]	; (8002aa0 <HAL_RCC_OscConfig+0x474>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d118      	bne.n	8002900 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ce:	4b74      	ldr	r3, [pc, #464]	; (8002aa0 <HAL_RCC_OscConfig+0x474>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a73      	ldr	r2, [pc, #460]	; (8002aa0 <HAL_RCC_OscConfig+0x474>)
 80028d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028da:	f7fe ffcf 	bl	800187c <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028e2:	f7fe ffcb 	bl	800187c <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e10c      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f4:	4b6a      	ldr	r3, [pc, #424]	; (8002aa0 <HAL_RCC_OscConfig+0x474>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0f0      	beq.n	80028e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d106      	bne.n	8002916 <HAL_RCC_OscConfig+0x2ea>
 8002908:	4b64      	ldr	r3, [pc, #400]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 800290a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290c:	4a63      	ldr	r2, [pc, #396]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 800290e:	f043 0301 	orr.w	r3, r3, #1
 8002912:	6713      	str	r3, [r2, #112]	; 0x70
 8002914:	e01c      	b.n	8002950 <HAL_RCC_OscConfig+0x324>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	2b05      	cmp	r3, #5
 800291c:	d10c      	bne.n	8002938 <HAL_RCC_OscConfig+0x30c>
 800291e:	4b5f      	ldr	r3, [pc, #380]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002922:	4a5e      	ldr	r2, [pc, #376]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002924:	f043 0304 	orr.w	r3, r3, #4
 8002928:	6713      	str	r3, [r2, #112]	; 0x70
 800292a:	4b5c      	ldr	r3, [pc, #368]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 800292c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800292e:	4a5b      	ldr	r2, [pc, #364]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	6713      	str	r3, [r2, #112]	; 0x70
 8002936:	e00b      	b.n	8002950 <HAL_RCC_OscConfig+0x324>
 8002938:	4b58      	ldr	r3, [pc, #352]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 800293a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293c:	4a57      	ldr	r2, [pc, #348]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 800293e:	f023 0301 	bic.w	r3, r3, #1
 8002942:	6713      	str	r3, [r2, #112]	; 0x70
 8002944:	4b55      	ldr	r3, [pc, #340]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002948:	4a54      	ldr	r2, [pc, #336]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 800294a:	f023 0304 	bic.w	r3, r3, #4
 800294e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d015      	beq.n	8002984 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002958:	f7fe ff90 	bl	800187c <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800295e:	e00a      	b.n	8002976 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002960:	f7fe ff8c 	bl	800187c <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	f241 3288 	movw	r2, #5000	; 0x1388
 800296e:	4293      	cmp	r3, r2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e0cb      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002976:	4b49      	ldr	r3, [pc, #292]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d0ee      	beq.n	8002960 <HAL_RCC_OscConfig+0x334>
 8002982:	e014      	b.n	80029ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002984:	f7fe ff7a 	bl	800187c <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800298a:	e00a      	b.n	80029a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800298c:	f7fe ff76 	bl	800187c <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	f241 3288 	movw	r2, #5000	; 0x1388
 800299a:	4293      	cmp	r3, r2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e0b5      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a2:	4b3e      	ldr	r3, [pc, #248]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 80029a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1ee      	bne.n	800298c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029ae:	7dfb      	ldrb	r3, [r7, #23]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d105      	bne.n	80029c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029b4:	4b39      	ldr	r3, [pc, #228]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	4a38      	ldr	r2, [pc, #224]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 80029ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f000 80a1 	beq.w	8002b0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029ca:	4b34      	ldr	r3, [pc, #208]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 030c 	and.w	r3, r3, #12
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d05c      	beq.n	8002a90 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d141      	bne.n	8002a62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029de:	4b31      	ldr	r3, [pc, #196]	; (8002aa4 <HAL_RCC_OscConfig+0x478>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e4:	f7fe ff4a 	bl	800187c <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ec:	f7fe ff46 	bl	800187c <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e087      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029fe:	4b27      	ldr	r3, [pc, #156]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69da      	ldr	r2, [r3, #28]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a1b      	ldr	r3, [r3, #32]
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	019b      	lsls	r3, r3, #6
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a20:	085b      	lsrs	r3, r3, #1
 8002a22:	3b01      	subs	r3, #1
 8002a24:	041b      	lsls	r3, r3, #16
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a2c:	061b      	lsls	r3, r3, #24
 8002a2e:	491b      	ldr	r1, [pc, #108]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a34:	4b1b      	ldr	r3, [pc, #108]	; (8002aa4 <HAL_RCC_OscConfig+0x478>)
 8002a36:	2201      	movs	r2, #1
 8002a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3a:	f7fe ff1f 	bl	800187c <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a40:	e008      	b.n	8002a54 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a42:	f7fe ff1b 	bl	800187c <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e05c      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a54:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d0f0      	beq.n	8002a42 <HAL_RCC_OscConfig+0x416>
 8002a60:	e054      	b.n	8002b0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a62:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <HAL_RCC_OscConfig+0x478>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a68:	f7fe ff08 	bl	800187c <HAL_GetTick>
 8002a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a6e:	e008      	b.n	8002a82 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a70:	f7fe ff04 	bl	800187c <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e045      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a82:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <HAL_RCC_OscConfig+0x470>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d1f0      	bne.n	8002a70 <HAL_RCC_OscConfig+0x444>
 8002a8e:	e03d      	b.n	8002b0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d107      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e038      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
 8002a9c:	40023800 	.word	0x40023800
 8002aa0:	40007000 	.word	0x40007000
 8002aa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002aa8:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <HAL_RCC_OscConfig+0x4ec>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d028      	beq.n	8002b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d121      	bne.n	8002b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d11a      	bne.n	8002b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ad8:	4013      	ands	r3, r2
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ade:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d111      	bne.n	8002b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aee:	085b      	lsrs	r3, r3, #1
 8002af0:	3b01      	subs	r3, #1
 8002af2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d107      	bne.n	8002b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d001      	beq.n	8002b0c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40023800 	.word	0x40023800

08002b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0cc      	b.n	8002cca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b30:	4b68      	ldr	r3, [pc, #416]	; (8002cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0307 	and.w	r3, r3, #7
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d90c      	bls.n	8002b58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3e:	4b65      	ldr	r3, [pc, #404]	; (8002cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b63      	ldr	r3, [pc, #396]	; (8002cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e0b8      	b.n	8002cca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d020      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d005      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b70:	4b59      	ldr	r3, [pc, #356]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	4a58      	ldr	r2, [pc, #352]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0308 	and.w	r3, r3, #8
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d005      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b88:	4b53      	ldr	r3, [pc, #332]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	4a52      	ldr	r2, [pc, #328]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b94:	4b50      	ldr	r3, [pc, #320]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	494d      	ldr	r1, [pc, #308]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d044      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d107      	bne.n	8002bca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bba:	4b47      	ldr	r3, [pc, #284]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d119      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e07f      	b.n	8002cca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d003      	beq.n	8002bda <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bd6:	2b03      	cmp	r3, #3
 8002bd8:	d107      	bne.n	8002bea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bda:	4b3f      	ldr	r3, [pc, #252]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d109      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e06f      	b.n	8002cca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bea:	4b3b      	ldr	r3, [pc, #236]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e067      	b.n	8002cca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bfa:	4b37      	ldr	r3, [pc, #220]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f023 0203 	bic.w	r2, r3, #3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	4934      	ldr	r1, [pc, #208]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c0c:	f7fe fe36 	bl	800187c <HAL_GetTick>
 8002c10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c12:	e00a      	b.n	8002c2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c14:	f7fe fe32 	bl	800187c <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e04f      	b.n	8002cca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c2a:	4b2b      	ldr	r3, [pc, #172]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f003 020c 	and.w	r2, r3, #12
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d1eb      	bne.n	8002c14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c3c:	4b25      	ldr	r3, [pc, #148]	; (8002cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d20c      	bcs.n	8002c64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4a:	4b22      	ldr	r3, [pc, #136]	; (8002cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c52:	4b20      	ldr	r3, [pc, #128]	; (8002cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d001      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e032      	b.n	8002cca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d008      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c70:	4b19      	ldr	r3, [pc, #100]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	4916      	ldr	r1, [pc, #88]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d009      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c8e:	4b12      	ldr	r3, [pc, #72]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	490e      	ldr	r1, [pc, #56]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ca2:	f000 f821 	bl	8002ce8 <HAL_RCC_GetSysClockFreq>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	091b      	lsrs	r3, r3, #4
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	490a      	ldr	r1, [pc, #40]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002cb4:	5ccb      	ldrb	r3, [r1, r3]
 8002cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8002cba:	4a09      	ldr	r2, [pc, #36]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002cbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cbe:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fe fd96 	bl	80017f4 <HAL_InitTick>

  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40023c00 	.word	0x40023c00
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	08008810 	.word	0x08008810
 8002ce0:	20000000 	.word	0x20000000
 8002ce4:	20000004 	.word	0x20000004

08002ce8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cec:	b090      	sub	sp, #64	; 0x40
 8002cee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	637b      	str	r3, [r7, #52]	; 0x34
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d00:	4b59      	ldr	r3, [pc, #356]	; (8002e68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 030c 	and.w	r3, r3, #12
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d00d      	beq.n	8002d28 <HAL_RCC_GetSysClockFreq+0x40>
 8002d0c:	2b08      	cmp	r3, #8
 8002d0e:	f200 80a1 	bhi.w	8002e54 <HAL_RCC_GetSysClockFreq+0x16c>
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <HAL_RCC_GetSysClockFreq+0x34>
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d003      	beq.n	8002d22 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d1a:	e09b      	b.n	8002e54 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d1c:	4b53      	ldr	r3, [pc, #332]	; (8002e6c <HAL_RCC_GetSysClockFreq+0x184>)
 8002d1e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002d20:	e09b      	b.n	8002e5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d22:	4b53      	ldr	r3, [pc, #332]	; (8002e70 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d24:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d26:	e098      	b.n	8002e5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d28:	4b4f      	ldr	r3, [pc, #316]	; (8002e68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d30:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d32:	4b4d      	ldr	r3, [pc, #308]	; (8002e68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d028      	beq.n	8002d90 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d3e:	4b4a      	ldr	r3, [pc, #296]	; (8002e68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	099b      	lsrs	r3, r3, #6
 8002d44:	2200      	movs	r2, #0
 8002d46:	623b      	str	r3, [r7, #32]
 8002d48:	627a      	str	r2, [r7, #36]	; 0x24
 8002d4a:	6a3b      	ldr	r3, [r7, #32]
 8002d4c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002d50:	2100      	movs	r1, #0
 8002d52:	4b47      	ldr	r3, [pc, #284]	; (8002e70 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d54:	fb03 f201 	mul.w	r2, r3, r1
 8002d58:	2300      	movs	r3, #0
 8002d5a:	fb00 f303 	mul.w	r3, r0, r3
 8002d5e:	4413      	add	r3, r2
 8002d60:	4a43      	ldr	r2, [pc, #268]	; (8002e70 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d62:	fba0 1202 	umull	r1, r2, r0, r2
 8002d66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d68:	460a      	mov	r2, r1
 8002d6a:	62ba      	str	r2, [r7, #40]	; 0x28
 8002d6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d6e:	4413      	add	r3, r2
 8002d70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d74:	2200      	movs	r2, #0
 8002d76:	61bb      	str	r3, [r7, #24]
 8002d78:	61fa      	str	r2, [r7, #28]
 8002d7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d7e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002d82:	f7fd ff0b 	bl	8000b9c <__aeabi_uldivmod>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d8e:	e053      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d90:	4b35      	ldr	r3, [pc, #212]	; (8002e68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	099b      	lsrs	r3, r3, #6
 8002d96:	2200      	movs	r2, #0
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	617a      	str	r2, [r7, #20]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002da2:	f04f 0b00 	mov.w	fp, #0
 8002da6:	4652      	mov	r2, sl
 8002da8:	465b      	mov	r3, fp
 8002daa:	f04f 0000 	mov.w	r0, #0
 8002dae:	f04f 0100 	mov.w	r1, #0
 8002db2:	0159      	lsls	r1, r3, #5
 8002db4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002db8:	0150      	lsls	r0, r2, #5
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	ebb2 080a 	subs.w	r8, r2, sl
 8002dc2:	eb63 090b 	sbc.w	r9, r3, fp
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002dd2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002dd6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002dda:	ebb2 0408 	subs.w	r4, r2, r8
 8002dde:	eb63 0509 	sbc.w	r5, r3, r9
 8002de2:	f04f 0200 	mov.w	r2, #0
 8002de6:	f04f 0300 	mov.w	r3, #0
 8002dea:	00eb      	lsls	r3, r5, #3
 8002dec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002df0:	00e2      	lsls	r2, r4, #3
 8002df2:	4614      	mov	r4, r2
 8002df4:	461d      	mov	r5, r3
 8002df6:	eb14 030a 	adds.w	r3, r4, sl
 8002dfa:	603b      	str	r3, [r7, #0]
 8002dfc:	eb45 030b 	adc.w	r3, r5, fp
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	f04f 0200 	mov.w	r2, #0
 8002e06:	f04f 0300 	mov.w	r3, #0
 8002e0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e0e:	4629      	mov	r1, r5
 8002e10:	028b      	lsls	r3, r1, #10
 8002e12:	4621      	mov	r1, r4
 8002e14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e18:	4621      	mov	r1, r4
 8002e1a:	028a      	lsls	r2, r1, #10
 8002e1c:	4610      	mov	r0, r2
 8002e1e:	4619      	mov	r1, r3
 8002e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e22:	2200      	movs	r2, #0
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	60fa      	str	r2, [r7, #12]
 8002e28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e2c:	f7fd feb6 	bl	8000b9c <__aeabi_uldivmod>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	4613      	mov	r3, r2
 8002e36:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e38:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	0c1b      	lsrs	r3, r3, #16
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	3301      	adds	r3, #1
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002e48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e50:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e52:	e002      	b.n	8002e5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <HAL_RCC_GetSysClockFreq+0x184>)
 8002e56:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3740      	adds	r7, #64	; 0x40
 8002e60:	46bd      	mov	sp, r7
 8002e62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e66:	bf00      	nop
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	00f42400 	.word	0x00f42400
 8002e70:	017d7840 	.word	0x017d7840

08002e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e78:	4b03      	ldr	r3, [pc, #12]	; (8002e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	20000000 	.word	0x20000000

08002e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e90:	f7ff fff0 	bl	8002e74 <HAL_RCC_GetHCLKFreq>
 8002e94:	4602      	mov	r2, r0
 8002e96:	4b05      	ldr	r3, [pc, #20]	; (8002eac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	0a9b      	lsrs	r3, r3, #10
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	4903      	ldr	r1, [pc, #12]	; (8002eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ea2:	5ccb      	ldrb	r3, [r1, r3]
 8002ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40023800 	.word	0x40023800
 8002eb0:	08008820 	.word	0x08008820

08002eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002eb8:	f7ff ffdc 	bl	8002e74 <HAL_RCC_GetHCLKFreq>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	0b5b      	lsrs	r3, r3, #13
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	4903      	ldr	r1, [pc, #12]	; (8002ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002eca:	5ccb      	ldrb	r3, [r1, r3]
 8002ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	08008820 	.word	0x08008820

08002edc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d101      	bne.n	8002eee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e03f      	b.n	8002f6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d106      	bne.n	8002f08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7fe fa54 	bl	80013b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2224      	movs	r2, #36	; 0x24
 8002f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 ff81 	bl	8003e28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	691a      	ldr	r2, [r3, #16]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	695a      	ldr	r2, [r3, #20]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
	...

08002f78 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08c      	sub	sp, #48	; 0x30
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	4613      	mov	r3, r2
 8002f84:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b20      	cmp	r3, #32
 8002f90:	d165      	bne.n	800305e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <HAL_UART_Transmit_DMA+0x26>
 8002f98:	88fb      	ldrh	r3, [r7, #6]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e05e      	b.n	8003060 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d101      	bne.n	8002fb0 <HAL_UART_Transmit_DMA+0x38>
 8002fac:	2302      	movs	r3, #2
 8002fae:	e057      	b.n	8003060 <HAL_UART_Transmit_DMA+0xe8>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	88fa      	ldrh	r2, [r7, #6]
 8002fc2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	88fa      	ldrh	r2, [r7, #6]
 8002fc8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2221      	movs	r2, #33	; 0x21
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fdc:	4a22      	ldr	r2, [pc, #136]	; (8003068 <HAL_UART_Transmit_DMA+0xf0>)
 8002fde:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fe4:	4a21      	ldr	r2, [pc, #132]	; (800306c <HAL_UART_Transmit_DMA+0xf4>)
 8002fe6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fec:	4a20      	ldr	r2, [pc, #128]	; (8003070 <HAL_UART_Transmit_DMA+0xf8>)
 8002fee:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8002ff8:	f107 0308 	add.w	r3, r7, #8
 8002ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003004:	6819      	ldr	r1, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	3304      	adds	r3, #4
 800300c:	461a      	mov	r2, r3
 800300e:	88fb      	ldrh	r3, [r7, #6]
 8003010:	f7fe fe00 	bl	8001c14 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800301c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	3314      	adds	r3, #20
 800302c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	e853 3f00 	ldrex	r3, [r3]
 8003034:	617b      	str	r3, [r7, #20]
   return(result);
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800303c:	62bb      	str	r3, [r7, #40]	; 0x28
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	3314      	adds	r3, #20
 8003044:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003046:	627a      	str	r2, [r7, #36]	; 0x24
 8003048:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304a:	6a39      	ldr	r1, [r7, #32]
 800304c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800304e:	e841 2300 	strex	r3, r2, [r1]
 8003052:	61fb      	str	r3, [r7, #28]
   return(result);
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1e5      	bne.n	8003026 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	e000      	b.n	8003060 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800305e:	2302      	movs	r3, #2
  }
}
 8003060:	4618      	mov	r0, r3
 8003062:	3730      	adds	r7, #48	; 0x30
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	080036c1 	.word	0x080036c1
 800306c:	0800375b 	.word	0x0800375b
 8003070:	080038d3 	.word	0x080038d3

08003074 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b08c      	sub	sp, #48	; 0x30
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	4613      	mov	r3, r2
 8003080:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b20      	cmp	r3, #32
 800308c:	d152      	bne.n	8003134 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003094:	88fb      	ldrh	r3, [r7, #6]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e04b      	b.n	8003136 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d101      	bne.n	80030ac <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80030a8:	2302      	movs	r3, #2
 80030aa:	e044      	b.n	8003136 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2201      	movs	r2, #1
 80030b8:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	461a      	mov	r2, r3
 80030be:	68b9      	ldr	r1, [r7, #8]
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 fc51 	bl	8003968 <UART_Start_Receive_DMA>
 80030c6:	4603      	mov	r3, r0
 80030c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80030cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d12c      	bne.n	800312e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d125      	bne.n	8003128 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030dc:	2300      	movs	r3, #0
 80030de:	613b      	str	r3, [r7, #16]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	613b      	str	r3, [r7, #16]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	613b      	str	r3, [r7, #16]
 80030f0:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	330c      	adds	r3, #12
 80030f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	e853 3f00 	ldrex	r3, [r3]
 8003100:	617b      	str	r3, [r7, #20]
   return(result);
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f043 0310 	orr.w	r3, r3, #16
 8003108:	62bb      	str	r3, [r7, #40]	; 0x28
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	330c      	adds	r3, #12
 8003110:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003112:	627a      	str	r2, [r7, #36]	; 0x24
 8003114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003116:	6a39      	ldr	r1, [r7, #32]
 8003118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800311a:	e841 2300 	strex	r3, r2, [r1]
 800311e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1e5      	bne.n	80030f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8003126:	e002      	b.n	800312e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800312e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003132:	e000      	b.n	8003136 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8003134:	2302      	movs	r3, #2
  }
}
 8003136:	4618      	mov	r0, r3
 8003138:	3730      	adds	r7, #48	; 0x30
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
	...

08003140 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b0ba      	sub	sp, #232	; 0xe8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003166:	2300      	movs	r3, #0
 8003168:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800316c:	2300      	movs	r3, #0
 800316e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800317e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10f      	bne.n	80031a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800318a:	f003 0320 	and.w	r3, r3, #32
 800318e:	2b00      	cmp	r3, #0
 8003190:	d009      	beq.n	80031a6 <HAL_UART_IRQHandler+0x66>
 8003192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003196:	f003 0320 	and.w	r3, r3, #32
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 fd87 	bl	8003cb2 <UART_Receive_IT>
      return;
 80031a4:	e256      	b.n	8003654 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80031a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f000 80de 	beq.w	800336c <HAL_UART_IRQHandler+0x22c>
 80031b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d106      	bne.n	80031ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 80d1 	beq.w	800336c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80031ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00b      	beq.n	80031ee <HAL_UART_IRQHandler+0xae>
 80031d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d005      	beq.n	80031ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	f043 0201 	orr.w	r2, r3, #1
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00b      	beq.n	8003212 <HAL_UART_IRQHandler+0xd2>
 80031fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d005      	beq.n	8003212 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f043 0202 	orr.w	r2, r3, #2
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_UART_IRQHandler+0xf6>
 800321e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b00      	cmp	r3, #0
 8003228:	d005      	beq.n	8003236 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f043 0204 	orr.w	r2, r3, #4
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	2b00      	cmp	r3, #0
 8003240:	d011      	beq.n	8003266 <HAL_UART_IRQHandler+0x126>
 8003242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003246:	f003 0320 	and.w	r3, r3, #32
 800324a:	2b00      	cmp	r3, #0
 800324c:	d105      	bne.n	800325a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800324e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	f043 0208 	orr.w	r2, r3, #8
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	f000 81ed 	beq.w	800364a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003274:	f003 0320 	and.w	r3, r3, #32
 8003278:	2b00      	cmp	r3, #0
 800327a:	d008      	beq.n	800328e <HAL_UART_IRQHandler+0x14e>
 800327c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003280:	f003 0320 	and.w	r3, r3, #32
 8003284:	2b00      	cmp	r3, #0
 8003286:	d002      	beq.n	800328e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 fd12 	bl	8003cb2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003298:	2b40      	cmp	r3, #64	; 0x40
 800329a:	bf0c      	ite	eq
 800329c:	2301      	moveq	r3, #1
 800329e:	2300      	movne	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d103      	bne.n	80032ba <HAL_UART_IRQHandler+0x17a>
 80032b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d04f      	beq.n	800335a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 fc1a 	bl	8003af4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ca:	2b40      	cmp	r3, #64	; 0x40
 80032cc:	d141      	bne.n	8003352 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	3314      	adds	r3, #20
 80032d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032dc:	e853 3f00 	ldrex	r3, [r3]
 80032e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80032e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	3314      	adds	r3, #20
 80032f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80032fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80032fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003302:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003306:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800330a:	e841 2300 	strex	r3, r2, [r1]
 800330e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003312:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1d9      	bne.n	80032ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331e:	2b00      	cmp	r3, #0
 8003320:	d013      	beq.n	800334a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003326:	4a7d      	ldr	r2, [pc, #500]	; (800351c <HAL_UART_IRQHandler+0x3dc>)
 8003328:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332e:	4618      	mov	r0, r3
 8003330:	f7fe fd38 	bl	8001da4 <HAL_DMA_Abort_IT>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d016      	beq.n	8003368 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003344:	4610      	mov	r0, r2
 8003346:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003348:	e00e      	b.n	8003368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 f9ae 	bl	80036ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003350:	e00a      	b.n	8003368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f9aa 	bl	80036ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003358:	e006      	b.n	8003368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f9a6 	bl	80036ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003366:	e170      	b.n	800364a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003368:	bf00      	nop
    return;
 800336a:	e16e      	b.n	800364a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003370:	2b01      	cmp	r3, #1
 8003372:	f040 814a 	bne.w	800360a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800337a:	f003 0310 	and.w	r3, r3, #16
 800337e:	2b00      	cmp	r3, #0
 8003380:	f000 8143 	beq.w	800360a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003388:	f003 0310 	and.w	r3, r3, #16
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 813c 	beq.w	800360a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003392:	2300      	movs	r3, #0
 8003394:	60bb      	str	r3, [r7, #8]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	60bb      	str	r3, [r7, #8]
 80033a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033b2:	2b40      	cmp	r3, #64	; 0x40
 80033b4:	f040 80b4 	bne.w	8003520 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80033c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 8140 	beq.w	800364e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033d6:	429a      	cmp	r2, r3
 80033d8:	f080 8139 	bcs.w	800364e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033ee:	f000 8088 	beq.w	8003502 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	330c      	adds	r3, #12
 80033f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003400:	e853 3f00 	ldrex	r3, [r3]
 8003404:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003408:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800340c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003410:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	330c      	adds	r3, #12
 800341a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800341e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003422:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003426:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800342a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800342e:	e841 2300 	strex	r3, r2, [r1]
 8003432:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003436:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1d9      	bne.n	80033f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	3314      	adds	r3, #20
 8003444:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003446:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003448:	e853 3f00 	ldrex	r3, [r3]
 800344c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800344e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003450:	f023 0301 	bic.w	r3, r3, #1
 8003454:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3314      	adds	r3, #20
 800345e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003462:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003466:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003468:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800346a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800346e:	e841 2300 	strex	r3, r2, [r1]
 8003472:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003474:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1e1      	bne.n	800343e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	3314      	adds	r3, #20
 8003480:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003482:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003484:	e853 3f00 	ldrex	r3, [r3]
 8003488:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800348a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800348c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003490:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	3314      	adds	r3, #20
 800349a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800349e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80034a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80034a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80034a6:	e841 2300 	strex	r3, r2, [r1]
 80034aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80034ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1e3      	bne.n	800347a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2220      	movs	r2, #32
 80034b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	330c      	adds	r3, #12
 80034c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034ca:	e853 3f00 	ldrex	r3, [r3]
 80034ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80034d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034d2:	f023 0310 	bic.w	r3, r3, #16
 80034d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	330c      	adds	r3, #12
 80034e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80034e4:	65ba      	str	r2, [r7, #88]	; 0x58
 80034e6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80034ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80034ec:	e841 2300 	strex	r3, r2, [r1]
 80034f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80034f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1e3      	bne.n	80034c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7fe fbe1 	bl	8001cc4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800350a:	b29b      	uxth	r3, r3
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	b29b      	uxth	r3, r3
 8003510:	4619      	mov	r1, r3
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7fd fef6 	bl	8001304 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003518:	e099      	b.n	800364e <HAL_UART_IRQHandler+0x50e>
 800351a:	bf00      	nop
 800351c:	08003bbb 	.word	0x08003bbb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003528:	b29b      	uxth	r3, r3
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003534:	b29b      	uxth	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 808b 	beq.w	8003652 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800353c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 8086 	beq.w	8003652 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	330c      	adds	r3, #12
 800354c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800354e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003550:	e853 3f00 	ldrex	r3, [r3]
 8003554:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003558:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800355c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	330c      	adds	r3, #12
 8003566:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800356a:	647a      	str	r2, [r7, #68]	; 0x44
 800356c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003570:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003572:	e841 2300 	strex	r3, r2, [r1]
 8003576:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1e3      	bne.n	8003546 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	3314      	adds	r3, #20
 8003584:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	e853 3f00 	ldrex	r3, [r3]
 800358c:	623b      	str	r3, [r7, #32]
   return(result);
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	f023 0301 	bic.w	r3, r3, #1
 8003594:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	3314      	adds	r3, #20
 800359e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80035a2:	633a      	str	r2, [r7, #48]	; 0x30
 80035a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80035a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035aa:	e841 2300 	strex	r3, r2, [r1]
 80035ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80035b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1e3      	bne.n	800357e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	330c      	adds	r3, #12
 80035ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	e853 3f00 	ldrex	r3, [r3]
 80035d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f023 0310 	bic.w	r3, r3, #16
 80035da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	330c      	adds	r3, #12
 80035e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80035e8:	61fa      	str	r2, [r7, #28]
 80035ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ec:	69b9      	ldr	r1, [r7, #24]
 80035ee:	69fa      	ldr	r2, [r7, #28]
 80035f0:	e841 2300 	strex	r3, r2, [r1]
 80035f4:	617b      	str	r3, [r7, #20]
   return(result);
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1e3      	bne.n	80035c4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80035fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003600:	4619      	mov	r1, r3
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7fd fe7e 	bl	8001304 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003608:	e023      	b.n	8003652 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800360a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800360e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003612:	2b00      	cmp	r3, #0
 8003614:	d009      	beq.n	800362a <HAL_UART_IRQHandler+0x4ea>
 8003616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800361a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 fadd 	bl	8003be2 <UART_Transmit_IT>
    return;
 8003628:	e014      	b.n	8003654 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800362a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800362e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00e      	beq.n	8003654 <HAL_UART_IRQHandler+0x514>
 8003636:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800363a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363e:	2b00      	cmp	r3, #0
 8003640:	d008      	beq.n	8003654 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 fb1d 	bl	8003c82 <UART_EndTransmit_IT>
    return;
 8003648:	e004      	b.n	8003654 <HAL_UART_IRQHandler+0x514>
    return;
 800364a:	bf00      	nop
 800364c:	e002      	b.n	8003654 <HAL_UART_IRQHandler+0x514>
      return;
 800364e:	bf00      	nop
 8003650:	e000      	b.n	8003654 <HAL_UART_IRQHandler+0x514>
      return;
 8003652:	bf00      	nop
  }
}
 8003654:	37e8      	adds	r7, #232	; 0xe8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop

0800365c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b090      	sub	sp, #64	; 0x40
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d137      	bne.n	800374c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80036dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036de:	2200      	movs	r2, #0
 80036e0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80036e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3314      	adds	r3, #20
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	e853 3f00 	ldrex	r3, [r3]
 80036f0:	623b      	str	r3, [r7, #32]
   return(result);
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80036fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	3314      	adds	r3, #20
 8003700:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003702:	633a      	str	r2, [r7, #48]	; 0x30
 8003704:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003706:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003708:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800370a:	e841 2300 	strex	r3, r2, [r1]
 800370e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1e5      	bne.n	80036e2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	330c      	adds	r3, #12
 800371c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	e853 3f00 	ldrex	r3, [r3]
 8003724:	60fb      	str	r3, [r7, #12]
   return(result);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800372c:	637b      	str	r3, [r7, #52]	; 0x34
 800372e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	330c      	adds	r3, #12
 8003734:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003736:	61fa      	str	r2, [r7, #28]
 8003738:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800373a:	69b9      	ldr	r1, [r7, #24]
 800373c:	69fa      	ldr	r2, [r7, #28]
 800373e:	e841 2300 	strex	r3, r2, [r1]
 8003742:	617b      	str	r3, [r7, #20]
   return(result);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1e5      	bne.n	8003716 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800374a:	e002      	b.n	8003752 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800374c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800374e:	f7ff ff85 	bl	800365c <HAL_UART_TxCpltCallback>
}
 8003752:	bf00      	nop
 8003754:	3740      	adds	r7, #64	; 0x40
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b084      	sub	sp, #16
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003766:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f7ff ff81 	bl	8003670 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800376e:	bf00      	nop
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003776:	b580      	push	{r7, lr}
 8003778:	b09c      	sub	sp, #112	; 0x70
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003782:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d172      	bne.n	8003878 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003794:	2200      	movs	r2, #0
 8003796:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	330c      	adds	r3, #12
 800379e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037a2:	e853 3f00 	ldrex	r3, [r3]
 80037a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80037a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80037b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	330c      	adds	r3, #12
 80037b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80037b8:	65ba      	str	r2, [r7, #88]	; 0x58
 80037ba:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037c0:	e841 2300 	strex	r3, r2, [r1]
 80037c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80037c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1e5      	bne.n	8003798 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3314      	adds	r3, #20
 80037d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037d6:	e853 3f00 	ldrex	r3, [r3]
 80037da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80037dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037de:	f023 0301 	bic.w	r3, r3, #1
 80037e2:	667b      	str	r3, [r7, #100]	; 0x64
 80037e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	3314      	adds	r3, #20
 80037ea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80037ec:	647a      	str	r2, [r7, #68]	; 0x44
 80037ee:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80037f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037f4:	e841 2300 	strex	r3, r2, [r1]
 80037f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80037fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1e5      	bne.n	80037cc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	3314      	adds	r3, #20
 8003806:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380a:	e853 3f00 	ldrex	r3, [r3]
 800380e:	623b      	str	r3, [r7, #32]
   return(result);
 8003810:	6a3b      	ldr	r3, [r7, #32]
 8003812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003816:	663b      	str	r3, [r7, #96]	; 0x60
 8003818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3314      	adds	r3, #20
 800381e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003820:	633a      	str	r2, [r7, #48]	; 0x30
 8003822:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003824:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003826:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003828:	e841 2300 	strex	r3, r2, [r1]
 800382c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800382e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1e5      	bne.n	8003800 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003836:	2220      	movs	r2, #32
 8003838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800383c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800383e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003840:	2b01      	cmp	r3, #1
 8003842:	d119      	bne.n	8003878 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	330c      	adds	r3, #12
 800384a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	e853 3f00 	ldrex	r3, [r3]
 8003852:	60fb      	str	r3, [r7, #12]
   return(result);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f023 0310 	bic.w	r3, r3, #16
 800385a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800385c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	330c      	adds	r3, #12
 8003862:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003864:	61fa      	str	r2, [r7, #28]
 8003866:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003868:	69b9      	ldr	r1, [r7, #24]
 800386a:	69fa      	ldr	r2, [r7, #28]
 800386c:	e841 2300 	strex	r3, r2, [r1]
 8003870:	617b      	str	r3, [r7, #20]
   return(result);
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e5      	bne.n	8003844 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	2b01      	cmp	r3, #1
 800387e:	d106      	bne.n	800388e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003882:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003884:	4619      	mov	r1, r3
 8003886:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003888:	f7fd fd3c 	bl	8001304 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800388c:	e002      	b.n	8003894 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800388e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003890:	f7ff fef8 	bl	8003684 <HAL_UART_RxCpltCallback>
}
 8003894:	bf00      	nop
 8003896:	3770      	adds	r7, #112	; 0x70
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d108      	bne.n	80038c4 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80038b6:	085b      	lsrs	r3, r3, #1
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	4619      	mov	r1, r3
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f7fd fd21 	bl	8001304 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80038c2:	e002      	b.n	80038ca <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f7ff fee7 	bl	8003698 <HAL_UART_RxHalfCpltCallback>
}
 80038ca:	bf00      	nop
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b084      	sub	sp, #16
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80038da:	2300      	movs	r3, #0
 80038dc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ee:	2b80      	cmp	r3, #128	; 0x80
 80038f0:	bf0c      	ite	eq
 80038f2:	2301      	moveq	r3, #1
 80038f4:	2300      	movne	r3, #0
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b21      	cmp	r3, #33	; 0x21
 8003904:	d108      	bne.n	8003918 <UART_DMAError+0x46>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2200      	movs	r2, #0
 8003910:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003912:	68b8      	ldr	r0, [r7, #8]
 8003914:	f000 f8c6 	bl	8003aa4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003922:	2b40      	cmp	r3, #64	; 0x40
 8003924:	bf0c      	ite	eq
 8003926:	2301      	moveq	r3, #1
 8003928:	2300      	movne	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b22      	cmp	r3, #34	; 0x22
 8003938:	d108      	bne.n	800394c <UART_DMAError+0x7a>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2200      	movs	r2, #0
 8003944:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003946:	68b8      	ldr	r0, [r7, #8]
 8003948:	f000 f8d4 	bl	8003af4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	f043 0210 	orr.w	r2, r3, #16
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003958:	68b8      	ldr	r0, [r7, #8]
 800395a:	f7ff fea7 	bl	80036ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800395e:	bf00      	nop
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
	...

08003968 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b098      	sub	sp, #96	; 0x60
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	4613      	mov	r3, r2
 8003974:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	88fa      	ldrh	r2, [r7, #6]
 8003980:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2222      	movs	r2, #34	; 0x22
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003994:	4a40      	ldr	r2, [pc, #256]	; (8003a98 <UART_Start_Receive_DMA+0x130>)
 8003996:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399c:	4a3f      	ldr	r2, [pc, #252]	; (8003a9c <UART_Start_Receive_DMA+0x134>)
 800399e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a4:	4a3e      	ldr	r2, [pc, #248]	; (8003aa0 <UART_Start_Receive_DMA+0x138>)
 80039a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ac:	2200      	movs	r2, #0
 80039ae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80039b0:	f107 0308 	add.w	r3, r7, #8
 80039b4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3304      	adds	r3, #4
 80039c0:	4619      	mov	r1, r3
 80039c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	f7fe f924 	bl	8001c14 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80039cc:	2300      	movs	r3, #0
 80039ce:	613b      	str	r3, [r7, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d019      	beq.n	8003a26 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	330c      	adds	r3, #12
 80039f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039fc:	e853 3f00 	ldrex	r3, [r3]
 8003a00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a08:	65bb      	str	r3, [r7, #88]	; 0x58
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	330c      	adds	r3, #12
 8003a10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a12:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003a14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a16:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003a18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a1a:	e841 2300 	strex	r3, r2, [r1]
 8003a1e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1e5      	bne.n	80039f2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	3314      	adds	r3, #20
 8003a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a30:	e853 3f00 	ldrex	r3, [r3]
 8003a34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	657b      	str	r3, [r7, #84]	; 0x54
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3314      	adds	r3, #20
 8003a44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a46:	63ba      	str	r2, [r7, #56]	; 0x38
 8003a48:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003a4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a4e:	e841 2300 	strex	r3, r2, [r1]
 8003a52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1e5      	bne.n	8003a26 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3314      	adds	r3, #20
 8003a60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	e853 3f00 	ldrex	r3, [r3]
 8003a68:	617b      	str	r3, [r7, #20]
   return(result);
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a70:	653b      	str	r3, [r7, #80]	; 0x50
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3314      	adds	r3, #20
 8003a78:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003a7a:	627a      	str	r2, [r7, #36]	; 0x24
 8003a7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7e:	6a39      	ldr	r1, [r7, #32]
 8003a80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a82:	e841 2300 	strex	r3, r2, [r1]
 8003a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1e5      	bne.n	8003a5a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3760      	adds	r7, #96	; 0x60
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	08003777 	.word	0x08003777
 8003a9c:	0800389d 	.word	0x0800389d
 8003aa0:	080038d3 	.word	0x080038d3

08003aa4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b089      	sub	sp, #36	; 0x24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	330c      	adds	r3, #12
 8003ab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	e853 3f00 	ldrex	r3, [r3]
 8003aba:	60bb      	str	r3, [r7, #8]
   return(result);
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	330c      	adds	r3, #12
 8003aca:	69fa      	ldr	r2, [r7, #28]
 8003acc:	61ba      	str	r2, [r7, #24]
 8003ace:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad0:	6979      	ldr	r1, [r7, #20]
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	e841 2300 	strex	r3, r2, [r1]
 8003ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d1e5      	bne.n	8003aac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003ae8:	bf00      	nop
 8003aea:	3724      	adds	r7, #36	; 0x24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b095      	sub	sp, #84	; 0x54
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	330c      	adds	r3, #12
 8003b02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b06:	e853 3f00 	ldrex	r3, [r3]
 8003b0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b1c:	643a      	str	r2, [r7, #64]	; 0x40
 8003b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b24:	e841 2300 	strex	r3, r2, [r1]
 8003b28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1e5      	bne.n	8003afc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	3314      	adds	r3, #20
 8003b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b38:	6a3b      	ldr	r3, [r7, #32]
 8003b3a:	e853 3f00 	ldrex	r3, [r3]
 8003b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f023 0301 	bic.w	r3, r3, #1
 8003b46:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3314      	adds	r3, #20
 8003b4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b58:	e841 2300 	strex	r3, r2, [r1]
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d1e5      	bne.n	8003b30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d119      	bne.n	8003ba0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	330c      	adds	r3, #12
 8003b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	e853 3f00 	ldrex	r3, [r3]
 8003b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	f023 0310 	bic.w	r3, r3, #16
 8003b82:	647b      	str	r3, [r7, #68]	; 0x44
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	330c      	adds	r3, #12
 8003b8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b8c:	61ba      	str	r2, [r7, #24]
 8003b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b90:	6979      	ldr	r1, [r7, #20]
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	e841 2300 	strex	r3, r2, [r1]
 8003b98:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1e5      	bne.n	8003b6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003bae:	bf00      	nop
 8003bb0:	3754      	adds	r7, #84	; 0x54
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b084      	sub	sp, #16
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f7ff fd69 	bl	80036ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bda:	bf00      	nop
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b085      	sub	sp, #20
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b21      	cmp	r3, #33	; 0x21
 8003bf4:	d13e      	bne.n	8003c74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bfe:	d114      	bne.n	8003c2a <UART_Transmit_IT+0x48>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d110      	bne.n	8003c2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	1c9a      	adds	r2, r3, #2
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	621a      	str	r2, [r3, #32]
 8003c28:	e008      	b.n	8003c3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	1c59      	adds	r1, r3, #1
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	6211      	str	r1, [r2, #32]
 8003c34:	781a      	ldrb	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	3b01      	subs	r3, #1
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d10f      	bne.n	8003c70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68da      	ldr	r2, [r3, #12]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68da      	ldr	r2, [r3, #12]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7ff fcda 	bl	800365c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b08c      	sub	sp, #48	; 0x30
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b22      	cmp	r3, #34	; 0x22
 8003cc4:	f040 80ab 	bne.w	8003e1e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cd0:	d117      	bne.n	8003d02 <UART_Receive_IT+0x50>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d113      	bne.n	8003d02 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfa:	1c9a      	adds	r2, r3, #2
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28
 8003d00:	e026      	b.n	8003d50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d06:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d14:	d007      	beq.n	8003d26 <UART_Receive_IT+0x74>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10a      	bne.n	8003d34 <UART_Receive_IT+0x82>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d30:	701a      	strb	r2, [r3, #0]
 8003d32:	e008      	b.n	8003d46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4a:	1c5a      	adds	r2, r3, #1
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	3b01      	subs	r3, #1
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d15a      	bne.n	8003e1a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0220 	bic.w	r2, r2, #32
 8003d72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
 8003d92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d135      	bne.n	8003e10 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	330c      	adds	r3, #12
 8003db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	e853 3f00 	ldrex	r3, [r3]
 8003db8:	613b      	str	r3, [r7, #16]
   return(result);
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f023 0310 	bic.w	r3, r3, #16
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	330c      	adds	r3, #12
 8003dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dca:	623a      	str	r2, [r7, #32]
 8003dcc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dce:	69f9      	ldr	r1, [r7, #28]
 8003dd0:	6a3a      	ldr	r2, [r7, #32]
 8003dd2:	e841 2300 	strex	r3, r2, [r1]
 8003dd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1e5      	bne.n	8003daa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b10      	cmp	r3, #16
 8003dea:	d10a      	bne.n	8003e02 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dec:	2300      	movs	r3, #0
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e06:	4619      	mov	r1, r3
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f7fd fa7b 	bl	8001304 <HAL_UARTEx_RxEventCallback>
 8003e0e:	e002      	b.n	8003e16 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff fc37 	bl	8003684 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	e002      	b.n	8003e20 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e000      	b.n	8003e20 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003e1e:	2302      	movs	r3, #2
  }
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3730      	adds	r7, #48	; 0x30
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e2c:	b0c0      	sub	sp, #256	; 0x100
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e44:	68d9      	ldr	r1, [r3, #12]
 8003e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	ea40 0301 	orr.w	r3, r0, r1
 8003e50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e80:	f021 010c 	bic.w	r1, r1, #12
 8003e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e8e:	430b      	orrs	r3, r1
 8003e90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea2:	6999      	ldr	r1, [r3, #24]
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	ea40 0301 	orr.w	r3, r0, r1
 8003eae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	4b8f      	ldr	r3, [pc, #572]	; (80040f4 <UART_SetConfig+0x2cc>)
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d005      	beq.n	8003ec8 <UART_SetConfig+0xa0>
 8003ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	4b8d      	ldr	r3, [pc, #564]	; (80040f8 <UART_SetConfig+0x2d0>)
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d104      	bne.n	8003ed2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ec8:	f7fe fff4 	bl	8002eb4 <HAL_RCC_GetPCLK2Freq>
 8003ecc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ed0:	e003      	b.n	8003eda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ed2:	f7fe ffdb 	bl	8002e8c <HAL_RCC_GetPCLK1Freq>
 8003ed6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ede:	69db      	ldr	r3, [r3, #28]
 8003ee0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ee4:	f040 810c 	bne.w	8004100 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ee8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003eec:	2200      	movs	r2, #0
 8003eee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ef2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003ef6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003efa:	4622      	mov	r2, r4
 8003efc:	462b      	mov	r3, r5
 8003efe:	1891      	adds	r1, r2, r2
 8003f00:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f02:	415b      	adcs	r3, r3
 8003f04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	eb12 0801 	adds.w	r8, r2, r1
 8003f10:	4629      	mov	r1, r5
 8003f12:	eb43 0901 	adc.w	r9, r3, r1
 8003f16:	f04f 0200 	mov.w	r2, #0
 8003f1a:	f04f 0300 	mov.w	r3, #0
 8003f1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f2a:	4690      	mov	r8, r2
 8003f2c:	4699      	mov	r9, r3
 8003f2e:	4623      	mov	r3, r4
 8003f30:	eb18 0303 	adds.w	r3, r8, r3
 8003f34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f38:	462b      	mov	r3, r5
 8003f3a:	eb49 0303 	adc.w	r3, r9, r3
 8003f3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f4e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f56:	460b      	mov	r3, r1
 8003f58:	18db      	adds	r3, r3, r3
 8003f5a:	653b      	str	r3, [r7, #80]	; 0x50
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	eb42 0303 	adc.w	r3, r2, r3
 8003f62:	657b      	str	r3, [r7, #84]	; 0x54
 8003f64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f6c:	f7fc fe16 	bl	8000b9c <__aeabi_uldivmod>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4b61      	ldr	r3, [pc, #388]	; (80040fc <UART_SetConfig+0x2d4>)
 8003f76:	fba3 2302 	umull	r2, r3, r3, r2
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	011c      	lsls	r4, r3, #4
 8003f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f82:	2200      	movs	r2, #0
 8003f84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f88:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f90:	4642      	mov	r2, r8
 8003f92:	464b      	mov	r3, r9
 8003f94:	1891      	adds	r1, r2, r2
 8003f96:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f98:	415b      	adcs	r3, r3
 8003f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003fa0:	4641      	mov	r1, r8
 8003fa2:	eb12 0a01 	adds.w	sl, r2, r1
 8003fa6:	4649      	mov	r1, r9
 8003fa8:	eb43 0b01 	adc.w	fp, r3, r1
 8003fac:	f04f 0200 	mov.w	r2, #0
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fc0:	4692      	mov	sl, r2
 8003fc2:	469b      	mov	fp, r3
 8003fc4:	4643      	mov	r3, r8
 8003fc6:	eb1a 0303 	adds.w	r3, sl, r3
 8003fca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fce:	464b      	mov	r3, r9
 8003fd0:	eb4b 0303 	adc.w	r3, fp, r3
 8003fd4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fe4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fe8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fec:	460b      	mov	r3, r1
 8003fee:	18db      	adds	r3, r3, r3
 8003ff0:	643b      	str	r3, [r7, #64]	; 0x40
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	eb42 0303 	adc.w	r3, r2, r3
 8003ff8:	647b      	str	r3, [r7, #68]	; 0x44
 8003ffa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ffe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004002:	f7fc fdcb 	bl	8000b9c <__aeabi_uldivmod>
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	4611      	mov	r1, r2
 800400c:	4b3b      	ldr	r3, [pc, #236]	; (80040fc <UART_SetConfig+0x2d4>)
 800400e:	fba3 2301 	umull	r2, r3, r3, r1
 8004012:	095b      	lsrs	r3, r3, #5
 8004014:	2264      	movs	r2, #100	; 0x64
 8004016:	fb02 f303 	mul.w	r3, r2, r3
 800401a:	1acb      	subs	r3, r1, r3
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004022:	4b36      	ldr	r3, [pc, #216]	; (80040fc <UART_SetConfig+0x2d4>)
 8004024:	fba3 2302 	umull	r2, r3, r3, r2
 8004028:	095b      	lsrs	r3, r3, #5
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004030:	441c      	add	r4, r3
 8004032:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004036:	2200      	movs	r2, #0
 8004038:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800403c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004040:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004044:	4642      	mov	r2, r8
 8004046:	464b      	mov	r3, r9
 8004048:	1891      	adds	r1, r2, r2
 800404a:	63b9      	str	r1, [r7, #56]	; 0x38
 800404c:	415b      	adcs	r3, r3
 800404e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004050:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004054:	4641      	mov	r1, r8
 8004056:	1851      	adds	r1, r2, r1
 8004058:	6339      	str	r1, [r7, #48]	; 0x30
 800405a:	4649      	mov	r1, r9
 800405c:	414b      	adcs	r3, r1
 800405e:	637b      	str	r3, [r7, #52]	; 0x34
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800406c:	4659      	mov	r1, fp
 800406e:	00cb      	lsls	r3, r1, #3
 8004070:	4651      	mov	r1, sl
 8004072:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004076:	4651      	mov	r1, sl
 8004078:	00ca      	lsls	r2, r1, #3
 800407a:	4610      	mov	r0, r2
 800407c:	4619      	mov	r1, r3
 800407e:	4603      	mov	r3, r0
 8004080:	4642      	mov	r2, r8
 8004082:	189b      	adds	r3, r3, r2
 8004084:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004088:	464b      	mov	r3, r9
 800408a:	460a      	mov	r2, r1
 800408c:	eb42 0303 	adc.w	r3, r2, r3
 8004090:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80040a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80040a8:	460b      	mov	r3, r1
 80040aa:	18db      	adds	r3, r3, r3
 80040ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ae:	4613      	mov	r3, r2
 80040b0:	eb42 0303 	adc.w	r3, r2, r3
 80040b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80040be:	f7fc fd6d 	bl	8000b9c <__aeabi_uldivmod>
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	4b0d      	ldr	r3, [pc, #52]	; (80040fc <UART_SetConfig+0x2d4>)
 80040c8:	fba3 1302 	umull	r1, r3, r3, r2
 80040cc:	095b      	lsrs	r3, r3, #5
 80040ce:	2164      	movs	r1, #100	; 0x64
 80040d0:	fb01 f303 	mul.w	r3, r1, r3
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	3332      	adds	r3, #50	; 0x32
 80040da:	4a08      	ldr	r2, [pc, #32]	; (80040fc <UART_SetConfig+0x2d4>)
 80040dc:	fba2 2303 	umull	r2, r3, r2, r3
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	f003 0207 	and.w	r2, r3, #7
 80040e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4422      	add	r2, r4
 80040ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040f0:	e105      	b.n	80042fe <UART_SetConfig+0x4d6>
 80040f2:	bf00      	nop
 80040f4:	40011000 	.word	0x40011000
 80040f8:	40011400 	.word	0x40011400
 80040fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004104:	2200      	movs	r2, #0
 8004106:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800410a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800410e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004112:	4642      	mov	r2, r8
 8004114:	464b      	mov	r3, r9
 8004116:	1891      	adds	r1, r2, r2
 8004118:	6239      	str	r1, [r7, #32]
 800411a:	415b      	adcs	r3, r3
 800411c:	627b      	str	r3, [r7, #36]	; 0x24
 800411e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004122:	4641      	mov	r1, r8
 8004124:	1854      	adds	r4, r2, r1
 8004126:	4649      	mov	r1, r9
 8004128:	eb43 0501 	adc.w	r5, r3, r1
 800412c:	f04f 0200 	mov.w	r2, #0
 8004130:	f04f 0300 	mov.w	r3, #0
 8004134:	00eb      	lsls	r3, r5, #3
 8004136:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800413a:	00e2      	lsls	r2, r4, #3
 800413c:	4614      	mov	r4, r2
 800413e:	461d      	mov	r5, r3
 8004140:	4643      	mov	r3, r8
 8004142:	18e3      	adds	r3, r4, r3
 8004144:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004148:	464b      	mov	r3, r9
 800414a:	eb45 0303 	adc.w	r3, r5, r3
 800414e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800415e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	f04f 0300 	mov.w	r3, #0
 800416a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800416e:	4629      	mov	r1, r5
 8004170:	008b      	lsls	r3, r1, #2
 8004172:	4621      	mov	r1, r4
 8004174:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004178:	4621      	mov	r1, r4
 800417a:	008a      	lsls	r2, r1, #2
 800417c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004180:	f7fc fd0c 	bl	8000b9c <__aeabi_uldivmod>
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	4b60      	ldr	r3, [pc, #384]	; (800430c <UART_SetConfig+0x4e4>)
 800418a:	fba3 2302 	umull	r2, r3, r3, r2
 800418e:	095b      	lsrs	r3, r3, #5
 8004190:	011c      	lsls	r4, r3, #4
 8004192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004196:	2200      	movs	r2, #0
 8004198:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800419c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80041a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80041a4:	4642      	mov	r2, r8
 80041a6:	464b      	mov	r3, r9
 80041a8:	1891      	adds	r1, r2, r2
 80041aa:	61b9      	str	r1, [r7, #24]
 80041ac:	415b      	adcs	r3, r3
 80041ae:	61fb      	str	r3, [r7, #28]
 80041b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041b4:	4641      	mov	r1, r8
 80041b6:	1851      	adds	r1, r2, r1
 80041b8:	6139      	str	r1, [r7, #16]
 80041ba:	4649      	mov	r1, r9
 80041bc:	414b      	adcs	r3, r1
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041cc:	4659      	mov	r1, fp
 80041ce:	00cb      	lsls	r3, r1, #3
 80041d0:	4651      	mov	r1, sl
 80041d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041d6:	4651      	mov	r1, sl
 80041d8:	00ca      	lsls	r2, r1, #3
 80041da:	4610      	mov	r0, r2
 80041dc:	4619      	mov	r1, r3
 80041de:	4603      	mov	r3, r0
 80041e0:	4642      	mov	r2, r8
 80041e2:	189b      	adds	r3, r3, r2
 80041e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041e8:	464b      	mov	r3, r9
 80041ea:	460a      	mov	r2, r1
 80041ec:	eb42 0303 	adc.w	r3, r2, r3
 80041f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80041fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	f04f 0300 	mov.w	r3, #0
 8004208:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800420c:	4649      	mov	r1, r9
 800420e:	008b      	lsls	r3, r1, #2
 8004210:	4641      	mov	r1, r8
 8004212:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004216:	4641      	mov	r1, r8
 8004218:	008a      	lsls	r2, r1, #2
 800421a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800421e:	f7fc fcbd 	bl	8000b9c <__aeabi_uldivmod>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4b39      	ldr	r3, [pc, #228]	; (800430c <UART_SetConfig+0x4e4>)
 8004228:	fba3 1302 	umull	r1, r3, r3, r2
 800422c:	095b      	lsrs	r3, r3, #5
 800422e:	2164      	movs	r1, #100	; 0x64
 8004230:	fb01 f303 	mul.w	r3, r1, r3
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	3332      	adds	r3, #50	; 0x32
 800423a:	4a34      	ldr	r2, [pc, #208]	; (800430c <UART_SetConfig+0x4e4>)
 800423c:	fba2 2303 	umull	r2, r3, r2, r3
 8004240:	095b      	lsrs	r3, r3, #5
 8004242:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004246:	441c      	add	r4, r3
 8004248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800424c:	2200      	movs	r2, #0
 800424e:	673b      	str	r3, [r7, #112]	; 0x70
 8004250:	677a      	str	r2, [r7, #116]	; 0x74
 8004252:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004256:	4642      	mov	r2, r8
 8004258:	464b      	mov	r3, r9
 800425a:	1891      	adds	r1, r2, r2
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	415b      	adcs	r3, r3
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004266:	4641      	mov	r1, r8
 8004268:	1851      	adds	r1, r2, r1
 800426a:	6039      	str	r1, [r7, #0]
 800426c:	4649      	mov	r1, r9
 800426e:	414b      	adcs	r3, r1
 8004270:	607b      	str	r3, [r7, #4]
 8004272:	f04f 0200 	mov.w	r2, #0
 8004276:	f04f 0300 	mov.w	r3, #0
 800427a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800427e:	4659      	mov	r1, fp
 8004280:	00cb      	lsls	r3, r1, #3
 8004282:	4651      	mov	r1, sl
 8004284:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004288:	4651      	mov	r1, sl
 800428a:	00ca      	lsls	r2, r1, #3
 800428c:	4610      	mov	r0, r2
 800428e:	4619      	mov	r1, r3
 8004290:	4603      	mov	r3, r0
 8004292:	4642      	mov	r2, r8
 8004294:	189b      	adds	r3, r3, r2
 8004296:	66bb      	str	r3, [r7, #104]	; 0x68
 8004298:	464b      	mov	r3, r9
 800429a:	460a      	mov	r2, r1
 800429c:	eb42 0303 	adc.w	r3, r2, r3
 80042a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80042a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	663b      	str	r3, [r7, #96]	; 0x60
 80042ac:	667a      	str	r2, [r7, #100]	; 0x64
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	f04f 0300 	mov.w	r3, #0
 80042b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80042ba:	4649      	mov	r1, r9
 80042bc:	008b      	lsls	r3, r1, #2
 80042be:	4641      	mov	r1, r8
 80042c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c4:	4641      	mov	r1, r8
 80042c6:	008a      	lsls	r2, r1, #2
 80042c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80042cc:	f7fc fc66 	bl	8000b9c <__aeabi_uldivmod>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	4b0d      	ldr	r3, [pc, #52]	; (800430c <UART_SetConfig+0x4e4>)
 80042d6:	fba3 1302 	umull	r1, r3, r3, r2
 80042da:	095b      	lsrs	r3, r3, #5
 80042dc:	2164      	movs	r1, #100	; 0x64
 80042de:	fb01 f303 	mul.w	r3, r1, r3
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	3332      	adds	r3, #50	; 0x32
 80042e8:	4a08      	ldr	r2, [pc, #32]	; (800430c <UART_SetConfig+0x4e4>)
 80042ea:	fba2 2303 	umull	r2, r3, r2, r3
 80042ee:	095b      	lsrs	r3, r3, #5
 80042f0:	f003 020f 	and.w	r2, r3, #15
 80042f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4422      	add	r2, r4
 80042fc:	609a      	str	r2, [r3, #8]
}
 80042fe:	bf00      	nop
 8004300:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004304:	46bd      	mov	sp, r7
 8004306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800430a:	bf00      	nop
 800430c:	51eb851f 	.word	0x51eb851f

08004310 <create_json>:
#endif

#define IS_WHITESPACE(c) ((unsigned char)(c)<=(unsigned char)' ')

static nx_json *create_json(nx_json_type type, const char *key, nx_json *parent)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	4603      	mov	r3, r0
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
 800431c:	73fb      	strb	r3, [r7, #15]
	nx_json *js = NX_JSON_CALLOC();
 800431e:	2120      	movs	r1, #32
 8004320:	2001      	movs	r0, #1
 8004322:	f001 f885 	bl	8005430 <calloc>
 8004326:	4603      	mov	r3, r0
 8004328:	617b      	str	r3, [r7, #20]
	assert(js);
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d105      	bne.n	800433c <create_json+0x2c>
 8004330:	4b14      	ldr	r3, [pc, #80]	; (8004384 <create_json+0x74>)
 8004332:	4a15      	ldr	r2, [pc, #84]	; (8004388 <create_json+0x78>)
 8004334:	2135      	movs	r1, #53	; 0x35
 8004336:	4815      	ldr	r0, [pc, #84]	; (800438c <create_json+0x7c>)
 8004338:	f001 f85c 	bl	80053f4 <__assert_func>
	js->type = type;
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	7bfa      	ldrb	r2, [r7, #15]
 8004340:	701a      	strb	r2, [r3, #0]
	js->key = key;
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	605a      	str	r2, [r3, #4]
	if (!parent->children.last)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d107      	bne.n	8004360 <create_json+0x50>
	{
		parent->children.first = parent->children.last = js;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	611a      	str	r2, [r3, #16]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691a      	ldr	r2, [r3, #16]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	60da      	str	r2, [r3, #12]
 800435e:	e006      	b.n	800436e <create_json+0x5e>
	}
	else
	{
		parent->children.last->next = js;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	619a      	str	r2, [r3, #24]
		parent->children.last = js;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	611a      	str	r2, [r3, #16]
	}
	parent->children.length++;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	1c5a      	adds	r2, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	609a      	str	r2, [r3, #8]
	return js;
 8004378:	697b      	ldr	r3, [r7, #20]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	080084d8 	.word	0x080084d8
 8004388:	08008830 	.word	0x08008830
 800438c:	080084dc 	.word	0x080084dc

08004390 <unicode_to_utf8>:



static int unicode_to_utf8(unsigned int codepoint, char *p, char **endp)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
	// code from http://stackoverflow.com/a/4609989/697313
	if (codepoint < 0x80) *p++ = codepoint;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2b7f      	cmp	r3, #127	; 0x7f
 80043a0:	d806      	bhi.n	80043b0 <unicode_to_utf8+0x20>
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	1c5a      	adds	r2, r3, #1
 80043a6:	60ba      	str	r2, [r7, #8]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	b2d2      	uxtb	r2, r2
 80043ac:	701a      	strb	r2, [r3, #0]
 80043ae:	e078      	b.n	80044a2 <unicode_to_utf8+0x112>
	else if (codepoint < 0x800) *p++ = 192 + codepoint / 64, *p++ = 128 + codepoint % 64;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043b6:	d214      	bcs.n	80043e2 <unicode_to_utf8+0x52>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	099b      	lsrs	r3, r3, #6
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	1c59      	adds	r1, r3, #1
 80043c2:	60b9      	str	r1, [r7, #8]
 80043c4:	3a40      	subs	r2, #64	; 0x40
 80043c6:	b2d2      	uxtb	r2, r2
 80043c8:	701a      	strb	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	1c59      	adds	r1, r3, #1
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	3a80      	subs	r2, #128	; 0x80
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	701a      	strb	r2, [r3, #0]
 80043e0:	e05f      	b.n	80044a2 <unicode_to_utf8+0x112>
	else if (codepoint - 0xd800u < 0x800) return 0; // surrogate must have been treated earlier
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f5a3 4358 	sub.w	r3, r3, #55296	; 0xd800
 80043e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043ec:	d201      	bcs.n	80043f2 <unicode_to_utf8+0x62>
 80043ee:	2300      	movs	r3, #0
 80043f0:	e05b      	b.n	80044aa <unicode_to_utf8+0x11a>
	else if (codepoint < 0x10000)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f8:	d220      	bcs.n	800443c <unicode_to_utf8+0xac>
		*p++ = 224 + codepoint / 4096, *p++ = 128 + codepoint / 64 % 64, *p++ = 128 + codepoint % 64;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	0b1b      	lsrs	r3, r3, #12
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	1c59      	adds	r1, r3, #1
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	3a20      	subs	r2, #32
 8004408:	b2d2      	uxtb	r2, r2
 800440a:	701a      	strb	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	099b      	lsrs	r3, r3, #6
 8004410:	b2db      	uxtb	r3, r3
 8004412:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004416:	b2da      	uxtb	r2, r3
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	1c59      	adds	r1, r3, #1
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	3a80      	subs	r2, #128	; 0x80
 8004420:	b2d2      	uxtb	r2, r2
 8004422:	701a      	strb	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800442c:	b2da      	uxtb	r2, r3
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	1c59      	adds	r1, r3, #1
 8004432:	60b9      	str	r1, [r7, #8]
 8004434:	3a80      	subs	r2, #128	; 0x80
 8004436:	b2d2      	uxtb	r2, r2
 8004438:	701a      	strb	r2, [r3, #0]
 800443a:	e032      	b.n	80044a2 <unicode_to_utf8+0x112>
	else if (codepoint < 0x110000)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8004442:	d22c      	bcs.n	800449e <unicode_to_utf8+0x10e>
		*p++ = 240 + codepoint / 262144, *p++ = 128 + codepoint / 4096 % 64, *p++ = 128 + codepoint / 64 % 64, *p++ =
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	0c9b      	lsrs	r3, r3, #18
 8004448:	b2da      	uxtb	r2, r3
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	1c59      	adds	r1, r3, #1
 800444e:	60b9      	str	r1, [r7, #8]
 8004450:	3a10      	subs	r2, #16
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	701a      	strb	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	0b1b      	lsrs	r3, r3, #12
 800445a:	b2db      	uxtb	r3, r3
 800445c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004460:	b2da      	uxtb	r2, r3
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	1c59      	adds	r1, r3, #1
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	3a80      	subs	r2, #128	; 0x80
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	701a      	strb	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	099b      	lsrs	r3, r3, #6
 8004472:	b2db      	uxtb	r3, r3
 8004474:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004478:	b2da      	uxtb	r2, r3
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	1c59      	adds	r1, r3, #1
 800447e:	60b9      	str	r1, [r7, #8]
 8004480:	3a80      	subs	r2, #128	; 0x80
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	701a      	strb	r2, [r3, #0]
				128 + codepoint % 64;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	b2db      	uxtb	r3, r3
 800448a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800448e:	b2da      	uxtb	r2, r3
		*p++ = 240 + codepoint / 262144, *p++ = 128 + codepoint / 4096 % 64, *p++ = 128 + codepoint / 64 % 64, *p++ =
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	1c59      	adds	r1, r3, #1
 8004494:	60b9      	str	r1, [r7, #8]
				128 + codepoint % 64;
 8004496:	3a80      	subs	r2, #128	; 0x80
 8004498:	b2d2      	uxtb	r2, r2
		*p++ = 240 + codepoint / 262144, *p++ = 128 + codepoint / 4096 % 64, *p++ = 128 + codepoint / 64 % 64, *p++ =
 800449a:	701a      	strb	r2, [r3, #0]
 800449c:	e001      	b.n	80044a2 <unicode_to_utf8+0x112>
	else return 0; // error
 800449e:	2300      	movs	r3, #0
 80044a0:	e003      	b.n	80044aa <unicode_to_utf8+0x11a>
	*endp = p;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	601a      	str	r2, [r3, #0]
	return 1;
 80044a8:	2301      	movs	r3, #1
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <hex_val>:

nx_json_unicode_encoder nx_json_unicode_to_utf8 = unicode_to_utf8;

static inline int hex_val(char c) {
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	4603      	mov	r3, r0
 80044be:	71fb      	strb	r3, [r7, #7]
	if (c >= '0' && c <= '9') return c - '0';
 80044c0:	79fb      	ldrb	r3, [r7, #7]
 80044c2:	2b2f      	cmp	r3, #47	; 0x2f
 80044c4:	d905      	bls.n	80044d2 <hex_val+0x1c>
 80044c6:	79fb      	ldrb	r3, [r7, #7]
 80044c8:	2b39      	cmp	r3, #57	; 0x39
 80044ca:	d802      	bhi.n	80044d2 <hex_val+0x1c>
 80044cc:	79fb      	ldrb	r3, [r7, #7]
 80044ce:	3b30      	subs	r3, #48	; 0x30
 80044d0:	e013      	b.n	80044fa <hex_val+0x44>
	if (c >= 'a' && c <= 'f') return c - 'a' + 10;
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	2b60      	cmp	r3, #96	; 0x60
 80044d6:	d905      	bls.n	80044e4 <hex_val+0x2e>
 80044d8:	79fb      	ldrb	r3, [r7, #7]
 80044da:	2b66      	cmp	r3, #102	; 0x66
 80044dc:	d802      	bhi.n	80044e4 <hex_val+0x2e>
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	3b57      	subs	r3, #87	; 0x57
 80044e2:	e00a      	b.n	80044fa <hex_val+0x44>
	if (c >= 'A' && c <= 'F') return c - 'A' + 10;
 80044e4:	79fb      	ldrb	r3, [r7, #7]
 80044e6:	2b40      	cmp	r3, #64	; 0x40
 80044e8:	d905      	bls.n	80044f6 <hex_val+0x40>
 80044ea:	79fb      	ldrb	r3, [r7, #7]
 80044ec:	2b46      	cmp	r3, #70	; 0x46
 80044ee:	d802      	bhi.n	80044f6 <hex_val+0x40>
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	3b37      	subs	r3, #55	; 0x37
 80044f4:	e001      	b.n	80044fa <hex_val+0x44>
	return -1;
 80044f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
	...

08004508 <unescape_string>:

static char *unescape_string(char *s, char **end, nx_json_unicode_encoder encoder)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b08e      	sub	sp, #56	; 0x38
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
	char *p = s;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	637b      	str	r3, [r7, #52]	; 0x34
	char *d = s;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	613b      	str	r3, [r7, #16]
	char c;
	while ((c = *p++)) {
 800451c:	e166      	b.n	80047ec <unescape_string+0x2e4>
		if (c == '"') {
 800451e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004522:	2b22      	cmp	r3, #34	; 0x22
 8004524:	d107      	bne.n	8004536 <unescape_string+0x2e>
			*d = '\0';
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	2200      	movs	r2, #0
 800452a:	701a      	strb	r2, [r3, #0]
			*end = p;
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004530:	601a      	str	r2, [r3, #0]
			return s;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	e16e      	b.n	8004814 <unescape_string+0x30c>
		} else if (c == '\\') {
 8004536:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800453a:	2b5c      	cmp	r3, #92	; 0x5c
 800453c:	f040 8150 	bne.w	80047e0 <unescape_string+0x2d8>
			switch (*p) {
 8004540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	2b75      	cmp	r3, #117	; 0x75
 8004546:	f300 8143 	bgt.w	80047d0 <unescape_string+0x2c8>
 800454a:	2b5c      	cmp	r3, #92	; 0x5c
 800454c:	da04      	bge.n	8004558 <unescape_string+0x50>
 800454e:	2b22      	cmp	r3, #34	; 0x22
 8004550:	d03e      	beq.n	80045d0 <unescape_string+0xc8>
 8004552:	2b2f      	cmp	r3, #47	; 0x2f
 8004554:	d03c      	beq.n	80045d0 <unescape_string+0xc8>
 8004556:	e13b      	b.n	80047d0 <unescape_string+0x2c8>
 8004558:	3b5c      	subs	r3, #92	; 0x5c
 800455a:	2b19      	cmp	r3, #25
 800455c:	f200 8138 	bhi.w	80047d0 <unescape_string+0x2c8>
 8004560:	a201      	add	r2, pc, #4	; (adr r2, 8004568 <unescape_string+0x60>)
 8004562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004566:	bf00      	nop
 8004568:	080045d1 	.word	0x080045d1
 800456c:	080047d1 	.word	0x080047d1
 8004570:	080047d1 	.word	0x080047d1
 8004574:	080047d1 	.word	0x080047d1
 8004578:	080047d1 	.word	0x080047d1
 800457c:	080047d1 	.word	0x080047d1
 8004580:	080045e3 	.word	0x080045e3
 8004584:	080047d1 	.word	0x080047d1
 8004588:	080047d1 	.word	0x080047d1
 800458c:	080047d1 	.word	0x080047d1
 8004590:	080045f5 	.word	0x080045f5
 8004594:	080047d1 	.word	0x080047d1
 8004598:	080047d1 	.word	0x080047d1
 800459c:	080047d1 	.word	0x080047d1
 80045a0:	080047d1 	.word	0x080047d1
 80045a4:	080047d1 	.word	0x080047d1
 80045a8:	080047d1 	.word	0x080047d1
 80045ac:	080047d1 	.word	0x080047d1
 80045b0:	08004607 	.word	0x08004607
 80045b4:	080047d1 	.word	0x080047d1
 80045b8:	080047d1 	.word	0x080047d1
 80045bc:	080047d1 	.word	0x080047d1
 80045c0:	08004619 	.word	0x08004619
 80045c4:	080047d1 	.word	0x080047d1
 80045c8:	0800462b 	.word	0x0800462b
 80045cc:	0800463d 	.word	0x0800463d
			case '\\':
			case '/':
			case '"':
				*d++ = *p++;
 80045d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045d2:	1c53      	adds	r3, r2, #1
 80045d4:	637b      	str	r3, [r7, #52]	; 0x34
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1c59      	adds	r1, r3, #1
 80045da:	6139      	str	r1, [r7, #16]
 80045dc:	7812      	ldrb	r2, [r2, #0]
 80045de:	701a      	strb	r2, [r3, #0]
				break;
 80045e0:	e104      	b.n	80047ec <unescape_string+0x2e4>
			case 'b':
				*d++ = '\b';
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	613a      	str	r2, [r7, #16]
 80045e8:	2208      	movs	r2, #8
 80045ea:	701a      	strb	r2, [r3, #0]
				p++;
 80045ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ee:	3301      	adds	r3, #1
 80045f0:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 80045f2:	e0fb      	b.n	80047ec <unescape_string+0x2e4>
			case 'f':
				*d++ = '\f';
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	613a      	str	r2, [r7, #16]
 80045fa:	220c      	movs	r2, #12
 80045fc:	701a      	strb	r2, [r3, #0]
				p++;
 80045fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004600:	3301      	adds	r3, #1
 8004602:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 8004604:	e0f2      	b.n	80047ec <unescape_string+0x2e4>
			case 'n':
				*d++ = '\n';
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	613a      	str	r2, [r7, #16]
 800460c:	220a      	movs	r2, #10
 800460e:	701a      	strb	r2, [r3, #0]
				p++;
 8004610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004612:	3301      	adds	r3, #1
 8004614:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 8004616:	e0e9      	b.n	80047ec <unescape_string+0x2e4>
			case 'r':
				*d++ = '\r';
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	613a      	str	r2, [r7, #16]
 800461e:	220d      	movs	r2, #13
 8004620:	701a      	strb	r2, [r3, #0]
				p++;
 8004622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004624:	3301      	adds	r3, #1
 8004626:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 8004628:	e0e0      	b.n	80047ec <unescape_string+0x2e4>
			case 't':
				*d++ = '\t';
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	613a      	str	r2, [r7, #16]
 8004630:	2209      	movs	r2, #9
 8004632:	701a      	strb	r2, [r3, #0]
				p++;
 8004634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004636:	3301      	adds	r3, #1
 8004638:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 800463a:	e0d7      	b.n	80047ec <unescape_string+0x2e4>
			case 'u': // unicode
				if (!encoder) {
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d106      	bne.n	8004650 <unescape_string+0x148>
					// leave untouched
					*d++ = c;
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1c5a      	adds	r2, r3, #1
 8004646:	613a      	str	r2, [r7, #16]
 8004648:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800464c:	701a      	strb	r2, [r3, #0]
					break;
 800464e:	e0cd      	b.n	80047ec <unescape_string+0x2e4>
				}
				char *ps = p - 1;
 8004650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004652:	3b01      	subs	r3, #1
 8004654:	62bb      	str	r3, [r7, #40]	; 0x28
				int h1, h2, h3, h4;
				if ((h1 = hex_val (p[1])) < 0 || (h2 = hex_val (p[2])) < 0 || (h3 = hex_val (p[3])) < 0 ||
 8004656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004658:	3301      	adds	r3, #1
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	4618      	mov	r0, r3
 800465e:	f7ff ff2a 	bl	80044b6 <hex_val>
 8004662:	6278      	str	r0, [r7, #36]	; 0x24
 8004664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004666:	2b00      	cmp	r3, #0
 8004668:	db1d      	blt.n	80046a6 <unescape_string+0x19e>
 800466a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800466c:	3302      	adds	r3, #2
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	4618      	mov	r0, r3
 8004672:	f7ff ff20 	bl	80044b6 <hex_val>
 8004676:	6238      	str	r0, [r7, #32]
 8004678:	6a3b      	ldr	r3, [r7, #32]
 800467a:	2b00      	cmp	r3, #0
 800467c:	db13      	blt.n	80046a6 <unescape_string+0x19e>
 800467e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004680:	3303      	adds	r3, #3
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	4618      	mov	r0, r3
 8004686:	f7ff ff16 	bl	80044b6 <hex_val>
 800468a:	61f8      	str	r0, [r7, #28]
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	2b00      	cmp	r3, #0
 8004690:	db09      	blt.n	80046a6 <unescape_string+0x19e>
					(h4 = hex_val (p[4])) < 0) {
 8004692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004694:	3304      	adds	r3, #4
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff ff0c 	bl	80044b6 <hex_val>
 800469e:	61b8      	str	r0, [r7, #24]
				if ((h1 = hex_val (p[1])) < 0 || (h2 = hex_val (p[2])) < 0 || (h3 = hex_val (p[3])) < 0 ||
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	da0a      	bge.n	80046bc <unescape_string+0x1b4>
					NX_JSON_REPORT_ERROR("invalid unicode escape", p - 1);
 80046a6:	4b5d      	ldr	r3, [pc, #372]	; (800481c <unescape_string+0x314>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68d8      	ldr	r0, [r3, #12]
 80046ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ae:	3b01      	subs	r3, #1
 80046b0:	228f      	movs	r2, #143	; 0x8f
 80046b2:	495b      	ldr	r1, [pc, #364]	; (8004820 <unescape_string+0x318>)
 80046b4:	f000 feca 	bl	800544c <fiprintf>
					return 0;
 80046b8:	2300      	movs	r3, #0
 80046ba:	e0ab      	b.n	8004814 <unescape_string+0x30c>
				}
				unsigned int codepoint = h1 << 12 | h2 << 8 | h3 << 4 | h4;
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	031a      	lsls	r2, r3, #12
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	021b      	lsls	r3, r3, #8
 80046c4:	431a      	orrs	r2, r3
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	431a      	orrs	r2, r3
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	633b      	str	r3, [r7, #48]	; 0x30
				if ((codepoint & 0xfc00) == 0xd800) { // high surrogate; need one more unicode to succeed
 80046d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d4:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
 80046d8:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 80046dc:	d161      	bne.n	80047a2 <unescape_string+0x29a>
					p += 6;
 80046de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e0:	3306      	adds	r3, #6
 80046e2:	637b      	str	r3, [r7, #52]	; 0x34
					if (p[-1] != '\\' || *p != 'u' || (h1 = hex_val (p[1])) < 0 || (h2 = hex_val (p[2])) < 0 ||
 80046e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e6:	3b01      	subs	r3, #1
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	2b5c      	cmp	r3, #92	; 0x5c
 80046ec:	d12b      	bne.n	8004746 <unescape_string+0x23e>
 80046ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	2b75      	cmp	r3, #117	; 0x75
 80046f4:	d127      	bne.n	8004746 <unescape_string+0x23e>
 80046f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046f8:	3301      	adds	r3, #1
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7ff feda 	bl	80044b6 <hex_val>
 8004702:	6278      	str	r0, [r7, #36]	; 0x24
 8004704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004706:	2b00      	cmp	r3, #0
 8004708:	db1d      	blt.n	8004746 <unescape_string+0x23e>
 800470a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800470c:	3302      	adds	r3, #2
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	4618      	mov	r0, r3
 8004712:	f7ff fed0 	bl	80044b6 <hex_val>
 8004716:	6238      	str	r0, [r7, #32]
 8004718:	6a3b      	ldr	r3, [r7, #32]
 800471a:	2b00      	cmp	r3, #0
 800471c:	db13      	blt.n	8004746 <unescape_string+0x23e>
						(h3 = hex_val (p[3])) < 0 || (h4 = hex_val (p[4])) < 0) {
 800471e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004720:	3303      	adds	r3, #3
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff fec6 	bl	80044b6 <hex_val>
 800472a:	61f8      	str	r0, [r7, #28]
					if (p[-1] != '\\' || *p != 'u' || (h1 = hex_val (p[1])) < 0 || (h2 = hex_val (p[2])) < 0 ||
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	2b00      	cmp	r3, #0
 8004730:	db09      	blt.n	8004746 <unescape_string+0x23e>
						(h3 = hex_val (p[3])) < 0 || (h4 = hex_val (p[4])) < 0) {
 8004732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004734:	3304      	adds	r3, #4
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff febc 	bl	80044b6 <hex_val>
 800473e:	61b8      	str	r0, [r7, #24]
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	2b00      	cmp	r3, #0
 8004744:	da09      	bge.n	800475a <unescape_string+0x252>
						NX_JSON_REPORT_ERROR("invalid unicode surrogate", ps);
 8004746:	4b35      	ldr	r3, [pc, #212]	; (800481c <unescape_string+0x314>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68d8      	ldr	r0, [r3, #12]
 800474c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474e:	2297      	movs	r2, #151	; 0x97
 8004750:	4934      	ldr	r1, [pc, #208]	; (8004824 <unescape_string+0x31c>)
 8004752:	f000 fe7b 	bl	800544c <fiprintf>
						return 0;
 8004756:	2300      	movs	r3, #0
 8004758:	e05c      	b.n	8004814 <unescape_string+0x30c>
					}
					unsigned int codepoint2 = h1 << 12 | h2 << 8 | h3 << 4 | h4;
 800475a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475c:	031a      	lsls	r2, r3, #12
 800475e:	6a3b      	ldr	r3, [r7, #32]
 8004760:	021b      	lsls	r3, r3, #8
 8004762:	431a      	orrs	r2, r3
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	011b      	lsls	r3, r3, #4
 8004768:	431a      	orrs	r2, r3
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	4313      	orrs	r3, r2
 800476e:	617b      	str	r3, [r7, #20]
					if ((codepoint2 & 0xfc00) != 0xdc00) {
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
 8004776:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 800477a:	d009      	beq.n	8004790 <unescape_string+0x288>
						NX_JSON_REPORT_ERROR("invalid unicode surrogate", ps);
 800477c:	4b27      	ldr	r3, [pc, #156]	; (800481c <unescape_string+0x314>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68d8      	ldr	r0, [r3, #12]
 8004782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004784:	229c      	movs	r2, #156	; 0x9c
 8004786:	4927      	ldr	r1, [pc, #156]	; (8004824 <unescape_string+0x31c>)
 8004788:	f000 fe60 	bl	800544c <fiprintf>
						return 0;
 800478c:	2300      	movs	r3, #0
 800478e:	e041      	b.n	8004814 <unescape_string+0x30c>
					}
					codepoint = 0x10000 + ((codepoint - 0xd800) << 10) + (codepoint2 - 0xdc00);
 8004790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004792:	f5a3 4358 	sub.w	r3, r3, #55296	; 0xd800
 8004796:	029a      	lsls	r2, r3, #10
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	4413      	add	r3, r2
 800479c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80047a0:	633b      	str	r3, [r7, #48]	; 0x30
				}
				if (!encoder (codepoint, d, &d)) {
 80047a2:	6939      	ldr	r1, [r7, #16]
 80047a4:	f107 0210 	add.w	r2, r7, #16
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047ac:	4798      	blx	r3
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d109      	bne.n	80047c8 <unescape_string+0x2c0>
					NX_JSON_REPORT_ERROR("invalid codepoint", ps);
 80047b4:	4b19      	ldr	r3, [pc, #100]	; (800481c <unescape_string+0x314>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68d8      	ldr	r0, [r3, #12]
 80047ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047bc:	22a2      	movs	r2, #162	; 0xa2
 80047be:	491a      	ldr	r1, [pc, #104]	; (8004828 <unescape_string+0x320>)
 80047c0:	f000 fe44 	bl	800544c <fiprintf>
					return 0;
 80047c4:	2300      	movs	r3, #0
 80047c6:	e025      	b.n	8004814 <unescape_string+0x30c>
				}
				p += 5;
 80047c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047ca:	3305      	adds	r3, #5
 80047cc:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 80047ce:	e00d      	b.n	80047ec <unescape_string+0x2e4>
			default:
				// leave untouched
				*d++ = c;
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	613a      	str	r2, [r7, #16]
 80047d6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80047da:	701a      	strb	r2, [r3, #0]
				break;
 80047dc:	bf00      	nop
 80047de:	e005      	b.n	80047ec <unescape_string+0x2e4>
			}
		} else {
			*d++ = c;
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	1c5a      	adds	r2, r3, #1
 80047e4:	613a      	str	r2, [r7, #16]
 80047e6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80047ea:	701a      	strb	r2, [r3, #0]
	while ((c = *p++)) {
 80047ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	637a      	str	r2, [r7, #52]	; 0x34
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80047f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f47f ae8e 	bne.w	800451e <unescape_string+0x16>
		}
	}
	NX_JSON_REPORT_ERROR("no closing quote for string", s);
 8004802:	4b06      	ldr	r3, [pc, #24]	; (800481c <unescape_string+0x314>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68d8      	ldr	r0, [r3, #12]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	22b0      	movs	r2, #176	; 0xb0
 800480c:	4907      	ldr	r1, [pc, #28]	; (800482c <unescape_string+0x324>)
 800480e:	f000 fe1d 	bl	800544c <fiprintf>
	return 0;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3738      	adds	r7, #56	; 0x38
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	2000000c 	.word	0x2000000c
 8004820:	080084f0 	.word	0x080084f0
 8004824:	08008528 	.word	0x08008528
 8004828:	08008564 	.word	0x08008564
 800482c:	08008598 	.word	0x08008598

08004830 <skip_block_comment>:

static char *skip_block_comment(char *p) {
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
	// assume p[-2]=='/' && p[-1]=='*'
	char *ps = p - 2;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3b02      	subs	r3, #2
 800483c:	60fb      	str	r3, [r7, #12]
	if (!*p) {
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d109      	bne.n	800485a <skip_block_comment+0x2a>
		NX_JSON_REPORT_ERROR("endless comment", ps);
 8004846:	4b15      	ldr	r3, [pc, #84]	; (800489c <skip_block_comment+0x6c>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68d8      	ldr	r0, [r3, #12]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	22b8      	movs	r2, #184	; 0xb8
 8004850:	4913      	ldr	r1, [pc, #76]	; (80048a0 <skip_block_comment+0x70>)
 8004852:	f000 fdfb 	bl	800544c <fiprintf>
		return 0;
 8004856:	2300      	movs	r3, #0
 8004858:	e01c      	b.n	8004894 <skip_block_comment+0x64>
	}
	REPEAT:
 800485a:	bf00      	nop
	p = strchr (p + 1, '/');
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3301      	adds	r3, #1
 8004860:	212f      	movs	r1, #47	; 0x2f
 8004862:	4618      	mov	r0, r3
 8004864:	f001 fa52 	bl	8005d0c <strchr>
 8004868:	6078      	str	r0, [r7, #4]
	if (!p) {
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d109      	bne.n	8004884 <skip_block_comment+0x54>
		NX_JSON_REPORT_ERROR("endless comment", ps);
 8004870:	4b0a      	ldr	r3, [pc, #40]	; (800489c <skip_block_comment+0x6c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68d8      	ldr	r0, [r3, #12]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	22be      	movs	r2, #190	; 0xbe
 800487a:	4909      	ldr	r1, [pc, #36]	; (80048a0 <skip_block_comment+0x70>)
 800487c:	f000 fde6 	bl	800544c <fiprintf>
		return 0;
 8004880:	2300      	movs	r3, #0
 8004882:	e007      	b.n	8004894 <skip_block_comment+0x64>
	}
	if (p[-1] != '*') goto REPEAT;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	3b01      	subs	r3, #1
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	2b2a      	cmp	r3, #42	; 0x2a
 800488c:	d000      	beq.n	8004890 <skip_block_comment+0x60>
 800488e:	e7e5      	b.n	800485c <skip_block_comment+0x2c>
	return p + 1;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3301      	adds	r3, #1
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	2000000c 	.word	0x2000000c
 80048a0:	080085d4 	.word	0x080085d4

080048a4 <parse_key>:

static char *parse_key(const char **key, char *p, nx_json_unicode_encoder encoder) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b086      	sub	sp, #24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
	// on '}' return with *p=='}'
	char c;
	while ((c = *p++)) {
 80048b0:	e083      	b.n	80049ba <parse_key+0x116>
		if (c == '"') {
 80048b2:	7dfb      	ldrb	r3, [r7, #23]
 80048b4:	2b22      	cmp	r3, #34	; 0x22
 80048b6:	d12b      	bne.n	8004910 <parse_key+0x6c>
			*key = unescape_string (p, &p, encoder);
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f107 0108 	add.w	r1, r7, #8
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7ff fe21 	bl	8004508 <unescape_string>
 80048c6:	4602      	mov	r2, r0
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	601a      	str	r2, [r3, #0]
			if (!*key) return 0; // propagate error
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d104      	bne.n	80048de <parse_key+0x3a>
 80048d4:	2300      	movs	r3, #0
 80048d6:	e083      	b.n	80049e0 <parse_key+0x13c>
			while (*p && IS_WHITESPACE(*p)) p++;
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	3301      	adds	r3, #1
 80048dc:	60bb      	str	r3, [r7, #8]
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <parse_key+0x4a>
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	2b20      	cmp	r3, #32
 80048ec:	d9f4      	bls.n	80048d8 <parse_key+0x34>
			if (*p == ':') return p + 1;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	2b3a      	cmp	r3, #58	; 0x3a
 80048f4:	d102      	bne.n	80048fc <parse_key+0x58>
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	3301      	adds	r3, #1
 80048fa:	e071      	b.n	80049e0 <parse_key+0x13c>
			NX_JSON_REPORT_ERROR("unexpected chars", p);
 80048fc:	4b3a      	ldr	r3, [pc, #232]	; (80049e8 <parse_key+0x144>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68d8      	ldr	r0, [r3, #12]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	22ce      	movs	r2, #206	; 0xce
 8004906:	4939      	ldr	r1, [pc, #228]	; (80049ec <parse_key+0x148>)
 8004908:	f000 fda0 	bl	800544c <fiprintf>
			return 0;
 800490c:	2300      	movs	r3, #0
 800490e:	e067      	b.n	80049e0 <parse_key+0x13c>
		} else if (IS_WHITESPACE(c) || c == ',') {
 8004910:	7dfb      	ldrb	r3, [r7, #23]
 8004912:	2b20      	cmp	r3, #32
 8004914:	d951      	bls.n	80049ba <parse_key+0x116>
 8004916:	7dfb      	ldrb	r3, [r7, #23]
 8004918:	2b2c      	cmp	r3, #44	; 0x2c
 800491a:	d04e      	beq.n	80049ba <parse_key+0x116>
			// continue
		} else if (c == '}') {
 800491c:	7dfb      	ldrb	r3, [r7, #23]
 800491e:	2b7d      	cmp	r3, #125	; 0x7d
 8004920:	d102      	bne.n	8004928 <parse_key+0x84>
			return p - 1;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	3b01      	subs	r3, #1
 8004926:	e05b      	b.n	80049e0 <parse_key+0x13c>
		} else if (c == '/') {
 8004928:	7dfb      	ldrb	r3, [r7, #23]
 800492a:	2b2f      	cmp	r3, #47	; 0x2f
 800492c:	d13a      	bne.n	80049a4 <parse_key+0x100>
			if (*p == '/') { // line comment
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	2b2f      	cmp	r3, #47	; 0x2f
 8004934:	d11b      	bne.n	800496e <parse_key+0xca>
				char *ps = p - 1;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	3b01      	subs	r3, #1
 800493a:	613b      	str	r3, [r7, #16]
				p = strchr (p + 1, '\n');
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	3301      	adds	r3, #1
 8004940:	210a      	movs	r1, #10
 8004942:	4618      	mov	r0, r3
 8004944:	f001 f9e2 	bl	8005d0c <strchr>
 8004948:	4603      	mov	r3, r0
 800494a:	60bb      	str	r3, [r7, #8]
				if (!p) {
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d109      	bne.n	8004966 <parse_key+0xc2>
					NX_JSON_REPORT_ERROR("endless comment", ps);
 8004952:	4b25      	ldr	r3, [pc, #148]	; (80049e8 <parse_key+0x144>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68d8      	ldr	r0, [r3, #12]
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	22d9      	movs	r2, #217	; 0xd9
 800495c:	4924      	ldr	r1, [pc, #144]	; (80049f0 <parse_key+0x14c>)
 800495e:	f000 fd75 	bl	800544c <fiprintf>
					return 0; // error
 8004962:	2300      	movs	r3, #0
 8004964:	e03c      	b.n	80049e0 <parse_key+0x13c>
				}
				p++;
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	3301      	adds	r3, #1
 800496a:	60bb      	str	r3, [r7, #8]
 800496c:	e025      	b.n	80049ba <parse_key+0x116>
			} else if (*p == '*') { // block comment
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b2a      	cmp	r3, #42	; 0x2a
 8004974:	d10b      	bne.n	800498e <parse_key+0xea>
				p = skip_block_comment (p + 1);
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	3301      	adds	r3, #1
 800497a:	4618      	mov	r0, r3
 800497c:	f7ff ff58 	bl	8004830 <skip_block_comment>
 8004980:	4603      	mov	r3, r0
 8004982:	60bb      	str	r3, [r7, #8]
				if (!p) return 0;
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d117      	bne.n	80049ba <parse_key+0x116>
 800498a:	2300      	movs	r3, #0
 800498c:	e028      	b.n	80049e0 <parse_key+0x13c>
			} else {
				NX_JSON_REPORT_ERROR("unexpected chars", p - 1);
 800498e:	4b16      	ldr	r3, [pc, #88]	; (80049e8 <parse_key+0x144>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68d8      	ldr	r0, [r3, #12]
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	3b01      	subs	r3, #1
 8004998:	22e1      	movs	r2, #225	; 0xe1
 800499a:	4914      	ldr	r1, [pc, #80]	; (80049ec <parse_key+0x148>)
 800499c:	f000 fd56 	bl	800544c <fiprintf>
				return 0; // error
 80049a0:	2300      	movs	r3, #0
 80049a2:	e01d      	b.n	80049e0 <parse_key+0x13c>
			}
		} else {
			NX_JSON_REPORT_ERROR("unexpected chars", p - 1);
 80049a4:	4b10      	ldr	r3, [pc, #64]	; (80049e8 <parse_key+0x144>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68d8      	ldr	r0, [r3, #12]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	3b01      	subs	r3, #1
 80049ae:	22e5      	movs	r2, #229	; 0xe5
 80049b0:	490e      	ldr	r1, [pc, #56]	; (80049ec <parse_key+0x148>)
 80049b2:	f000 fd4b 	bl	800544c <fiprintf>
			return 0; // error
 80049b6:	2300      	movs	r3, #0
 80049b8:	e012      	b.n	80049e0 <parse_key+0x13c>
	while ((c = *p++)) {
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	60ba      	str	r2, [r7, #8]
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	75fb      	strb	r3, [r7, #23]
 80049c4:	7dfb      	ldrb	r3, [r7, #23]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f47f af73 	bne.w	80048b2 <parse_key+0xe>
		}
	}
	NX_JSON_REPORT_ERROR("unexpected chars", p - 1);
 80049cc:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <parse_key+0x144>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68d8      	ldr	r0, [r3, #12]
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	3b01      	subs	r3, #1
 80049d6:	22e9      	movs	r2, #233	; 0xe9
 80049d8:	4904      	ldr	r1, [pc, #16]	; (80049ec <parse_key+0x148>)
 80049da:	f000 fd37 	bl	800544c <fiprintf>
	return 0; // error
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3718      	adds	r7, #24
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	2000000c 	.word	0x2000000c
 80049ec:	08008604 	.word	0x08008604
 80049f0:	080085d4 	.word	0x080085d4

080049f4 <parse_value>:

static char *parse_value(nx_json *parent, const char *key, char *p, nx_json_unicode_encoder encoder) {
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b088      	sub	sp, #32
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	603b      	str	r3, [r7, #0]
	nx_json *js;
	while (1) {
		switch (*p) {
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	2b7b      	cmp	r3, #123	; 0x7b
 8004a08:	f200 82a7 	bhi.w	8004f5a <parse_value+0x566>
 8004a0c:	a201      	add	r2, pc, #4	; (adr r2, 8004a14 <parse_value+0x20>)
 8004a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a12:	bf00      	nop
 8004a14:	08004c05 	.word	0x08004c05
 8004a18:	08004f5b 	.word	0x08004f5b
 8004a1c:	08004f5b 	.word	0x08004f5b
 8004a20:	08004f5b 	.word	0x08004f5b
 8004a24:	08004f5b 	.word	0x08004f5b
 8004a28:	08004f5b 	.word	0x08004f5b
 8004a2c:	08004f5b 	.word	0x08004f5b
 8004a30:	08004f5b 	.word	0x08004f5b
 8004a34:	08004f5b 	.word	0x08004f5b
 8004a38:	08004c19 	.word	0x08004c19
 8004a3c:	08004c19 	.word	0x08004c19
 8004a40:	08004f5b 	.word	0x08004f5b
 8004a44:	08004f5b 	.word	0x08004f5b
 8004a48:	08004c19 	.word	0x08004c19
 8004a4c:	08004f5b 	.word	0x08004f5b
 8004a50:	08004f5b 	.word	0x08004f5b
 8004a54:	08004f5b 	.word	0x08004f5b
 8004a58:	08004f5b 	.word	0x08004f5b
 8004a5c:	08004f5b 	.word	0x08004f5b
 8004a60:	08004f5b 	.word	0x08004f5b
 8004a64:	08004f5b 	.word	0x08004f5b
 8004a68:	08004f5b 	.word	0x08004f5b
 8004a6c:	08004f5b 	.word	0x08004f5b
 8004a70:	08004f5b 	.word	0x08004f5b
 8004a74:	08004f5b 	.word	0x08004f5b
 8004a78:	08004f5b 	.word	0x08004f5b
 8004a7c:	08004f5b 	.word	0x08004f5b
 8004a80:	08004f5b 	.word	0x08004f5b
 8004a84:	08004f5b 	.word	0x08004f5b
 8004a88:	08004f5b 	.word	0x08004f5b
 8004a8c:	08004f5b 	.word	0x08004f5b
 8004a90:	08004f5b 	.word	0x08004f5b
 8004a94:	08004c19 	.word	0x08004c19
 8004a98:	08004f5b 	.word	0x08004f5b
 8004a9c:	08004cb5 	.word	0x08004cb5
 8004aa0:	08004f5b 	.word	0x08004f5b
 8004aa4:	08004f5b 	.word	0x08004f5b
 8004aa8:	08004f5b 	.word	0x08004f5b
 8004aac:	08004f5b 	.word	0x08004f5b
 8004ab0:	08004f5b 	.word	0x08004f5b
 8004ab4:	08004f5b 	.word	0x08004f5b
 8004ab8:	08004f5b 	.word	0x08004f5b
 8004abc:	08004f5b 	.word	0x08004f5b
 8004ac0:	08004f5b 	.word	0x08004f5b
 8004ac4:	08004c19 	.word	0x08004c19
 8004ac8:	08004ce9 	.word	0x08004ce9
 8004acc:	08004f5b 	.word	0x08004f5b
 8004ad0:	08004ee1 	.word	0x08004ee1
 8004ad4:	08004ce9 	.word	0x08004ce9
 8004ad8:	08004ce9 	.word	0x08004ce9
 8004adc:	08004ce9 	.word	0x08004ce9
 8004ae0:	08004ce9 	.word	0x08004ce9
 8004ae4:	08004ce9 	.word	0x08004ce9
 8004ae8:	08004ce9 	.word	0x08004ce9
 8004aec:	08004ce9 	.word	0x08004ce9
 8004af0:	08004ce9 	.word	0x08004ce9
 8004af4:	08004ce9 	.word	0x08004ce9
 8004af8:	08004ce9 	.word	0x08004ce9
 8004afc:	08004f5b 	.word	0x08004f5b
 8004b00:	08004f5b 	.word	0x08004f5b
 8004b04:	08004f5b 	.word	0x08004f5b
 8004b08:	08004f5b 	.word	0x08004f5b
 8004b0c:	08004f5b 	.word	0x08004f5b
 8004b10:	08004f5b 	.word	0x08004f5b
 8004b14:	08004f5b 	.word	0x08004f5b
 8004b18:	08004f5b 	.word	0x08004f5b
 8004b1c:	08004f5b 	.word	0x08004f5b
 8004b20:	08004f5b 	.word	0x08004f5b
 8004b24:	08004f5b 	.word	0x08004f5b
 8004b28:	08004f5b 	.word	0x08004f5b
 8004b2c:	08004f5b 	.word	0x08004f5b
 8004b30:	08004f5b 	.word	0x08004f5b
 8004b34:	08004f5b 	.word	0x08004f5b
 8004b38:	08004f5b 	.word	0x08004f5b
 8004b3c:	08004f5b 	.word	0x08004f5b
 8004b40:	08004f5b 	.word	0x08004f5b
 8004b44:	08004f5b 	.word	0x08004f5b
 8004b48:	08004f5b 	.word	0x08004f5b
 8004b4c:	08004f5b 	.word	0x08004f5b
 8004b50:	08004f5b 	.word	0x08004f5b
 8004b54:	08004f5b 	.word	0x08004f5b
 8004b58:	08004f5b 	.word	0x08004f5b
 8004b5c:	08004f5b 	.word	0x08004f5b
 8004b60:	08004f5b 	.word	0x08004f5b
 8004b64:	08004f5b 	.word	0x08004f5b
 8004b68:	08004f5b 	.word	0x08004f5b
 8004b6c:	08004f5b 	.word	0x08004f5b
 8004b70:	08004f5b 	.word	0x08004f5b
 8004b74:	08004f5b 	.word	0x08004f5b
 8004b78:	08004f5b 	.word	0x08004f5b
 8004b7c:	08004f5b 	.word	0x08004f5b
 8004b80:	08004c77 	.word	0x08004c77
 8004b84:	08004f5b 	.word	0x08004f5b
 8004b88:	08004cb1 	.word	0x08004cb1
 8004b8c:	08004f5b 	.word	0x08004f5b
 8004b90:	08004f5b 	.word	0x08004f5b
 8004b94:	08004f5b 	.word	0x08004f5b
 8004b98:	08004f5b 	.word	0x08004f5b
 8004b9c:	08004f5b 	.word	0x08004f5b
 8004ba0:	08004f5b 	.word	0x08004f5b
 8004ba4:	08004f5b 	.word	0x08004f5b
 8004ba8:	08004f5b 	.word	0x08004f5b
 8004bac:	08004e47 	.word	0x08004e47
 8004bb0:	08004f5b 	.word	0x08004f5b
 8004bb4:	08004f5b 	.word	0x08004f5b
 8004bb8:	08004f5b 	.word	0x08004f5b
 8004bbc:	08004f5b 	.word	0x08004f5b
 8004bc0:	08004f5b 	.word	0x08004f5b
 8004bc4:	08004f5b 	.word	0x08004f5b
 8004bc8:	08004f5b 	.word	0x08004f5b
 8004bcc:	08004ea9 	.word	0x08004ea9
 8004bd0:	08004f5b 	.word	0x08004f5b
 8004bd4:	08004f5b 	.word	0x08004f5b
 8004bd8:	08004f5b 	.word	0x08004f5b
 8004bdc:	08004f5b 	.word	0x08004f5b
 8004be0:	08004f5b 	.word	0x08004f5b
 8004be4:	08004dff 	.word	0x08004dff
 8004be8:	08004f5b 	.word	0x08004f5b
 8004bec:	08004f5b 	.word	0x08004f5b
 8004bf0:	08004f5b 	.word	0x08004f5b
 8004bf4:	08004f5b 	.word	0x08004f5b
 8004bf8:	08004f5b 	.word	0x08004f5b
 8004bfc:	08004f5b 	.word	0x08004f5b
 8004c00:	08004c21 	.word	0x08004c21
		case '\0':
			NX_JSON_REPORT_ERROR("unexpected end of text", p);
 8004c04:	4ba2      	ldr	r3, [pc, #648]	; (8004e90 <parse_value+0x49c>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68d8      	ldr	r0, [r3, #12]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	22f2      	movs	r2, #242	; 0xf2
 8004c0e:	49a1      	ldr	r1, [pc, #644]	; (8004e94 <parse_value+0x4a0>)
 8004c10:	f000 fc1c 	bl	800544c <fiprintf>
			return 0; // error
 8004c14:	2300      	movs	r3, #0
 8004c16:	e1ad      	b.n	8004f74 <parse_value+0x580>
		case '\t':
		case '\n':
		case '\r':
		case ',':
			// skip
			p++;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	607b      	str	r3, [r7, #4]
			break;
 8004c1e:	e1a8      	b.n	8004f72 <parse_value+0x57e>
		case '{':
			js = create_json (NX_JSON_OBJECT, key, parent);
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	68b9      	ldr	r1, [r7, #8]
 8004c24:	2001      	movs	r0, #1
 8004c26:	f7ff fb73 	bl	8004310 <create_json>
 8004c2a:	61f8      	str	r0, [r7, #28]
			p++;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	3301      	adds	r3, #1
 8004c30:	607b      	str	r3, [r7, #4]
			while (1) {
				const char *new_key;
				p = parse_key (&new_key, p, encoder);
 8004c32:	6879      	ldr	r1, [r7, #4]
 8004c34:	f107 0314 	add.w	r3, r7, #20
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7ff fe32 	bl	80048a4 <parse_key>
 8004c40:	4603      	mov	r3, r0
 8004c42:	607b      	str	r3, [r7, #4]
				if (!p) return 0; // error
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <parse_value+0x25a>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	e192      	b.n	8004f74 <parse_value+0x580>
				if (*p == '}') return p + 1; // end of object
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	2b7d      	cmp	r3, #125	; 0x7d
 8004c54:	d102      	bne.n	8004c5c <parse_value+0x268>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	e18b      	b.n	8004f74 <parse_value+0x580>
				p = parse_value (js, new_key, p, encoder);
 8004c5c:	6979      	ldr	r1, [r7, #20]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	69f8      	ldr	r0, [r7, #28]
 8004c64:	f7ff fec6 	bl	80049f4 <parse_value>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	607b      	str	r3, [r7, #4]
				if (!p) return 0; // error
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1df      	bne.n	8004c32 <parse_value+0x23e>
 8004c72:	2300      	movs	r3, #0
 8004c74:	e17e      	b.n	8004f74 <parse_value+0x580>
			}
		case '[':
			js = create_json (NX_JSON_ARRAY, key, parent);
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	68b9      	ldr	r1, [r7, #8]
 8004c7a:	2002      	movs	r0, #2
 8004c7c:	f7ff fb48 	bl	8004310 <create_json>
 8004c80:	61f8      	str	r0, [r7, #28]
			p++;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	3301      	adds	r3, #1
 8004c86:	607b      	str	r3, [r7, #4]
			while (1) {
				p = parse_value (js, 0, p, encoder);
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	69f8      	ldr	r0, [r7, #28]
 8004c90:	f7ff feb0 	bl	80049f4 <parse_value>
 8004c94:	4603      	mov	r3, r0
 8004c96:	607b      	str	r3, [r7, #4]
				if (!p) return 0; // error
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <parse_value+0x2ae>
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e168      	b.n	8004f74 <parse_value+0x580>
				if (*p == ']') return p + 1; // end of array
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	2b5d      	cmp	r3, #93	; 0x5d
 8004ca8:	d1ee      	bne.n	8004c88 <parse_value+0x294>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	3301      	adds	r3, #1
 8004cae:	e161      	b.n	8004f74 <parse_value+0x580>
			}
		case ']':
			return p;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	e15f      	b.n	8004f74 <parse_value+0x580>
		case '"':
			p++;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	607b      	str	r3, [r7, #4]
			js = create_json (NX_JSON_STRING, key, parent);
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	68b9      	ldr	r1, [r7, #8]
 8004cbe:	2003      	movs	r0, #3
 8004cc0:	f7ff fb26 	bl	8004310 <create_json>
 8004cc4:	61f8      	str	r0, [r7, #28]
			js->text_value = unescape_string (p, &p, encoder);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	1d39      	adds	r1, r7, #4
 8004cca:	683a      	ldr	r2, [r7, #0]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7ff fc1b 	bl	8004508 <unescape_string>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	609a      	str	r2, [r3, #8]
			if (!js->text_value) return 0; // propagate error
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <parse_value+0x2f0>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	e147      	b.n	8004f74 <parse_value+0x580>
			return p;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	e145      	b.n	8004f74 <parse_value+0x580>
		case '5':
		case '6':
		case '7':
		case '8':
		case '9': {
			js = create_json (NX_JSON_INTEGER, key, parent);
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	68b9      	ldr	r1, [r7, #8]
 8004cec:	2004      	movs	r0, #4
 8004cee:	f7ff fb0f 	bl	8004310 <create_json>
 8004cf2:	61f8      	str	r0, [r7, #28]
			char *pe;
			if (*p == '-') {
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b2d      	cmp	r3, #45	; 0x2d
 8004cfa:	d10c      	bne.n	8004d16 <parse_value+0x322>
				js->num.s_value = (nxjson_s64) strtoll (p, &pe, 0);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f107 0110 	add.w	r1, r7, #16
 8004d02:	2200      	movs	r2, #0
 8004d04:	4618      	mov	r0, r3
 8004d06:	f001 fee7 	bl	8006ad8 <strtoll>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	69f9      	ldr	r1, [r7, #28]
 8004d10:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8004d14:	e00b      	b.n	8004d2e <parse_value+0x33a>
			} else {
				js->num.u_value = (nxjson_u64) strtoull (p, &pe, 0);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f107 0110 	add.w	r1, r7, #16
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f001 ff7c 	bl	8006c1c <strtoull>
 8004d24:	4602      	mov	r2, r0
 8004d26:	460b      	mov	r3, r1
 8004d28:	69f9      	ldr	r1, [r7, #28]
 8004d2a:	e9c1 2302 	strd	r2, r3, [r1, #8]
			}
			if (pe == p || errno == ERANGE) {
 8004d2e:	693a      	ldr	r2, [r7, #16]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d005      	beq.n	8004d42 <parse_value+0x34e>
 8004d36:	f000 fb83 	bl	8005440 <__errno>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2b22      	cmp	r3, #34	; 0x22
 8004d40:	d10a      	bne.n	8004d58 <parse_value+0x364>
				NX_JSON_REPORT_ERROR("invalid number", p);
 8004d42:	4b53      	ldr	r3, [pc, #332]	; (8004e90 <parse_value+0x49c>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68d8      	ldr	r0, [r3, #12]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f44f 7295 	mov.w	r2, #298	; 0x12a
 8004d4e:	4952      	ldr	r1, [pc, #328]	; (8004e98 <parse_value+0x4a4>)
 8004d50:	f000 fb7c 	bl	800544c <fiprintf>
				return 0; // error
 8004d54:	2300      	movs	r3, #0
 8004d56:	e10d      	b.n	8004f74 <parse_value+0x580>
			}
			if (*pe == '.' || *pe == 'e' || *pe == 'E') { // double value
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	2b2e      	cmp	r3, #46	; 0x2e
 8004d5e:	d007      	beq.n	8004d70 <parse_value+0x37c>
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	2b65      	cmp	r3, #101	; 0x65
 8004d66:	d003      	beq.n	8004d70 <parse_value+0x37c>
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	2b45      	cmp	r3, #69	; 0x45
 8004d6e:	d125      	bne.n	8004dbc <parse_value+0x3c8>
				js->type = NX_JSON_DOUBLE;
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	2205      	movs	r2, #5
 8004d74:	701a      	strb	r2, [r3, #0]
				js->num.dbl_value = strtod (p, &pe);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f107 0210 	add.w	r2, r7, #16
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f001 fe08 	bl	8006994 <strtod>
 8004d84:	eeb0 7a40 	vmov.f32	s14, s0
 8004d88:	eef0 7a60 	vmov.f32	s15, s1
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	ed83 7b04 	vstr	d7, [r3, #16]
				if (pe == p || errno == ERANGE) {
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d005      	beq.n	8004da6 <parse_value+0x3b2>
 8004d9a:	f000 fb51 	bl	8005440 <__errno>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b22      	cmp	r3, #34	; 0x22
 8004da4:	d128      	bne.n	8004df8 <parse_value+0x404>
					NX_JSON_REPORT_ERROR("invalid number", p);
 8004da6:	4b3a      	ldr	r3, [pc, #232]	; (8004e90 <parse_value+0x49c>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68d8      	ldr	r0, [r3, #12]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f240 1231 	movw	r2, #305	; 0x131
 8004db2:	4939      	ldr	r1, [pc, #228]	; (8004e98 <parse_value+0x4a4>)
 8004db4:	f000 fb4a 	bl	800544c <fiprintf>
					return 0; // error
 8004db8:	2300      	movs	r3, #0
 8004dba:	e0db      	b.n	8004f74 <parse_value+0x580>
				}
			} else {
				if (*p == '-') {
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	2b2d      	cmp	r3, #45	; 0x2d
 8004dc2:	d10c      	bne.n	8004dde <parse_value+0x3ea>
					js->num.dbl_value = js->num.s_value;
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004dca:	4610      	mov	r0, r2
 8004dcc:	4619      	mov	r1, r3
 8004dce:	f7fb fbf5 	bl	80005bc <__aeabi_ul2d>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	69f9      	ldr	r1, [r7, #28]
 8004dd8:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8004ddc:	e00d      	b.n	8004dfa <parse_value+0x406>
				} else {
					js->num.dbl_value = js->num.u_value;
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004de4:	4610      	mov	r0, r2
 8004de6:	4619      	mov	r1, r3
 8004de8:	f7fb fbe8 	bl	80005bc <__aeabi_ul2d>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	69f9      	ldr	r1, [r7, #28]
 8004df2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8004df6:	e000      	b.n	8004dfa <parse_value+0x406>
				if (pe == p || errno == ERANGE) {
 8004df8:	bf00      	nop
				}
			}
			return pe;
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	e0ba      	b.n	8004f74 <parse_value+0x580>
		}
		case 't':
			if (!strncmp (p, "true", 4)) {
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2204      	movs	r2, #4
 8004e02:	4926      	ldr	r1, [pc, #152]	; (8004e9c <parse_value+0x4a8>)
 8004e04:	4618      	mov	r0, r3
 8004e06:	f000 ff8e 	bl	8005d26 <strncmp>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10f      	bne.n	8004e30 <parse_value+0x43c>
				js = create_json (NX_JSON_BOOL, key, parent);
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	68b9      	ldr	r1, [r7, #8]
 8004e14:	2006      	movs	r0, #6
 8004e16:	f7ff fa7b 	bl	8004310 <create_json>
 8004e1a:	61f8      	str	r0, [r7, #28]
				js->num.u_value = 1;
 8004e1c:	69f9      	ldr	r1, [r7, #28]
 8004e1e:	f04f 0201 	mov.w	r2, #1
 8004e22:	f04f 0300 	mov.w	r3, #0
 8004e26:	e9c1 2302 	strd	r2, r3, [r1, #8]
				return p + 4;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	3304      	adds	r3, #4
 8004e2e:	e0a1      	b.n	8004f74 <parse_value+0x580>
			}
			NX_JSON_REPORT_ERROR("unexpected chars", p);
 8004e30:	4b17      	ldr	r3, [pc, #92]	; (8004e90 <parse_value+0x49c>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68d8      	ldr	r0, [r3, #12]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f240 1243 	movw	r2, #323	; 0x143
 8004e3c:	4918      	ldr	r1, [pc, #96]	; (8004ea0 <parse_value+0x4ac>)
 8004e3e:	f000 fb05 	bl	800544c <fiprintf>
			return 0; // error
 8004e42:	2300      	movs	r3, #0
 8004e44:	e096      	b.n	8004f74 <parse_value+0x580>
		case 'f':
			if (!strncmp (p, "false", 5)) {
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2205      	movs	r2, #5
 8004e4a:	4916      	ldr	r1, [pc, #88]	; (8004ea4 <parse_value+0x4b0>)
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f000 ff6a 	bl	8005d26 <strncmp>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10f      	bne.n	8004e78 <parse_value+0x484>
				js = create_json (NX_JSON_BOOL, key, parent);
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	68b9      	ldr	r1, [r7, #8]
 8004e5c:	2006      	movs	r0, #6
 8004e5e:	f7ff fa57 	bl	8004310 <create_json>
 8004e62:	61f8      	str	r0, [r7, #28]
				js->num.u_value = 0;
 8004e64:	69f9      	ldr	r1, [r7, #28]
 8004e66:	f04f 0200 	mov.w	r2, #0
 8004e6a:	f04f 0300 	mov.w	r3, #0
 8004e6e:	e9c1 2302 	strd	r2, r3, [r1, #8]
				return p + 5;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	3305      	adds	r3, #5
 8004e76:	e07d      	b.n	8004f74 <parse_value+0x580>
			}
			NX_JSON_REPORT_ERROR("unexpected chars", p);
 8004e78:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <parse_value+0x49c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68d8      	ldr	r0, [r3, #12]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f240 124b 	movw	r2, #331	; 0x14b
 8004e84:	4906      	ldr	r1, [pc, #24]	; (8004ea0 <parse_value+0x4ac>)
 8004e86:	f000 fae1 	bl	800544c <fiprintf>
			return 0; // error
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	e072      	b.n	8004f74 <parse_value+0x580>
 8004e8e:	bf00      	nop
 8004e90:	2000000c 	.word	0x2000000c
 8004e94:	08008638 	.word	0x08008638
 8004e98:	08008670 	.word	0x08008670
 8004e9c:	080086a0 	.word	0x080086a0
 8004ea0:	08008604 	.word	0x08008604
 8004ea4:	080086a8 	.word	0x080086a8
		case 'n':
			if (!strncmp (p, "null", 4)) {
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2204      	movs	r2, #4
 8004eac:	4933      	ldr	r1, [pc, #204]	; (8004f7c <parse_value+0x588>)
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 ff39 	bl	8005d26 <strncmp>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d107      	bne.n	8004eca <parse_value+0x4d6>
				create_json (NX_JSON_NULL, key, parent);
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	68b9      	ldr	r1, [r7, #8]
 8004ebe:	2000      	movs	r0, #0
 8004ec0:	f7ff fa26 	bl	8004310 <create_json>
				return p + 4;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	e054      	b.n	8004f74 <parse_value+0x580>
			}
			NX_JSON_REPORT_ERROR("unexpected chars", p);
 8004eca:	4b2d      	ldr	r3, [pc, #180]	; (8004f80 <parse_value+0x58c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68d8      	ldr	r0, [r3, #12]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8004ed6:	492b      	ldr	r1, [pc, #172]	; (8004f84 <parse_value+0x590>)
 8004ed8:	f000 fab8 	bl	800544c <fiprintf>
			return 0; // error
 8004edc:	2300      	movs	r3, #0
 8004ede:	e049      	b.n	8004f74 <parse_value+0x580>
		case '/': // comment
			if (p[1] == '/') { // line comment
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	2b2f      	cmp	r3, #47	; 0x2f
 8004ee8:	d11b      	bne.n	8004f22 <parse_value+0x52e>
				char *ps = p;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	61bb      	str	r3, [r7, #24]
				p = strchr (p + 2, '\n');
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	3302      	adds	r3, #2
 8004ef2:	210a      	movs	r1, #10
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f000 ff09 	bl	8005d0c <strchr>
 8004efa:	4603      	mov	r3, r0
 8004efc:	607b      	str	r3, [r7, #4]
				if (!p) {
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10a      	bne.n	8004f1a <parse_value+0x526>
					NX_JSON_REPORT_ERROR("endless comment", ps);
 8004f04:	4b1e      	ldr	r3, [pc, #120]	; (8004f80 <parse_value+0x58c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68d8      	ldr	r0, [r3, #12]
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	f240 1259 	movw	r2, #345	; 0x159
 8004f10:	491d      	ldr	r1, [pc, #116]	; (8004f88 <parse_value+0x594>)
 8004f12:	f000 fa9b 	bl	800544c <fiprintf>
					return 0; // error
 8004f16:	2300      	movs	r3, #0
 8004f18:	e02c      	b.n	8004f74 <parse_value+0x580>
				}
				p++;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	607b      	str	r3, [r7, #4]
				if (!p) return 0;
			} else {
				NX_JSON_REPORT_ERROR("unexpected chars", p);
				return 0; // error
			}
			break;
 8004f20:	e026      	b.n	8004f70 <parse_value+0x57c>
			} else if (p[1] == '*') { // block comment
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	3301      	adds	r3, #1
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	2b2a      	cmp	r3, #42	; 0x2a
 8004f2a:	d10b      	bne.n	8004f44 <parse_value+0x550>
				p = skip_block_comment (p + 2);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	3302      	adds	r3, #2
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7ff fc7d 	bl	8004830 <skip_block_comment>
 8004f36:	4603      	mov	r3, r0
 8004f38:	607b      	str	r3, [r7, #4]
				if (!p) return 0;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d117      	bne.n	8004f70 <parse_value+0x57c>
 8004f40:	2300      	movs	r3, #0
 8004f42:	e017      	b.n	8004f74 <parse_value+0x580>
				NX_JSON_REPORT_ERROR("unexpected chars", p);
 8004f44:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <parse_value+0x58c>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68d8      	ldr	r0, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f240 1261 	movw	r2, #353	; 0x161
 8004f50:	490c      	ldr	r1, [pc, #48]	; (8004f84 <parse_value+0x590>)
 8004f52:	f000 fa7b 	bl	800544c <fiprintf>
				return 0; // error
 8004f56:	2300      	movs	r3, #0
 8004f58:	e00c      	b.n	8004f74 <parse_value+0x580>
		default:
			NX_JSON_REPORT_ERROR("unexpected chars", p);
 8004f5a:	4b09      	ldr	r3, [pc, #36]	; (8004f80 <parse_value+0x58c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68d8      	ldr	r0, [r3, #12]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f44f 72b3 	mov.w	r2, #358	; 0x166
 8004f66:	4907      	ldr	r1, [pc, #28]	; (8004f84 <parse_value+0x590>)
 8004f68:	f000 fa70 	bl	800544c <fiprintf>
			return 0; // error
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	e001      	b.n	8004f74 <parse_value+0x580>
			break;
 8004f70:	bf00      	nop
		switch (*p) {
 8004f72:	e546      	b.n	8004a02 <parse_value+0xe>
		}
	}
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3720      	adds	r7, #32
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	080086b0 	.word	0x080086b0
 8004f80:	2000000c 	.word	0x2000000c
 8004f84:	08008604 	.word	0x08008604
 8004f88:	080085d4 	.word	0x080085d4

08004f8c <nx_json_parse_utf8>:

const nx_json *nx_json_parse_utf8(char *text)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
	return nx_json_parse (text, unicode_to_utf8);
 8004f94:	4904      	ldr	r1, [pc, #16]	; (8004fa8 <nx_json_parse_utf8+0x1c>)
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f808 	bl	8004fac <nx_json_parse>
 8004f9c:	4603      	mov	r3, r0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	08004391 	.word	0x08004391

08004fac <nx_json_parse>:

const nx_json *nx_json_parse(char *text, nx_json_unicode_encoder encoder)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b08a      	sub	sp, #40	; 0x28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
	nx_json js = {0};
 8004fb6:	f107 0308 	add.w	r3, r7, #8
 8004fba:	2220      	movs	r2, #32
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 faa8 	bl	8005514 <memset>
	if (!parse_value (&js, 0, text, encoder))
 8004fc4:	f107 0008 	add.w	r0, r7, #8
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	2100      	movs	r1, #0
 8004fce:	f7ff fd11 	bl	80049f4 <parse_value>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d108      	bne.n	8004fea <nx_json_parse+0x3e>
	{
		if (js.children.first) nx_json_free (js.children.first);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d003      	beq.n	8004fe6 <nx_json_parse+0x3a>
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 f82a 	bl	800503a <nx_json_free>
		return 0;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	e000      	b.n	8004fec <nx_json_parse+0x40>
	}
	return js.children.first;
 8004fea:	697b      	ldr	r3, [r7, #20]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3728      	adds	r7, #40	; 0x28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <nx_json_get>:

const nx_json *nx_json_get(const nx_json *json, const char *key)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
	nx_json *js;
	for (js = json->children.first; js; js = js->next)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	60fb      	str	r3, [r7, #12]
 8005004:	e011      	b.n	800502a <nx_json_get+0x36>
	{
		if (js->key && !strcmp (js->key, key)) return js;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <nx_json_get+0x30>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	6839      	ldr	r1, [r7, #0]
 8005014:	4618      	mov	r0, r3
 8005016:	f7fb f8e3 	bl	80001e0 <strcmp>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <nx_json_get+0x30>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	e006      	b.n	8005032 <nx_json_get+0x3e>
	for (js = json->children.first; js; js = js->next)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1ea      	bne.n	8005006 <nx_json_get+0x12>
	}
	return NULL;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <nx_json_free>:
	}
	return NULL;
}

void nx_json_free(const nx_json *js)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b084      	sub	sp, #16
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
	if (!js)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d01a      	beq.n	800507e <nx_json_free+0x44>
	{
		return;
	}
	if (js->type == NX_JSON_OBJECT || js->type == NX_JSON_ARRAY)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d003      	beq.n	8005058 <nx_json_free+0x1e>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	2b02      	cmp	r3, #2
 8005056:	d10e      	bne.n	8005076 <nx_json_free+0x3c>
	{
		nx_json *p = js->children.first;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	60fb      	str	r3, [r7, #12]
		nx_json *p1;
		while (p) {
 800505e:	e007      	b.n	8005070 <nx_json_free+0x36>
			p1 = p->next;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	60bb      	str	r3, [r7, #8]
			nx_json_free (p);
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f7ff ffe7 	bl	800503a <nx_json_free>
			p = p1;
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	60fb      	str	r3, [r7, #12]
		while (p) {
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1f4      	bne.n	8005060 <nx_json_free+0x26>
		}
	}
	NX_JSON_FREE(js);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fa26 	bl	80054c8 <free>
 800507c:	e000      	b.n	8005080 <nx_json_free+0x46>
		return;
 800507e:	bf00      	nop
}
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
	...

08005088 <wifiModuleInit>:
/**
 * @brief
 *
 */
void wifiModuleInit(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	af00      	add	r7, sp, #0
	memset(&hWifiModule, 0, sizeof(hWifiModule_t));
 800508c:	f44f 721b 	mov.w	r2, #620	; 0x26c
 8005090:	2100      	movs	r1, #0
 8005092:	480a      	ldr	r0, [pc, #40]	; (80050bc <wifiModuleInit+0x34>)
 8005094:	f000 fa3e 	bl	8005514 <memset>

	hWifiModule.controlFlags.flag.configurationFase = ENABLE;
 8005098:	4a08      	ldr	r2, [pc, #32]	; (80050bc <wifiModuleInit+0x34>)
 800509a:	7813      	ldrb	r3, [r2, #0]
 800509c:	f043 0304 	orr.w	r3, r3, #4
 80050a0:	7013      	strb	r3, [r2, #0]

	hWifiModule.controlFlags.flag.configurationNotify = ENABLE;
 80050a2:	4a06      	ldr	r2, [pc, #24]	; (80050bc <wifiModuleInit+0x34>)
 80050a4:	7813      	ldrb	r3, [r2, #0]
 80050a6:	f043 0308 	orr.w	r3, r3, #8
 80050aa:	7013      	strb	r3, [r2, #0]

	HAL_GPIO_WritePin(WIFI_MODULE_RESET_GPIO_PORT, WIFI_MODULE_RESET_PIN, ENABLE);
 80050ac:	2201      	movs	r2, #1
 80050ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050b2:	4803      	ldr	r0, [pc, #12]	; (80050c0 <wifiModuleInit+0x38>)
 80050b4:	f7fd fa86 	bl	80025c4 <HAL_GPIO_WritePin>
}
 80050b8:	bf00      	nop
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	20000308 	.word	0x20000308
 80050c0:	40020400 	.word	0x40020400

080050c4 <wifiModuleConfigSequence>:
/**
 * @brief
 *
 */
void wifiModuleConfigSequence(void)
{
 80050c4:	b5b0      	push	{r4, r5, r7, lr}
 80050c6:	af00      	add	r7, sp, #0
	static uint8_t configStages = 0;

	switch(configStages)
 80050c8:	4ba8      	ldr	r3, [pc, #672]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	2b0a      	cmp	r3, #10
 80050ce:	f200 814a 	bhi.w	8005366 <wifiModuleConfigSequence+0x2a2>
 80050d2:	a201      	add	r2, pc, #4	; (adr r2, 80050d8 <wifiModuleConfigSequence+0x14>)
 80050d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d8:	08005105 	.word	0x08005105
 80050dc:	08005129 	.word	0x08005129
 80050e0:	0800514d 	.word	0x0800514d
 80050e4:	08005171 	.word	0x08005171
 80050e8:	0800519f 	.word	0x0800519f
 80050ec:	080051c9 	.word	0x080051c9
 80050f0:	080051fb 	.word	0x080051fb
 80050f4:	08005225 	.word	0x08005225
 80050f8:	0800524f 	.word	0x0800524f
 80050fc:	080052b5 	.word	0x080052b5
 8005100:	0800532b 	.word	0x0800532b
	{
		case 0:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 8005104:	4a9a      	ldr	r2, [pc, #616]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 8005106:	7813      	ldrb	r3, [r2, #0]
 8005108:	f043 0302 	orr.w	r3, r3, #2
 800510c:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_FIRMWARE_MENU_OPEN);
 800510e:	4b99      	ldr	r3, [pc, #612]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005110:	221c      	movs	r2, #28
 8005112:	801a      	strh	r2, [r3, #0]

			hWifiModule.txPacketSize = 1;
 8005114:	4b96      	ldr	r3, [pc, #600]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 8005116:	2201      	movs	r2, #1
 8005118:	805a      	strh	r2, [r3, #2]

			++configStages;
 800511a:	4b94      	ldr	r3, [pc, #592]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	3301      	adds	r3, #1
 8005120:	b2da      	uxtb	r2, r3
 8005122:	4b92      	ldr	r3, [pc, #584]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005124:	701a      	strb	r2, [r3, #0]
			break;
 8005126:	e11e      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 1:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 8005128:	4a91      	ldr	r2, [pc, #580]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800512a:	7813      	ldrb	r3, [r2, #0]
 800512c:	f043 0302 	orr.w	r3, r3, #2
 8005130:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_FIRMWARE_MENU_CONFIRM);
 8005132:	4b90      	ldr	r3, [pc, #576]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005134:	2255      	movs	r2, #85	; 0x55
 8005136:	801a      	strh	r2, [r3, #0]

			hWifiModule.txPacketSize = 1;
 8005138:	4b8d      	ldr	r3, [pc, #564]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800513a:	2201      	movs	r2, #1
 800513c:	805a      	strh	r2, [r3, #2]

			++configStages;
 800513e:	4b8b      	ldr	r3, [pc, #556]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	3301      	adds	r3, #1
 8005144:	b2da      	uxtb	r2, r3
 8005146:	4b89      	ldr	r3, [pc, #548]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005148:	701a      	strb	r2, [r3, #0]
			break;
 800514a:	e10c      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 2:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 800514c:	4a88      	ldr	r2, [pc, #544]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800514e:	7813      	ldrb	r3, [r2, #0]
 8005150:	f043 0302 	orr.w	r3, r3, #2
 8005154:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_DEFAULT_WiFi_FIRMWARE);
 8005156:	4b87      	ldr	r3, [pc, #540]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005158:	2231      	movs	r2, #49	; 0x31
 800515a:	801a      	strh	r2, [r3, #0]

			hWifiModule.txPacketSize = 1;
 800515c:	4b84      	ldr	r3, [pc, #528]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800515e:	2201      	movs	r2, #1
 8005160:	805a      	strh	r2, [r3, #2]

			++configStages;
 8005162:	4b82      	ldr	r3, [pc, #520]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	3301      	adds	r3, #1
 8005168:	b2da      	uxtb	r2, r3
 800516a:	4b80      	ldr	r3, [pc, #512]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 800516c:	701a      	strb	r2, [r3, #0]
			break;
 800516e:	e0fa      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 3:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 8005170:	4a7f      	ldr	r2, [pc, #508]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 8005172:	7813      	ldrb	r3, [r2, #0]
 8005174:	f043 0302 	orr.w	r3, r3, #2
 8005178:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_OPERAND_SETTINGS);
 800517a:	4a7e      	ldr	r2, [pc, #504]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 800517c:	4b7e      	ldr	r3, [pc, #504]	; (8005378 <wifiModuleConfigSequence+0x2b4>)
 800517e:	4610      	mov	r0, r2
 8005180:	4619      	mov	r1, r3
 8005182:	235a      	movs	r3, #90	; 0x5a
 8005184:	461a      	mov	r2, r3
 8005186:	f000 f9b7 	bl	80054f8 <memcpy>

			hWifiModule.txPacketSize = strlen(AT_OPERAND_SETTINGS);
 800518a:	4b79      	ldr	r3, [pc, #484]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800518c:	2259      	movs	r2, #89	; 0x59
 800518e:	805a      	strh	r2, [r3, #2]

			++configStages;
 8005190:	4b76      	ldr	r3, [pc, #472]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	3301      	adds	r3, #1
 8005196:	b2da      	uxtb	r2, r3
 8005198:	4b74      	ldr	r3, [pc, #464]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 800519a:	701a      	strb	r2, [r3, #0]
			break;
 800519c:	e0e3      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 4:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 800519e:	4a74      	ldr	r2, [pc, #464]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 80051a0:	7813      	ldrb	r3, [r2, #0]
 80051a2:	f043 0302 	orr.w	r3, r3, #2
 80051a6:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_BAND_SELECT);
 80051a8:	4a72      	ldr	r2, [pc, #456]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 80051aa:	4b74      	ldr	r3, [pc, #464]	; (800537c <wifiModuleConfigSequence+0x2b8>)
 80051ac:	4614      	mov	r4, r2
 80051ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			hWifiModule.txPacketSize = strlen(AT_BAND_SELECT);
 80051b4:	4b6e      	ldr	r3, [pc, #440]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 80051b6:	220f      	movs	r2, #15
 80051b8:	805a      	strh	r2, [r3, #2]

			++configStages;
 80051ba:	4b6c      	ldr	r3, [pc, #432]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	3301      	adds	r3, #1
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	4b6a      	ldr	r3, [pc, #424]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 80051c4:	701a      	strb	r2, [r3, #0]
			break;
 80051c6:	e0ce      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 5:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 80051c8:	4a69      	ldr	r2, [pc, #420]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 80051ca:	7813      	ldrb	r3, [r2, #0]
 80051cc:	f043 0302 	orr.w	r3, r3, #2
 80051d0:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_FRAME_SET);
 80051d2:	4a68      	ldr	r2, [pc, #416]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 80051d4:	4b6a      	ldr	r3, [pc, #424]	; (8005380 <wifiModuleConfigSequence+0x2bc>)
 80051d6:	4614      	mov	r4, r2
 80051d8:	461d      	mov	r5, r3
 80051da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051e2:	682b      	ldr	r3, [r5, #0]
 80051e4:	7023      	strb	r3, [r4, #0]

			hWifiModule.txPacketSize = strlen(AT_FRAME_SET);
 80051e6:	4b62      	ldr	r3, [pc, #392]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 80051e8:	2220      	movs	r2, #32
 80051ea:	805a      	strh	r2, [r3, #2]

			++configStages;
 80051ec:	4b5f      	ldr	r3, [pc, #380]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	3301      	adds	r3, #1
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	4b5d      	ldr	r3, [pc, #372]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 80051f6:	701a      	strb	r2, [r3, #0]
			break;
 80051f8:	e0b5      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 6:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 80051fa:	4a5d      	ldr	r2, [pc, #372]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 80051fc:	7813      	ldrb	r3, [r2, #0]
 80051fe:	f043 0302 	orr.w	r3, r3, #2
 8005202:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_SETTINGS_INIT);
 8005204:	4a5b      	ldr	r2, [pc, #364]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005206:	4b5f      	ldr	r3, [pc, #380]	; (8005384 <wifiModuleConfigSequence+0x2c0>)
 8005208:	4614      	mov	r4, r2
 800520a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800520c:	c407      	stmia	r4!, {r0, r1, r2}
 800520e:	8023      	strh	r3, [r4, #0]


			hWifiModule.txPacketSize = strlen(AT_SETTINGS_INIT);
 8005210:	4b57      	ldr	r3, [pc, #348]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 8005212:	220d      	movs	r2, #13
 8005214:	805a      	strh	r2, [r3, #2]

			++configStages;
 8005216:	4b55      	ldr	r3, [pc, #340]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	3301      	adds	r3, #1
 800521c:	b2da      	uxtb	r2, r3
 800521e:	4b53      	ldr	r3, [pc, #332]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005220:	701a      	strb	r2, [r3, #0]
			break;
 8005222:	e0a0      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 7:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 8005224:	4a52      	ldr	r2, [pc, #328]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 8005226:	7813      	ldrb	r3, [r2, #0]
 8005228:	f043 0302 	orr.w	r3, r3, #2
 800522c:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_SSID_SCAN);
 800522e:	4a51      	ldr	r2, [pc, #324]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005230:	4b55      	ldr	r3, [pc, #340]	; (8005388 <wifiModuleConfigSequence+0x2c4>)
 8005232:	4614      	mov	r4, r2
 8005234:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005236:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			hWifiModule.txPacketSize = strlen(AT_SSID_SCAN);
 800523a:	4b4d      	ldr	r3, [pc, #308]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800523c:	220f      	movs	r2, #15
 800523e:	805a      	strh	r2, [r3, #2]
			++configStages;
 8005240:	4b4a      	ldr	r3, [pc, #296]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	3301      	adds	r3, #1
 8005246:	b2da      	uxtb	r2, r3
 8005248:	4b48      	ldr	r3, [pc, #288]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 800524a:	701a      	strb	r2, [r3, #0]
			break;
 800524c:	e08b      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>
		case 8:

			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 800524e:	4a48      	ldr	r2, [pc, #288]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 8005250:	7813      	ldrb	r3, [r2, #0]
 8005252:	f043 0302 	orr.w	r3, r3, #2
 8005256:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_PASSWORD_SET);
 8005258:	4a46      	ldr	r2, [pc, #280]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 800525a:	4b4c      	ldr	r3, [pc, #304]	; (800538c <wifiModuleConfigSequence+0x2c8>)
 800525c:	4614      	mov	r4, r2
 800525e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005260:	c407      	stmia	r4!, {r0, r1, r2}
 8005262:	8023      	strh	r3, [r4, #0]

			strcat(hWifiModule.txBuffer, SSID_PASSWORD);
 8005264:	4843      	ldr	r0, [pc, #268]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005266:	f7fa ffc5 	bl	80001f4 <strlen>
 800526a:	4603      	mov	r3, r0
 800526c:	461a      	mov	r2, r3
 800526e:	4b41      	ldr	r3, [pc, #260]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005270:	4413      	add	r3, r2
 8005272:	4a47      	ldr	r2, [pc, #284]	; (8005390 <wifiModuleConfigSequence+0x2cc>)
 8005274:	461c      	mov	r4, r3
 8005276:	4613      	mov	r3, r2
 8005278:	cb07      	ldmia	r3!, {r0, r1, r2}
 800527a:	6020      	str	r0, [r4, #0]
 800527c:	6061      	str	r1, [r4, #4]
 800527e:	60a2      	str	r2, [r4, #8]

			strcat(hWifiModule.txBuffer, AT_TERMINATOR);
 8005280:	483c      	ldr	r0, [pc, #240]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005282:	f7fa ffb7 	bl	80001f4 <strlen>
 8005286:	4603      	mov	r3, r0
 8005288:	461a      	mov	r2, r3
 800528a:	4b3a      	ldr	r3, [pc, #232]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 800528c:	4413      	add	r3, r2
 800528e:	4a41      	ldr	r2, [pc, #260]	; (8005394 <wifiModuleConfigSequence+0x2d0>)
 8005290:	8811      	ldrh	r1, [r2, #0]
 8005292:	7892      	ldrb	r2, [r2, #2]
 8005294:	8019      	strh	r1, [r3, #0]
 8005296:	709a      	strb	r2, [r3, #2]

			hWifiModule.txPacketSize = strlen(hWifiModule.txBuffer);
 8005298:	4836      	ldr	r0, [pc, #216]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 800529a:	f7fa ffab 	bl	80001f4 <strlen>
 800529e:	4603      	mov	r3, r0
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	4b33      	ldr	r3, [pc, #204]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 80052a4:	805a      	strh	r2, [r3, #2]

			++configStages;
 80052a6:	4b31      	ldr	r3, [pc, #196]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	3301      	adds	r3, #1
 80052ac:	b2da      	uxtb	r2, r3
 80052ae:	4b2f      	ldr	r3, [pc, #188]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 80052b0:	701a      	strb	r2, [r3, #0]
			break;
 80052b2:	e058      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>

		case 9:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 80052b4:	4a2e      	ldr	r2, [pc, #184]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 80052b6:	7813      	ldrb	r3, [r2, #0]
 80052b8:	f043 0302 	orr.w	r3, r3, #2
 80052bc:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_SSID_JOIN);
 80052be:	4a2d      	ldr	r2, [pc, #180]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 80052c0:	4b35      	ldr	r3, [pc, #212]	; (8005398 <wifiModuleConfigSequence+0x2d4>)
 80052c2:	4614      	mov	r4, r2
 80052c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80052c6:	c407      	stmia	r4!, {r0, r1, r2}
 80052c8:	7023      	strb	r3, [r4, #0]

			strcat(hWifiModule.txBuffer, SSID_NAME);
 80052ca:	482a      	ldr	r0, [pc, #168]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 80052cc:	f7fa ff92 	bl	80001f4 <strlen>
 80052d0:	4603      	mov	r3, r0
 80052d2:	461a      	mov	r2, r3
 80052d4:	4b27      	ldr	r3, [pc, #156]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 80052d6:	4413      	add	r3, r2
 80052d8:	4a30      	ldr	r2, [pc, #192]	; (800539c <wifiModuleConfigSequence+0x2d8>)
 80052da:	461d      	mov	r5, r3
 80052dc:	4614      	mov	r4, r2
 80052de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052e0:	6028      	str	r0, [r5, #0]
 80052e2:	6069      	str	r1, [r5, #4]
 80052e4:	60aa      	str	r2, [r5, #8]
 80052e6:	60eb      	str	r3, [r5, #12]
 80052e8:	8823      	ldrh	r3, [r4, #0]
 80052ea:	822b      	strh	r3, [r5, #16]

			strcat(hWifiModule.txBuffer, AT_SSID_JOIN_PARAMETERS);
 80052ec:	4821      	ldr	r0, [pc, #132]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 80052ee:	f7fa ff81 	bl	80001f4 <strlen>
 80052f2:	4603      	mov	r3, r0
 80052f4:	461a      	mov	r2, r3
 80052f6:	4b1f      	ldr	r3, [pc, #124]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 80052f8:	4413      	add	r3, r2
 80052fa:	4a29      	ldr	r2, [pc, #164]	; (80053a0 <wifiModuleConfigSequence+0x2dc>)
 80052fc:	461d      	mov	r5, r3
 80052fe:	4614      	mov	r4, r2
 8005300:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005302:	6028      	str	r0, [r5, #0]
 8005304:	6069      	str	r1, [r5, #4]
 8005306:	60aa      	str	r2, [r5, #8]
 8005308:	60eb      	str	r3, [r5, #12]
 800530a:	6820      	ldr	r0, [r4, #0]
 800530c:	6128      	str	r0, [r5, #16]

			hWifiModule.txPacketSize = strlen(hWifiModule.txBuffer);
 800530e:	4819      	ldr	r0, [pc, #100]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005310:	f7fa ff70 	bl	80001f4 <strlen>
 8005314:	4603      	mov	r3, r0
 8005316:	b29a      	uxth	r2, r3
 8005318:	4b15      	ldr	r3, [pc, #84]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800531a:	805a      	strh	r2, [r3, #2]

//			hWifiModule.controlFlags.flag.configurationFase = DISABLE;

			++configStages;
 800531c:	4b13      	ldr	r3, [pc, #76]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	3301      	adds	r3, #1
 8005322:	b2da      	uxtb	r2, r3
 8005324:	4b11      	ldr	r3, [pc, #68]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005326:	701a      	strb	r2, [r3, #0]
			break;
 8005328:	e01d      	b.n	8005366 <wifiModuleConfigSequence+0x2a2>

		case 10:
			hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 800532a:	4a11      	ldr	r2, [pc, #68]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800532c:	7813      	ldrb	r3, [r2, #0]
 800532e:	f043 0302 	orr.w	r3, r3, #2
 8005332:	7013      	strb	r3, [r2, #0]

			strcpy(hWifiModule.txBuffer, AT_IP_CONFIG_SET);
 8005334:	4a0f      	ldr	r2, [pc, #60]	; (8005374 <wifiModuleConfigSequence+0x2b0>)
 8005336:	4b1b      	ldr	r3, [pc, #108]	; (80053a4 <wifiModuleConfigSequence+0x2e0>)
 8005338:	4614      	mov	r4, r2
 800533a:	461d      	mov	r5, r3
 800533c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800533e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005340:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005344:	e884 0003 	stmia.w	r4, {r0, r1}

			hWifiModule.txPacketSize = strlen(AT_IP_CONFIG_SET);
 8005348:	4b09      	ldr	r3, [pc, #36]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 800534a:	2217      	movs	r2, #23
 800534c:	805a      	strh	r2, [r3, #2]
			//Stop Configuration sequence
			hWifiModule.controlFlags.flag.configurationFase = DISABLE;
 800534e:	4a08      	ldr	r2, [pc, #32]	; (8005370 <wifiModuleConfigSequence+0x2ac>)
 8005350:	7813      	ldrb	r3, [r2, #0]
 8005352:	f36f 0382 	bfc	r3, #2, #1
 8005356:	7013      	strb	r3, [r2, #0]

			++configStages;
 8005358:	4b04      	ldr	r3, [pc, #16]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	3301      	adds	r3, #1
 800535e:	b2da      	uxtb	r2, r3
 8005360:	4b02      	ldr	r3, [pc, #8]	; (800536c <wifiModuleConfigSequence+0x2a8>)
 8005362:	701a      	strb	r2, [r3, #0]
			break;
 8005364:	bf00      	nop


	}
}
 8005366:	bf00      	nop
 8005368:	bdb0      	pop	{r4, r5, r7, pc}
 800536a:	bf00      	nop
 800536c:	20000574 	.word	0x20000574
 8005370:	20000308 	.word	0x20000308
 8005374:	2000031c 	.word	0x2000031c
 8005378:	080086b8 	.word	0x080086b8
 800537c:	08008714 	.word	0x08008714
 8005380:	08008724 	.word	0x08008724
 8005384:	08008748 	.word	0x08008748
 8005388:	08008758 	.word	0x08008758
 800538c:	08008768 	.word	0x08008768
 8005390:	08008778 	.word	0x08008778
 8005394:	08008784 	.word	0x08008784
 8005398:	08008788 	.word	0x08008788
 800539c:	08008798 	.word	0x08008798
 80053a0:	080087ac 	.word	0x080087ac
 80053a4:	080087c0 	.word	0x080087c0

080053a8 <wifiModuleHttpGetRequest>:

void wifiModuleHttpGetRequest(void)
{
 80053a8:	b4b0      	push	{r4, r5, r7}
 80053aa:	af00      	add	r7, sp, #0
	hWifiModule.controlFlags.flag.packetToTransmit = ENABLE;
 80053ac:	4a0e      	ldr	r2, [pc, #56]	; (80053e8 <wifiModuleHttpGetRequest+0x40>)
 80053ae:	7813      	ldrb	r3, [r2, #0]
 80053b0:	f043 0302 	orr.w	r3, r3, #2
 80053b4:	7013      	strb	r3, [r2, #0]

	strcpy(hWifiModule.txBuffer, AT_HTTP_GET);
 80053b6:	4a0d      	ldr	r2, [pc, #52]	; (80053ec <wifiModuleHttpGetRequest+0x44>)
 80053b8:	4b0d      	ldr	r3, [pc, #52]	; (80053f0 <wifiModuleHttpGetRequest+0x48>)
 80053ba:	4614      	mov	r4, r2
 80053bc:	461d      	mov	r5, r3
 80053be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053ca:	e895 0003 	ldmia.w	r5, {r0, r1}
 80053ce:	6020      	str	r0, [r4, #0]
 80053d0:	3404      	adds	r4, #4
 80053d2:	8021      	strh	r1, [r4, #0]
 80053d4:	3402      	adds	r4, #2
 80053d6:	0c0b      	lsrs	r3, r1, #16
 80053d8:	7023      	strb	r3, [r4, #0]

	hWifiModule.txPacketSize = strlen(AT_HTTP_GET);
 80053da:	4b03      	ldr	r3, [pc, #12]	; (80053e8 <wifiModuleHttpGetRequest+0x40>)
 80053dc:	2236      	movs	r2, #54	; 0x36
 80053de:	805a      	strh	r2, [r3, #2]
}
 80053e0:	bf00      	nop
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bcb0      	pop	{r4, r5, r7}
 80053e6:	4770      	bx	lr
 80053e8:	20000308 	.word	0x20000308
 80053ec:	2000031c 	.word	0x2000031c
 80053f0:	080087d8 	.word	0x080087d8

080053f4 <__assert_func>:
 80053f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80053f6:	4614      	mov	r4, r2
 80053f8:	461a      	mov	r2, r3
 80053fa:	4b09      	ldr	r3, [pc, #36]	; (8005420 <__assert_func+0x2c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4605      	mov	r5, r0
 8005400:	68d8      	ldr	r0, [r3, #12]
 8005402:	b14c      	cbz	r4, 8005418 <__assert_func+0x24>
 8005404:	4b07      	ldr	r3, [pc, #28]	; (8005424 <__assert_func+0x30>)
 8005406:	9100      	str	r1, [sp, #0]
 8005408:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800540c:	4906      	ldr	r1, [pc, #24]	; (8005428 <__assert_func+0x34>)
 800540e:	462b      	mov	r3, r5
 8005410:	f000 f81c 	bl	800544c <fiprintf>
 8005414:	f001 fccc 	bl	8006db0 <abort>
 8005418:	4b04      	ldr	r3, [pc, #16]	; (800542c <__assert_func+0x38>)
 800541a:	461c      	mov	r4, r3
 800541c:	e7f3      	b.n	8005406 <__assert_func+0x12>
 800541e:	bf00      	nop
 8005420:	2000000c 	.word	0x2000000c
 8005424:	0800883c 	.word	0x0800883c
 8005428:	08008849 	.word	0x08008849
 800542c:	08008877 	.word	0x08008877

08005430 <calloc>:
 8005430:	4b02      	ldr	r3, [pc, #8]	; (800543c <calloc+0xc>)
 8005432:	460a      	mov	r2, r1
 8005434:	4601      	mov	r1, r0
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	f000 b874 	b.w	8005524 <_calloc_r>
 800543c:	2000000c 	.word	0x2000000c

08005440 <__errno>:
 8005440:	4b01      	ldr	r3, [pc, #4]	; (8005448 <__errno+0x8>)
 8005442:	6818      	ldr	r0, [r3, #0]
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	2000000c 	.word	0x2000000c

0800544c <fiprintf>:
 800544c:	b40e      	push	{r1, r2, r3}
 800544e:	b503      	push	{r0, r1, lr}
 8005450:	4601      	mov	r1, r0
 8005452:	ab03      	add	r3, sp, #12
 8005454:	4805      	ldr	r0, [pc, #20]	; (800546c <fiprintf+0x20>)
 8005456:	f853 2b04 	ldr.w	r2, [r3], #4
 800545a:	6800      	ldr	r0, [r0, #0]
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	f000 f981 	bl	8005764 <_vfiprintf_r>
 8005462:	b002      	add	sp, #8
 8005464:	f85d eb04 	ldr.w	lr, [sp], #4
 8005468:	b003      	add	sp, #12
 800546a:	4770      	bx	lr
 800546c:	2000000c 	.word	0x2000000c

08005470 <__libc_init_array>:
 8005470:	b570      	push	{r4, r5, r6, lr}
 8005472:	4d0d      	ldr	r5, [pc, #52]	; (80054a8 <__libc_init_array+0x38>)
 8005474:	4c0d      	ldr	r4, [pc, #52]	; (80054ac <__libc_init_array+0x3c>)
 8005476:	1b64      	subs	r4, r4, r5
 8005478:	10a4      	asrs	r4, r4, #2
 800547a:	2600      	movs	r6, #0
 800547c:	42a6      	cmp	r6, r4
 800547e:	d109      	bne.n	8005494 <__libc_init_array+0x24>
 8005480:	4d0b      	ldr	r5, [pc, #44]	; (80054b0 <__libc_init_array+0x40>)
 8005482:	4c0c      	ldr	r4, [pc, #48]	; (80054b4 <__libc_init_array+0x44>)
 8005484:	f003 f810 	bl	80084a8 <_init>
 8005488:	1b64      	subs	r4, r4, r5
 800548a:	10a4      	asrs	r4, r4, #2
 800548c:	2600      	movs	r6, #0
 800548e:	42a6      	cmp	r6, r4
 8005490:	d105      	bne.n	800549e <__libc_init_array+0x2e>
 8005492:	bd70      	pop	{r4, r5, r6, pc}
 8005494:	f855 3b04 	ldr.w	r3, [r5], #4
 8005498:	4798      	blx	r3
 800549a:	3601      	adds	r6, #1
 800549c:	e7ee      	b.n	800547c <__libc_init_array+0xc>
 800549e:	f855 3b04 	ldr.w	r3, [r5], #4
 80054a2:	4798      	blx	r3
 80054a4:	3601      	adds	r6, #1
 80054a6:	e7f2      	b.n	800548e <__libc_init_array+0x1e>
 80054a8:	08008c7c 	.word	0x08008c7c
 80054ac:	08008c7c 	.word	0x08008c7c
 80054b0:	08008c7c 	.word	0x08008c7c
 80054b4:	08008c80 	.word	0x08008c80

080054b8 <malloc>:
 80054b8:	4b02      	ldr	r3, [pc, #8]	; (80054c4 <malloc+0xc>)
 80054ba:	4601      	mov	r1, r0
 80054bc:	6818      	ldr	r0, [r3, #0]
 80054be:	f000 b8b3 	b.w	8005628 <_malloc_r>
 80054c2:	bf00      	nop
 80054c4:	2000000c 	.word	0x2000000c

080054c8 <free>:
 80054c8:	4b02      	ldr	r3, [pc, #8]	; (80054d4 <free+0xc>)
 80054ca:	4601      	mov	r1, r0
 80054cc:	6818      	ldr	r0, [r3, #0]
 80054ce:	f000 b83f 	b.w	8005550 <_free_r>
 80054d2:	bf00      	nop
 80054d4:	2000000c 	.word	0x2000000c

080054d8 <memcmp>:
 80054d8:	b510      	push	{r4, lr}
 80054da:	3901      	subs	r1, #1
 80054dc:	4402      	add	r2, r0
 80054de:	4290      	cmp	r0, r2
 80054e0:	d101      	bne.n	80054e6 <memcmp+0xe>
 80054e2:	2000      	movs	r0, #0
 80054e4:	e005      	b.n	80054f2 <memcmp+0x1a>
 80054e6:	7803      	ldrb	r3, [r0, #0]
 80054e8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80054ec:	42a3      	cmp	r3, r4
 80054ee:	d001      	beq.n	80054f4 <memcmp+0x1c>
 80054f0:	1b18      	subs	r0, r3, r4
 80054f2:	bd10      	pop	{r4, pc}
 80054f4:	3001      	adds	r0, #1
 80054f6:	e7f2      	b.n	80054de <memcmp+0x6>

080054f8 <memcpy>:
 80054f8:	440a      	add	r2, r1
 80054fa:	4291      	cmp	r1, r2
 80054fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005500:	d100      	bne.n	8005504 <memcpy+0xc>
 8005502:	4770      	bx	lr
 8005504:	b510      	push	{r4, lr}
 8005506:	f811 4b01 	ldrb.w	r4, [r1], #1
 800550a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800550e:	4291      	cmp	r1, r2
 8005510:	d1f9      	bne.n	8005506 <memcpy+0xe>
 8005512:	bd10      	pop	{r4, pc}

08005514 <memset>:
 8005514:	4402      	add	r2, r0
 8005516:	4603      	mov	r3, r0
 8005518:	4293      	cmp	r3, r2
 800551a:	d100      	bne.n	800551e <memset+0xa>
 800551c:	4770      	bx	lr
 800551e:	f803 1b01 	strb.w	r1, [r3], #1
 8005522:	e7f9      	b.n	8005518 <memset+0x4>

08005524 <_calloc_r>:
 8005524:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005526:	fba1 2402 	umull	r2, r4, r1, r2
 800552a:	b94c      	cbnz	r4, 8005540 <_calloc_r+0x1c>
 800552c:	4611      	mov	r1, r2
 800552e:	9201      	str	r2, [sp, #4]
 8005530:	f000 f87a 	bl	8005628 <_malloc_r>
 8005534:	9a01      	ldr	r2, [sp, #4]
 8005536:	4605      	mov	r5, r0
 8005538:	b930      	cbnz	r0, 8005548 <_calloc_r+0x24>
 800553a:	4628      	mov	r0, r5
 800553c:	b003      	add	sp, #12
 800553e:	bd30      	pop	{r4, r5, pc}
 8005540:	220c      	movs	r2, #12
 8005542:	6002      	str	r2, [r0, #0]
 8005544:	2500      	movs	r5, #0
 8005546:	e7f8      	b.n	800553a <_calloc_r+0x16>
 8005548:	4621      	mov	r1, r4
 800554a:	f7ff ffe3 	bl	8005514 <memset>
 800554e:	e7f4      	b.n	800553a <_calloc_r+0x16>

08005550 <_free_r>:
 8005550:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005552:	2900      	cmp	r1, #0
 8005554:	d044      	beq.n	80055e0 <_free_r+0x90>
 8005556:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800555a:	9001      	str	r0, [sp, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	f1a1 0404 	sub.w	r4, r1, #4
 8005562:	bfb8      	it	lt
 8005564:	18e4      	addlt	r4, r4, r3
 8005566:	f002 f9cb 	bl	8007900 <__malloc_lock>
 800556a:	4a1e      	ldr	r2, [pc, #120]	; (80055e4 <_free_r+0x94>)
 800556c:	9801      	ldr	r0, [sp, #4]
 800556e:	6813      	ldr	r3, [r2, #0]
 8005570:	b933      	cbnz	r3, 8005580 <_free_r+0x30>
 8005572:	6063      	str	r3, [r4, #4]
 8005574:	6014      	str	r4, [r2, #0]
 8005576:	b003      	add	sp, #12
 8005578:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800557c:	f002 b9c6 	b.w	800790c <__malloc_unlock>
 8005580:	42a3      	cmp	r3, r4
 8005582:	d908      	bls.n	8005596 <_free_r+0x46>
 8005584:	6825      	ldr	r5, [r4, #0]
 8005586:	1961      	adds	r1, r4, r5
 8005588:	428b      	cmp	r3, r1
 800558a:	bf01      	itttt	eq
 800558c:	6819      	ldreq	r1, [r3, #0]
 800558e:	685b      	ldreq	r3, [r3, #4]
 8005590:	1949      	addeq	r1, r1, r5
 8005592:	6021      	streq	r1, [r4, #0]
 8005594:	e7ed      	b.n	8005572 <_free_r+0x22>
 8005596:	461a      	mov	r2, r3
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	b10b      	cbz	r3, 80055a0 <_free_r+0x50>
 800559c:	42a3      	cmp	r3, r4
 800559e:	d9fa      	bls.n	8005596 <_free_r+0x46>
 80055a0:	6811      	ldr	r1, [r2, #0]
 80055a2:	1855      	adds	r5, r2, r1
 80055a4:	42a5      	cmp	r5, r4
 80055a6:	d10b      	bne.n	80055c0 <_free_r+0x70>
 80055a8:	6824      	ldr	r4, [r4, #0]
 80055aa:	4421      	add	r1, r4
 80055ac:	1854      	adds	r4, r2, r1
 80055ae:	42a3      	cmp	r3, r4
 80055b0:	6011      	str	r1, [r2, #0]
 80055b2:	d1e0      	bne.n	8005576 <_free_r+0x26>
 80055b4:	681c      	ldr	r4, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	6053      	str	r3, [r2, #4]
 80055ba:	4421      	add	r1, r4
 80055bc:	6011      	str	r1, [r2, #0]
 80055be:	e7da      	b.n	8005576 <_free_r+0x26>
 80055c0:	d902      	bls.n	80055c8 <_free_r+0x78>
 80055c2:	230c      	movs	r3, #12
 80055c4:	6003      	str	r3, [r0, #0]
 80055c6:	e7d6      	b.n	8005576 <_free_r+0x26>
 80055c8:	6825      	ldr	r5, [r4, #0]
 80055ca:	1961      	adds	r1, r4, r5
 80055cc:	428b      	cmp	r3, r1
 80055ce:	bf04      	itt	eq
 80055d0:	6819      	ldreq	r1, [r3, #0]
 80055d2:	685b      	ldreq	r3, [r3, #4]
 80055d4:	6063      	str	r3, [r4, #4]
 80055d6:	bf04      	itt	eq
 80055d8:	1949      	addeq	r1, r1, r5
 80055da:	6021      	streq	r1, [r4, #0]
 80055dc:	6054      	str	r4, [r2, #4]
 80055de:	e7ca      	b.n	8005576 <_free_r+0x26>
 80055e0:	b003      	add	sp, #12
 80055e2:	bd30      	pop	{r4, r5, pc}
 80055e4:	20000578 	.word	0x20000578

080055e8 <sbrk_aligned>:
 80055e8:	b570      	push	{r4, r5, r6, lr}
 80055ea:	4e0e      	ldr	r6, [pc, #56]	; (8005624 <sbrk_aligned+0x3c>)
 80055ec:	460c      	mov	r4, r1
 80055ee:	6831      	ldr	r1, [r6, #0]
 80055f0:	4605      	mov	r5, r0
 80055f2:	b911      	cbnz	r1, 80055fa <sbrk_aligned+0x12>
 80055f4:	f000 fb7a 	bl	8005cec <_sbrk_r>
 80055f8:	6030      	str	r0, [r6, #0]
 80055fa:	4621      	mov	r1, r4
 80055fc:	4628      	mov	r0, r5
 80055fe:	f000 fb75 	bl	8005cec <_sbrk_r>
 8005602:	1c43      	adds	r3, r0, #1
 8005604:	d00a      	beq.n	800561c <sbrk_aligned+0x34>
 8005606:	1cc4      	adds	r4, r0, #3
 8005608:	f024 0403 	bic.w	r4, r4, #3
 800560c:	42a0      	cmp	r0, r4
 800560e:	d007      	beq.n	8005620 <sbrk_aligned+0x38>
 8005610:	1a21      	subs	r1, r4, r0
 8005612:	4628      	mov	r0, r5
 8005614:	f000 fb6a 	bl	8005cec <_sbrk_r>
 8005618:	3001      	adds	r0, #1
 800561a:	d101      	bne.n	8005620 <sbrk_aligned+0x38>
 800561c:	f04f 34ff 	mov.w	r4, #4294967295
 8005620:	4620      	mov	r0, r4
 8005622:	bd70      	pop	{r4, r5, r6, pc}
 8005624:	2000057c 	.word	0x2000057c

08005628 <_malloc_r>:
 8005628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800562c:	1ccd      	adds	r5, r1, #3
 800562e:	f025 0503 	bic.w	r5, r5, #3
 8005632:	3508      	adds	r5, #8
 8005634:	2d0c      	cmp	r5, #12
 8005636:	bf38      	it	cc
 8005638:	250c      	movcc	r5, #12
 800563a:	2d00      	cmp	r5, #0
 800563c:	4607      	mov	r7, r0
 800563e:	db01      	blt.n	8005644 <_malloc_r+0x1c>
 8005640:	42a9      	cmp	r1, r5
 8005642:	d905      	bls.n	8005650 <_malloc_r+0x28>
 8005644:	230c      	movs	r3, #12
 8005646:	603b      	str	r3, [r7, #0]
 8005648:	2600      	movs	r6, #0
 800564a:	4630      	mov	r0, r6
 800564c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005650:	4e2e      	ldr	r6, [pc, #184]	; (800570c <_malloc_r+0xe4>)
 8005652:	f002 f955 	bl	8007900 <__malloc_lock>
 8005656:	6833      	ldr	r3, [r6, #0]
 8005658:	461c      	mov	r4, r3
 800565a:	bb34      	cbnz	r4, 80056aa <_malloc_r+0x82>
 800565c:	4629      	mov	r1, r5
 800565e:	4638      	mov	r0, r7
 8005660:	f7ff ffc2 	bl	80055e8 <sbrk_aligned>
 8005664:	1c43      	adds	r3, r0, #1
 8005666:	4604      	mov	r4, r0
 8005668:	d14d      	bne.n	8005706 <_malloc_r+0xde>
 800566a:	6834      	ldr	r4, [r6, #0]
 800566c:	4626      	mov	r6, r4
 800566e:	2e00      	cmp	r6, #0
 8005670:	d140      	bne.n	80056f4 <_malloc_r+0xcc>
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	4631      	mov	r1, r6
 8005676:	4638      	mov	r0, r7
 8005678:	eb04 0803 	add.w	r8, r4, r3
 800567c:	f000 fb36 	bl	8005cec <_sbrk_r>
 8005680:	4580      	cmp	r8, r0
 8005682:	d13a      	bne.n	80056fa <_malloc_r+0xd2>
 8005684:	6821      	ldr	r1, [r4, #0]
 8005686:	3503      	adds	r5, #3
 8005688:	1a6d      	subs	r5, r5, r1
 800568a:	f025 0503 	bic.w	r5, r5, #3
 800568e:	3508      	adds	r5, #8
 8005690:	2d0c      	cmp	r5, #12
 8005692:	bf38      	it	cc
 8005694:	250c      	movcc	r5, #12
 8005696:	4629      	mov	r1, r5
 8005698:	4638      	mov	r0, r7
 800569a:	f7ff ffa5 	bl	80055e8 <sbrk_aligned>
 800569e:	3001      	adds	r0, #1
 80056a0:	d02b      	beq.n	80056fa <_malloc_r+0xd2>
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	442b      	add	r3, r5
 80056a6:	6023      	str	r3, [r4, #0]
 80056a8:	e00e      	b.n	80056c8 <_malloc_r+0xa0>
 80056aa:	6822      	ldr	r2, [r4, #0]
 80056ac:	1b52      	subs	r2, r2, r5
 80056ae:	d41e      	bmi.n	80056ee <_malloc_r+0xc6>
 80056b0:	2a0b      	cmp	r2, #11
 80056b2:	d916      	bls.n	80056e2 <_malloc_r+0xba>
 80056b4:	1961      	adds	r1, r4, r5
 80056b6:	42a3      	cmp	r3, r4
 80056b8:	6025      	str	r5, [r4, #0]
 80056ba:	bf18      	it	ne
 80056bc:	6059      	strne	r1, [r3, #4]
 80056be:	6863      	ldr	r3, [r4, #4]
 80056c0:	bf08      	it	eq
 80056c2:	6031      	streq	r1, [r6, #0]
 80056c4:	5162      	str	r2, [r4, r5]
 80056c6:	604b      	str	r3, [r1, #4]
 80056c8:	4638      	mov	r0, r7
 80056ca:	f104 060b 	add.w	r6, r4, #11
 80056ce:	f002 f91d 	bl	800790c <__malloc_unlock>
 80056d2:	f026 0607 	bic.w	r6, r6, #7
 80056d6:	1d23      	adds	r3, r4, #4
 80056d8:	1af2      	subs	r2, r6, r3
 80056da:	d0b6      	beq.n	800564a <_malloc_r+0x22>
 80056dc:	1b9b      	subs	r3, r3, r6
 80056de:	50a3      	str	r3, [r4, r2]
 80056e0:	e7b3      	b.n	800564a <_malloc_r+0x22>
 80056e2:	6862      	ldr	r2, [r4, #4]
 80056e4:	42a3      	cmp	r3, r4
 80056e6:	bf0c      	ite	eq
 80056e8:	6032      	streq	r2, [r6, #0]
 80056ea:	605a      	strne	r2, [r3, #4]
 80056ec:	e7ec      	b.n	80056c8 <_malloc_r+0xa0>
 80056ee:	4623      	mov	r3, r4
 80056f0:	6864      	ldr	r4, [r4, #4]
 80056f2:	e7b2      	b.n	800565a <_malloc_r+0x32>
 80056f4:	4634      	mov	r4, r6
 80056f6:	6876      	ldr	r6, [r6, #4]
 80056f8:	e7b9      	b.n	800566e <_malloc_r+0x46>
 80056fa:	230c      	movs	r3, #12
 80056fc:	603b      	str	r3, [r7, #0]
 80056fe:	4638      	mov	r0, r7
 8005700:	f002 f904 	bl	800790c <__malloc_unlock>
 8005704:	e7a1      	b.n	800564a <_malloc_r+0x22>
 8005706:	6025      	str	r5, [r4, #0]
 8005708:	e7de      	b.n	80056c8 <_malloc_r+0xa0>
 800570a:	bf00      	nop
 800570c:	20000578 	.word	0x20000578

08005710 <__sfputc_r>:
 8005710:	6893      	ldr	r3, [r2, #8]
 8005712:	3b01      	subs	r3, #1
 8005714:	2b00      	cmp	r3, #0
 8005716:	b410      	push	{r4}
 8005718:	6093      	str	r3, [r2, #8]
 800571a:	da08      	bge.n	800572e <__sfputc_r+0x1e>
 800571c:	6994      	ldr	r4, [r2, #24]
 800571e:	42a3      	cmp	r3, r4
 8005720:	db01      	blt.n	8005726 <__sfputc_r+0x16>
 8005722:	290a      	cmp	r1, #10
 8005724:	d103      	bne.n	800572e <__sfputc_r+0x1e>
 8005726:	f85d 4b04 	ldr.w	r4, [sp], #4
 800572a:	f001 ba81 	b.w	8006c30 <__swbuf_r>
 800572e:	6813      	ldr	r3, [r2, #0]
 8005730:	1c58      	adds	r0, r3, #1
 8005732:	6010      	str	r0, [r2, #0]
 8005734:	7019      	strb	r1, [r3, #0]
 8005736:	4608      	mov	r0, r1
 8005738:	f85d 4b04 	ldr.w	r4, [sp], #4
 800573c:	4770      	bx	lr

0800573e <__sfputs_r>:
 800573e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005740:	4606      	mov	r6, r0
 8005742:	460f      	mov	r7, r1
 8005744:	4614      	mov	r4, r2
 8005746:	18d5      	adds	r5, r2, r3
 8005748:	42ac      	cmp	r4, r5
 800574a:	d101      	bne.n	8005750 <__sfputs_r+0x12>
 800574c:	2000      	movs	r0, #0
 800574e:	e007      	b.n	8005760 <__sfputs_r+0x22>
 8005750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005754:	463a      	mov	r2, r7
 8005756:	4630      	mov	r0, r6
 8005758:	f7ff ffda 	bl	8005710 <__sfputc_r>
 800575c:	1c43      	adds	r3, r0, #1
 800575e:	d1f3      	bne.n	8005748 <__sfputs_r+0xa>
 8005760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005764 <_vfiprintf_r>:
 8005764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005768:	460d      	mov	r5, r1
 800576a:	b09d      	sub	sp, #116	; 0x74
 800576c:	4614      	mov	r4, r2
 800576e:	4698      	mov	r8, r3
 8005770:	4606      	mov	r6, r0
 8005772:	b118      	cbz	r0, 800577c <_vfiprintf_r+0x18>
 8005774:	6983      	ldr	r3, [r0, #24]
 8005776:	b90b      	cbnz	r3, 800577c <_vfiprintf_r+0x18>
 8005778:	f001 fc3c 	bl	8006ff4 <__sinit>
 800577c:	4b89      	ldr	r3, [pc, #548]	; (80059a4 <_vfiprintf_r+0x240>)
 800577e:	429d      	cmp	r5, r3
 8005780:	d11b      	bne.n	80057ba <_vfiprintf_r+0x56>
 8005782:	6875      	ldr	r5, [r6, #4]
 8005784:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005786:	07d9      	lsls	r1, r3, #31
 8005788:	d405      	bmi.n	8005796 <_vfiprintf_r+0x32>
 800578a:	89ab      	ldrh	r3, [r5, #12]
 800578c:	059a      	lsls	r2, r3, #22
 800578e:	d402      	bmi.n	8005796 <_vfiprintf_r+0x32>
 8005790:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005792:	f002 f83c 	bl	800780e <__retarget_lock_acquire_recursive>
 8005796:	89ab      	ldrh	r3, [r5, #12]
 8005798:	071b      	lsls	r3, r3, #28
 800579a:	d501      	bpl.n	80057a0 <_vfiprintf_r+0x3c>
 800579c:	692b      	ldr	r3, [r5, #16]
 800579e:	b9eb      	cbnz	r3, 80057dc <_vfiprintf_r+0x78>
 80057a0:	4629      	mov	r1, r5
 80057a2:	4630      	mov	r0, r6
 80057a4:	f001 fa96 	bl	8006cd4 <__swsetup_r>
 80057a8:	b1c0      	cbz	r0, 80057dc <_vfiprintf_r+0x78>
 80057aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057ac:	07dc      	lsls	r4, r3, #31
 80057ae:	d50e      	bpl.n	80057ce <_vfiprintf_r+0x6a>
 80057b0:	f04f 30ff 	mov.w	r0, #4294967295
 80057b4:	b01d      	add	sp, #116	; 0x74
 80057b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ba:	4b7b      	ldr	r3, [pc, #492]	; (80059a8 <_vfiprintf_r+0x244>)
 80057bc:	429d      	cmp	r5, r3
 80057be:	d101      	bne.n	80057c4 <_vfiprintf_r+0x60>
 80057c0:	68b5      	ldr	r5, [r6, #8]
 80057c2:	e7df      	b.n	8005784 <_vfiprintf_r+0x20>
 80057c4:	4b79      	ldr	r3, [pc, #484]	; (80059ac <_vfiprintf_r+0x248>)
 80057c6:	429d      	cmp	r5, r3
 80057c8:	bf08      	it	eq
 80057ca:	68f5      	ldreq	r5, [r6, #12]
 80057cc:	e7da      	b.n	8005784 <_vfiprintf_r+0x20>
 80057ce:	89ab      	ldrh	r3, [r5, #12]
 80057d0:	0598      	lsls	r0, r3, #22
 80057d2:	d4ed      	bmi.n	80057b0 <_vfiprintf_r+0x4c>
 80057d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057d6:	f002 f81b 	bl	8007810 <__retarget_lock_release_recursive>
 80057da:	e7e9      	b.n	80057b0 <_vfiprintf_r+0x4c>
 80057dc:	2300      	movs	r3, #0
 80057de:	9309      	str	r3, [sp, #36]	; 0x24
 80057e0:	2320      	movs	r3, #32
 80057e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80057ea:	2330      	movs	r3, #48	; 0x30
 80057ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80059b0 <_vfiprintf_r+0x24c>
 80057f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057f4:	f04f 0901 	mov.w	r9, #1
 80057f8:	4623      	mov	r3, r4
 80057fa:	469a      	mov	sl, r3
 80057fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005800:	b10a      	cbz	r2, 8005806 <_vfiprintf_r+0xa2>
 8005802:	2a25      	cmp	r2, #37	; 0x25
 8005804:	d1f9      	bne.n	80057fa <_vfiprintf_r+0x96>
 8005806:	ebba 0b04 	subs.w	fp, sl, r4
 800580a:	d00b      	beq.n	8005824 <_vfiprintf_r+0xc0>
 800580c:	465b      	mov	r3, fp
 800580e:	4622      	mov	r2, r4
 8005810:	4629      	mov	r1, r5
 8005812:	4630      	mov	r0, r6
 8005814:	f7ff ff93 	bl	800573e <__sfputs_r>
 8005818:	3001      	adds	r0, #1
 800581a:	f000 80aa 	beq.w	8005972 <_vfiprintf_r+0x20e>
 800581e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005820:	445a      	add	r2, fp
 8005822:	9209      	str	r2, [sp, #36]	; 0x24
 8005824:	f89a 3000 	ldrb.w	r3, [sl]
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 80a2 	beq.w	8005972 <_vfiprintf_r+0x20e>
 800582e:	2300      	movs	r3, #0
 8005830:	f04f 32ff 	mov.w	r2, #4294967295
 8005834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005838:	f10a 0a01 	add.w	sl, sl, #1
 800583c:	9304      	str	r3, [sp, #16]
 800583e:	9307      	str	r3, [sp, #28]
 8005840:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005844:	931a      	str	r3, [sp, #104]	; 0x68
 8005846:	4654      	mov	r4, sl
 8005848:	2205      	movs	r2, #5
 800584a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800584e:	4858      	ldr	r0, [pc, #352]	; (80059b0 <_vfiprintf_r+0x24c>)
 8005850:	f7fa fcde 	bl	8000210 <memchr>
 8005854:	9a04      	ldr	r2, [sp, #16]
 8005856:	b9d8      	cbnz	r0, 8005890 <_vfiprintf_r+0x12c>
 8005858:	06d1      	lsls	r1, r2, #27
 800585a:	bf44      	itt	mi
 800585c:	2320      	movmi	r3, #32
 800585e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005862:	0713      	lsls	r3, r2, #28
 8005864:	bf44      	itt	mi
 8005866:	232b      	movmi	r3, #43	; 0x2b
 8005868:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800586c:	f89a 3000 	ldrb.w	r3, [sl]
 8005870:	2b2a      	cmp	r3, #42	; 0x2a
 8005872:	d015      	beq.n	80058a0 <_vfiprintf_r+0x13c>
 8005874:	9a07      	ldr	r2, [sp, #28]
 8005876:	4654      	mov	r4, sl
 8005878:	2000      	movs	r0, #0
 800587a:	f04f 0c0a 	mov.w	ip, #10
 800587e:	4621      	mov	r1, r4
 8005880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005884:	3b30      	subs	r3, #48	; 0x30
 8005886:	2b09      	cmp	r3, #9
 8005888:	d94e      	bls.n	8005928 <_vfiprintf_r+0x1c4>
 800588a:	b1b0      	cbz	r0, 80058ba <_vfiprintf_r+0x156>
 800588c:	9207      	str	r2, [sp, #28]
 800588e:	e014      	b.n	80058ba <_vfiprintf_r+0x156>
 8005890:	eba0 0308 	sub.w	r3, r0, r8
 8005894:	fa09 f303 	lsl.w	r3, r9, r3
 8005898:	4313      	orrs	r3, r2
 800589a:	9304      	str	r3, [sp, #16]
 800589c:	46a2      	mov	sl, r4
 800589e:	e7d2      	b.n	8005846 <_vfiprintf_r+0xe2>
 80058a0:	9b03      	ldr	r3, [sp, #12]
 80058a2:	1d19      	adds	r1, r3, #4
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	9103      	str	r1, [sp, #12]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	bfbb      	ittet	lt
 80058ac:	425b      	neglt	r3, r3
 80058ae:	f042 0202 	orrlt.w	r2, r2, #2
 80058b2:	9307      	strge	r3, [sp, #28]
 80058b4:	9307      	strlt	r3, [sp, #28]
 80058b6:	bfb8      	it	lt
 80058b8:	9204      	strlt	r2, [sp, #16]
 80058ba:	7823      	ldrb	r3, [r4, #0]
 80058bc:	2b2e      	cmp	r3, #46	; 0x2e
 80058be:	d10c      	bne.n	80058da <_vfiprintf_r+0x176>
 80058c0:	7863      	ldrb	r3, [r4, #1]
 80058c2:	2b2a      	cmp	r3, #42	; 0x2a
 80058c4:	d135      	bne.n	8005932 <_vfiprintf_r+0x1ce>
 80058c6:	9b03      	ldr	r3, [sp, #12]
 80058c8:	1d1a      	adds	r2, r3, #4
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	9203      	str	r2, [sp, #12]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	bfb8      	it	lt
 80058d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80058d6:	3402      	adds	r4, #2
 80058d8:	9305      	str	r3, [sp, #20]
 80058da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80059c0 <_vfiprintf_r+0x25c>
 80058de:	7821      	ldrb	r1, [r4, #0]
 80058e0:	2203      	movs	r2, #3
 80058e2:	4650      	mov	r0, sl
 80058e4:	f7fa fc94 	bl	8000210 <memchr>
 80058e8:	b140      	cbz	r0, 80058fc <_vfiprintf_r+0x198>
 80058ea:	2340      	movs	r3, #64	; 0x40
 80058ec:	eba0 000a 	sub.w	r0, r0, sl
 80058f0:	fa03 f000 	lsl.w	r0, r3, r0
 80058f4:	9b04      	ldr	r3, [sp, #16]
 80058f6:	4303      	orrs	r3, r0
 80058f8:	3401      	adds	r4, #1
 80058fa:	9304      	str	r3, [sp, #16]
 80058fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005900:	482c      	ldr	r0, [pc, #176]	; (80059b4 <_vfiprintf_r+0x250>)
 8005902:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005906:	2206      	movs	r2, #6
 8005908:	f7fa fc82 	bl	8000210 <memchr>
 800590c:	2800      	cmp	r0, #0
 800590e:	d03f      	beq.n	8005990 <_vfiprintf_r+0x22c>
 8005910:	4b29      	ldr	r3, [pc, #164]	; (80059b8 <_vfiprintf_r+0x254>)
 8005912:	bb1b      	cbnz	r3, 800595c <_vfiprintf_r+0x1f8>
 8005914:	9b03      	ldr	r3, [sp, #12]
 8005916:	3307      	adds	r3, #7
 8005918:	f023 0307 	bic.w	r3, r3, #7
 800591c:	3308      	adds	r3, #8
 800591e:	9303      	str	r3, [sp, #12]
 8005920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005922:	443b      	add	r3, r7
 8005924:	9309      	str	r3, [sp, #36]	; 0x24
 8005926:	e767      	b.n	80057f8 <_vfiprintf_r+0x94>
 8005928:	fb0c 3202 	mla	r2, ip, r2, r3
 800592c:	460c      	mov	r4, r1
 800592e:	2001      	movs	r0, #1
 8005930:	e7a5      	b.n	800587e <_vfiprintf_r+0x11a>
 8005932:	2300      	movs	r3, #0
 8005934:	3401      	adds	r4, #1
 8005936:	9305      	str	r3, [sp, #20]
 8005938:	4619      	mov	r1, r3
 800593a:	f04f 0c0a 	mov.w	ip, #10
 800593e:	4620      	mov	r0, r4
 8005940:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005944:	3a30      	subs	r2, #48	; 0x30
 8005946:	2a09      	cmp	r2, #9
 8005948:	d903      	bls.n	8005952 <_vfiprintf_r+0x1ee>
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0c5      	beq.n	80058da <_vfiprintf_r+0x176>
 800594e:	9105      	str	r1, [sp, #20]
 8005950:	e7c3      	b.n	80058da <_vfiprintf_r+0x176>
 8005952:	fb0c 2101 	mla	r1, ip, r1, r2
 8005956:	4604      	mov	r4, r0
 8005958:	2301      	movs	r3, #1
 800595a:	e7f0      	b.n	800593e <_vfiprintf_r+0x1da>
 800595c:	ab03      	add	r3, sp, #12
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	462a      	mov	r2, r5
 8005962:	4b16      	ldr	r3, [pc, #88]	; (80059bc <_vfiprintf_r+0x258>)
 8005964:	a904      	add	r1, sp, #16
 8005966:	4630      	mov	r0, r6
 8005968:	f3af 8000 	nop.w
 800596c:	4607      	mov	r7, r0
 800596e:	1c78      	adds	r0, r7, #1
 8005970:	d1d6      	bne.n	8005920 <_vfiprintf_r+0x1bc>
 8005972:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005974:	07d9      	lsls	r1, r3, #31
 8005976:	d405      	bmi.n	8005984 <_vfiprintf_r+0x220>
 8005978:	89ab      	ldrh	r3, [r5, #12]
 800597a:	059a      	lsls	r2, r3, #22
 800597c:	d402      	bmi.n	8005984 <_vfiprintf_r+0x220>
 800597e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005980:	f001 ff46 	bl	8007810 <__retarget_lock_release_recursive>
 8005984:	89ab      	ldrh	r3, [r5, #12]
 8005986:	065b      	lsls	r3, r3, #25
 8005988:	f53f af12 	bmi.w	80057b0 <_vfiprintf_r+0x4c>
 800598c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800598e:	e711      	b.n	80057b4 <_vfiprintf_r+0x50>
 8005990:	ab03      	add	r3, sp, #12
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	462a      	mov	r2, r5
 8005996:	4b09      	ldr	r3, [pc, #36]	; (80059bc <_vfiprintf_r+0x258>)
 8005998:	a904      	add	r1, sp, #16
 800599a:	4630      	mov	r0, r6
 800599c:	f000 f880 	bl	8005aa0 <_printf_i>
 80059a0:	e7e4      	b.n	800596c <_vfiprintf_r+0x208>
 80059a2:	bf00      	nop
 80059a4:	08008a34 	.word	0x08008a34
 80059a8:	08008a54 	.word	0x08008a54
 80059ac:	08008a14 	.word	0x08008a14
 80059b0:	0800887c 	.word	0x0800887c
 80059b4:	08008886 	.word	0x08008886
 80059b8:	00000000 	.word	0x00000000
 80059bc:	0800573f 	.word	0x0800573f
 80059c0:	08008882 	.word	0x08008882

080059c4 <_printf_common>:
 80059c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059c8:	4616      	mov	r6, r2
 80059ca:	4699      	mov	r9, r3
 80059cc:	688a      	ldr	r2, [r1, #8]
 80059ce:	690b      	ldr	r3, [r1, #16]
 80059d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059d4:	4293      	cmp	r3, r2
 80059d6:	bfb8      	it	lt
 80059d8:	4613      	movlt	r3, r2
 80059da:	6033      	str	r3, [r6, #0]
 80059dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059e0:	4607      	mov	r7, r0
 80059e2:	460c      	mov	r4, r1
 80059e4:	b10a      	cbz	r2, 80059ea <_printf_common+0x26>
 80059e6:	3301      	adds	r3, #1
 80059e8:	6033      	str	r3, [r6, #0]
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	0699      	lsls	r1, r3, #26
 80059ee:	bf42      	ittt	mi
 80059f0:	6833      	ldrmi	r3, [r6, #0]
 80059f2:	3302      	addmi	r3, #2
 80059f4:	6033      	strmi	r3, [r6, #0]
 80059f6:	6825      	ldr	r5, [r4, #0]
 80059f8:	f015 0506 	ands.w	r5, r5, #6
 80059fc:	d106      	bne.n	8005a0c <_printf_common+0x48>
 80059fe:	f104 0a19 	add.w	sl, r4, #25
 8005a02:	68e3      	ldr	r3, [r4, #12]
 8005a04:	6832      	ldr	r2, [r6, #0]
 8005a06:	1a9b      	subs	r3, r3, r2
 8005a08:	42ab      	cmp	r3, r5
 8005a0a:	dc26      	bgt.n	8005a5a <_printf_common+0x96>
 8005a0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a10:	1e13      	subs	r3, r2, #0
 8005a12:	6822      	ldr	r2, [r4, #0]
 8005a14:	bf18      	it	ne
 8005a16:	2301      	movne	r3, #1
 8005a18:	0692      	lsls	r2, r2, #26
 8005a1a:	d42b      	bmi.n	8005a74 <_printf_common+0xb0>
 8005a1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a20:	4649      	mov	r1, r9
 8005a22:	4638      	mov	r0, r7
 8005a24:	47c0      	blx	r8
 8005a26:	3001      	adds	r0, #1
 8005a28:	d01e      	beq.n	8005a68 <_printf_common+0xa4>
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	68e5      	ldr	r5, [r4, #12]
 8005a2e:	6832      	ldr	r2, [r6, #0]
 8005a30:	f003 0306 	and.w	r3, r3, #6
 8005a34:	2b04      	cmp	r3, #4
 8005a36:	bf08      	it	eq
 8005a38:	1aad      	subeq	r5, r5, r2
 8005a3a:	68a3      	ldr	r3, [r4, #8]
 8005a3c:	6922      	ldr	r2, [r4, #16]
 8005a3e:	bf0c      	ite	eq
 8005a40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a44:	2500      	movne	r5, #0
 8005a46:	4293      	cmp	r3, r2
 8005a48:	bfc4      	itt	gt
 8005a4a:	1a9b      	subgt	r3, r3, r2
 8005a4c:	18ed      	addgt	r5, r5, r3
 8005a4e:	2600      	movs	r6, #0
 8005a50:	341a      	adds	r4, #26
 8005a52:	42b5      	cmp	r5, r6
 8005a54:	d11a      	bne.n	8005a8c <_printf_common+0xc8>
 8005a56:	2000      	movs	r0, #0
 8005a58:	e008      	b.n	8005a6c <_printf_common+0xa8>
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	4652      	mov	r2, sl
 8005a5e:	4649      	mov	r1, r9
 8005a60:	4638      	mov	r0, r7
 8005a62:	47c0      	blx	r8
 8005a64:	3001      	adds	r0, #1
 8005a66:	d103      	bne.n	8005a70 <_printf_common+0xac>
 8005a68:	f04f 30ff 	mov.w	r0, #4294967295
 8005a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a70:	3501      	adds	r5, #1
 8005a72:	e7c6      	b.n	8005a02 <_printf_common+0x3e>
 8005a74:	18e1      	adds	r1, r4, r3
 8005a76:	1c5a      	adds	r2, r3, #1
 8005a78:	2030      	movs	r0, #48	; 0x30
 8005a7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a7e:	4422      	add	r2, r4
 8005a80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a88:	3302      	adds	r3, #2
 8005a8a:	e7c7      	b.n	8005a1c <_printf_common+0x58>
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	4622      	mov	r2, r4
 8005a90:	4649      	mov	r1, r9
 8005a92:	4638      	mov	r0, r7
 8005a94:	47c0      	blx	r8
 8005a96:	3001      	adds	r0, #1
 8005a98:	d0e6      	beq.n	8005a68 <_printf_common+0xa4>
 8005a9a:	3601      	adds	r6, #1
 8005a9c:	e7d9      	b.n	8005a52 <_printf_common+0x8e>
	...

08005aa0 <_printf_i>:
 8005aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa4:	7e0f      	ldrb	r7, [r1, #24]
 8005aa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005aa8:	2f78      	cmp	r7, #120	; 0x78
 8005aaa:	4691      	mov	r9, r2
 8005aac:	4680      	mov	r8, r0
 8005aae:	460c      	mov	r4, r1
 8005ab0:	469a      	mov	sl, r3
 8005ab2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ab6:	d807      	bhi.n	8005ac8 <_printf_i+0x28>
 8005ab8:	2f62      	cmp	r7, #98	; 0x62
 8005aba:	d80a      	bhi.n	8005ad2 <_printf_i+0x32>
 8005abc:	2f00      	cmp	r7, #0
 8005abe:	f000 80d8 	beq.w	8005c72 <_printf_i+0x1d2>
 8005ac2:	2f58      	cmp	r7, #88	; 0x58
 8005ac4:	f000 80a3 	beq.w	8005c0e <_printf_i+0x16e>
 8005ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005acc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ad0:	e03a      	b.n	8005b48 <_printf_i+0xa8>
 8005ad2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ad6:	2b15      	cmp	r3, #21
 8005ad8:	d8f6      	bhi.n	8005ac8 <_printf_i+0x28>
 8005ada:	a101      	add	r1, pc, #4	; (adr r1, 8005ae0 <_printf_i+0x40>)
 8005adc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ae0:	08005b39 	.word	0x08005b39
 8005ae4:	08005b4d 	.word	0x08005b4d
 8005ae8:	08005ac9 	.word	0x08005ac9
 8005aec:	08005ac9 	.word	0x08005ac9
 8005af0:	08005ac9 	.word	0x08005ac9
 8005af4:	08005ac9 	.word	0x08005ac9
 8005af8:	08005b4d 	.word	0x08005b4d
 8005afc:	08005ac9 	.word	0x08005ac9
 8005b00:	08005ac9 	.word	0x08005ac9
 8005b04:	08005ac9 	.word	0x08005ac9
 8005b08:	08005ac9 	.word	0x08005ac9
 8005b0c:	08005c59 	.word	0x08005c59
 8005b10:	08005b7d 	.word	0x08005b7d
 8005b14:	08005c3b 	.word	0x08005c3b
 8005b18:	08005ac9 	.word	0x08005ac9
 8005b1c:	08005ac9 	.word	0x08005ac9
 8005b20:	08005c7b 	.word	0x08005c7b
 8005b24:	08005ac9 	.word	0x08005ac9
 8005b28:	08005b7d 	.word	0x08005b7d
 8005b2c:	08005ac9 	.word	0x08005ac9
 8005b30:	08005ac9 	.word	0x08005ac9
 8005b34:	08005c43 	.word	0x08005c43
 8005b38:	682b      	ldr	r3, [r5, #0]
 8005b3a:	1d1a      	adds	r2, r3, #4
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	602a      	str	r2, [r5, #0]
 8005b40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e0a3      	b.n	8005c94 <_printf_i+0x1f4>
 8005b4c:	6820      	ldr	r0, [r4, #0]
 8005b4e:	6829      	ldr	r1, [r5, #0]
 8005b50:	0606      	lsls	r6, r0, #24
 8005b52:	f101 0304 	add.w	r3, r1, #4
 8005b56:	d50a      	bpl.n	8005b6e <_printf_i+0xce>
 8005b58:	680e      	ldr	r6, [r1, #0]
 8005b5a:	602b      	str	r3, [r5, #0]
 8005b5c:	2e00      	cmp	r6, #0
 8005b5e:	da03      	bge.n	8005b68 <_printf_i+0xc8>
 8005b60:	232d      	movs	r3, #45	; 0x2d
 8005b62:	4276      	negs	r6, r6
 8005b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b68:	485e      	ldr	r0, [pc, #376]	; (8005ce4 <_printf_i+0x244>)
 8005b6a:	230a      	movs	r3, #10
 8005b6c:	e019      	b.n	8005ba2 <_printf_i+0x102>
 8005b6e:	680e      	ldr	r6, [r1, #0]
 8005b70:	602b      	str	r3, [r5, #0]
 8005b72:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b76:	bf18      	it	ne
 8005b78:	b236      	sxthne	r6, r6
 8005b7a:	e7ef      	b.n	8005b5c <_printf_i+0xbc>
 8005b7c:	682b      	ldr	r3, [r5, #0]
 8005b7e:	6820      	ldr	r0, [r4, #0]
 8005b80:	1d19      	adds	r1, r3, #4
 8005b82:	6029      	str	r1, [r5, #0]
 8005b84:	0601      	lsls	r1, r0, #24
 8005b86:	d501      	bpl.n	8005b8c <_printf_i+0xec>
 8005b88:	681e      	ldr	r6, [r3, #0]
 8005b8a:	e002      	b.n	8005b92 <_printf_i+0xf2>
 8005b8c:	0646      	lsls	r6, r0, #25
 8005b8e:	d5fb      	bpl.n	8005b88 <_printf_i+0xe8>
 8005b90:	881e      	ldrh	r6, [r3, #0]
 8005b92:	4854      	ldr	r0, [pc, #336]	; (8005ce4 <_printf_i+0x244>)
 8005b94:	2f6f      	cmp	r7, #111	; 0x6f
 8005b96:	bf0c      	ite	eq
 8005b98:	2308      	moveq	r3, #8
 8005b9a:	230a      	movne	r3, #10
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ba2:	6865      	ldr	r5, [r4, #4]
 8005ba4:	60a5      	str	r5, [r4, #8]
 8005ba6:	2d00      	cmp	r5, #0
 8005ba8:	bfa2      	ittt	ge
 8005baa:	6821      	ldrge	r1, [r4, #0]
 8005bac:	f021 0104 	bicge.w	r1, r1, #4
 8005bb0:	6021      	strge	r1, [r4, #0]
 8005bb2:	b90e      	cbnz	r6, 8005bb8 <_printf_i+0x118>
 8005bb4:	2d00      	cmp	r5, #0
 8005bb6:	d04d      	beq.n	8005c54 <_printf_i+0x1b4>
 8005bb8:	4615      	mov	r5, r2
 8005bba:	fbb6 f1f3 	udiv	r1, r6, r3
 8005bbe:	fb03 6711 	mls	r7, r3, r1, r6
 8005bc2:	5dc7      	ldrb	r7, [r0, r7]
 8005bc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bc8:	4637      	mov	r7, r6
 8005bca:	42bb      	cmp	r3, r7
 8005bcc:	460e      	mov	r6, r1
 8005bce:	d9f4      	bls.n	8005bba <_printf_i+0x11a>
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d10b      	bne.n	8005bec <_printf_i+0x14c>
 8005bd4:	6823      	ldr	r3, [r4, #0]
 8005bd6:	07de      	lsls	r6, r3, #31
 8005bd8:	d508      	bpl.n	8005bec <_printf_i+0x14c>
 8005bda:	6923      	ldr	r3, [r4, #16]
 8005bdc:	6861      	ldr	r1, [r4, #4]
 8005bde:	4299      	cmp	r1, r3
 8005be0:	bfde      	ittt	le
 8005be2:	2330      	movle	r3, #48	; 0x30
 8005be4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005be8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005bec:	1b52      	subs	r2, r2, r5
 8005bee:	6122      	str	r2, [r4, #16]
 8005bf0:	f8cd a000 	str.w	sl, [sp]
 8005bf4:	464b      	mov	r3, r9
 8005bf6:	aa03      	add	r2, sp, #12
 8005bf8:	4621      	mov	r1, r4
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	f7ff fee2 	bl	80059c4 <_printf_common>
 8005c00:	3001      	adds	r0, #1
 8005c02:	d14c      	bne.n	8005c9e <_printf_i+0x1fe>
 8005c04:	f04f 30ff 	mov.w	r0, #4294967295
 8005c08:	b004      	add	sp, #16
 8005c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c0e:	4835      	ldr	r0, [pc, #212]	; (8005ce4 <_printf_i+0x244>)
 8005c10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c14:	6829      	ldr	r1, [r5, #0]
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c1c:	6029      	str	r1, [r5, #0]
 8005c1e:	061d      	lsls	r5, r3, #24
 8005c20:	d514      	bpl.n	8005c4c <_printf_i+0x1ac>
 8005c22:	07df      	lsls	r7, r3, #31
 8005c24:	bf44      	itt	mi
 8005c26:	f043 0320 	orrmi.w	r3, r3, #32
 8005c2a:	6023      	strmi	r3, [r4, #0]
 8005c2c:	b91e      	cbnz	r6, 8005c36 <_printf_i+0x196>
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	f023 0320 	bic.w	r3, r3, #32
 8005c34:	6023      	str	r3, [r4, #0]
 8005c36:	2310      	movs	r3, #16
 8005c38:	e7b0      	b.n	8005b9c <_printf_i+0xfc>
 8005c3a:	6823      	ldr	r3, [r4, #0]
 8005c3c:	f043 0320 	orr.w	r3, r3, #32
 8005c40:	6023      	str	r3, [r4, #0]
 8005c42:	2378      	movs	r3, #120	; 0x78
 8005c44:	4828      	ldr	r0, [pc, #160]	; (8005ce8 <_printf_i+0x248>)
 8005c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c4a:	e7e3      	b.n	8005c14 <_printf_i+0x174>
 8005c4c:	0659      	lsls	r1, r3, #25
 8005c4e:	bf48      	it	mi
 8005c50:	b2b6      	uxthmi	r6, r6
 8005c52:	e7e6      	b.n	8005c22 <_printf_i+0x182>
 8005c54:	4615      	mov	r5, r2
 8005c56:	e7bb      	b.n	8005bd0 <_printf_i+0x130>
 8005c58:	682b      	ldr	r3, [r5, #0]
 8005c5a:	6826      	ldr	r6, [r4, #0]
 8005c5c:	6961      	ldr	r1, [r4, #20]
 8005c5e:	1d18      	adds	r0, r3, #4
 8005c60:	6028      	str	r0, [r5, #0]
 8005c62:	0635      	lsls	r5, r6, #24
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	d501      	bpl.n	8005c6c <_printf_i+0x1cc>
 8005c68:	6019      	str	r1, [r3, #0]
 8005c6a:	e002      	b.n	8005c72 <_printf_i+0x1d2>
 8005c6c:	0670      	lsls	r0, r6, #25
 8005c6e:	d5fb      	bpl.n	8005c68 <_printf_i+0x1c8>
 8005c70:	8019      	strh	r1, [r3, #0]
 8005c72:	2300      	movs	r3, #0
 8005c74:	6123      	str	r3, [r4, #16]
 8005c76:	4615      	mov	r5, r2
 8005c78:	e7ba      	b.n	8005bf0 <_printf_i+0x150>
 8005c7a:	682b      	ldr	r3, [r5, #0]
 8005c7c:	1d1a      	adds	r2, r3, #4
 8005c7e:	602a      	str	r2, [r5, #0]
 8005c80:	681d      	ldr	r5, [r3, #0]
 8005c82:	6862      	ldr	r2, [r4, #4]
 8005c84:	2100      	movs	r1, #0
 8005c86:	4628      	mov	r0, r5
 8005c88:	f7fa fac2 	bl	8000210 <memchr>
 8005c8c:	b108      	cbz	r0, 8005c92 <_printf_i+0x1f2>
 8005c8e:	1b40      	subs	r0, r0, r5
 8005c90:	6060      	str	r0, [r4, #4]
 8005c92:	6863      	ldr	r3, [r4, #4]
 8005c94:	6123      	str	r3, [r4, #16]
 8005c96:	2300      	movs	r3, #0
 8005c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c9c:	e7a8      	b.n	8005bf0 <_printf_i+0x150>
 8005c9e:	6923      	ldr	r3, [r4, #16]
 8005ca0:	462a      	mov	r2, r5
 8005ca2:	4649      	mov	r1, r9
 8005ca4:	4640      	mov	r0, r8
 8005ca6:	47d0      	blx	sl
 8005ca8:	3001      	adds	r0, #1
 8005caa:	d0ab      	beq.n	8005c04 <_printf_i+0x164>
 8005cac:	6823      	ldr	r3, [r4, #0]
 8005cae:	079b      	lsls	r3, r3, #30
 8005cb0:	d413      	bmi.n	8005cda <_printf_i+0x23a>
 8005cb2:	68e0      	ldr	r0, [r4, #12]
 8005cb4:	9b03      	ldr	r3, [sp, #12]
 8005cb6:	4298      	cmp	r0, r3
 8005cb8:	bfb8      	it	lt
 8005cba:	4618      	movlt	r0, r3
 8005cbc:	e7a4      	b.n	8005c08 <_printf_i+0x168>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	4632      	mov	r2, r6
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	4640      	mov	r0, r8
 8005cc6:	47d0      	blx	sl
 8005cc8:	3001      	adds	r0, #1
 8005cca:	d09b      	beq.n	8005c04 <_printf_i+0x164>
 8005ccc:	3501      	adds	r5, #1
 8005cce:	68e3      	ldr	r3, [r4, #12]
 8005cd0:	9903      	ldr	r1, [sp, #12]
 8005cd2:	1a5b      	subs	r3, r3, r1
 8005cd4:	42ab      	cmp	r3, r5
 8005cd6:	dcf2      	bgt.n	8005cbe <_printf_i+0x21e>
 8005cd8:	e7eb      	b.n	8005cb2 <_printf_i+0x212>
 8005cda:	2500      	movs	r5, #0
 8005cdc:	f104 0619 	add.w	r6, r4, #25
 8005ce0:	e7f5      	b.n	8005cce <_printf_i+0x22e>
 8005ce2:	bf00      	nop
 8005ce4:	0800888d 	.word	0x0800888d
 8005ce8:	0800889e 	.word	0x0800889e

08005cec <_sbrk_r>:
 8005cec:	b538      	push	{r3, r4, r5, lr}
 8005cee:	4d06      	ldr	r5, [pc, #24]	; (8005d08 <_sbrk_r+0x1c>)
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	4604      	mov	r4, r0
 8005cf4:	4608      	mov	r0, r1
 8005cf6:	602b      	str	r3, [r5, #0]
 8005cf8:	f7fb fce8 	bl	80016cc <_sbrk>
 8005cfc:	1c43      	adds	r3, r0, #1
 8005cfe:	d102      	bne.n	8005d06 <_sbrk_r+0x1a>
 8005d00:	682b      	ldr	r3, [r5, #0]
 8005d02:	b103      	cbz	r3, 8005d06 <_sbrk_r+0x1a>
 8005d04:	6023      	str	r3, [r4, #0]
 8005d06:	bd38      	pop	{r3, r4, r5, pc}
 8005d08:	20000584 	.word	0x20000584

08005d0c <strchr>:
 8005d0c:	b2c9      	uxtb	r1, r1
 8005d0e:	4603      	mov	r3, r0
 8005d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d14:	b11a      	cbz	r2, 8005d1e <strchr+0x12>
 8005d16:	428a      	cmp	r2, r1
 8005d18:	d1f9      	bne.n	8005d0e <strchr+0x2>
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	4770      	bx	lr
 8005d1e:	2900      	cmp	r1, #0
 8005d20:	bf18      	it	ne
 8005d22:	2300      	movne	r3, #0
 8005d24:	e7f9      	b.n	8005d1a <strchr+0xe>

08005d26 <strncmp>:
 8005d26:	b510      	push	{r4, lr}
 8005d28:	b17a      	cbz	r2, 8005d4a <strncmp+0x24>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	3901      	subs	r1, #1
 8005d2e:	1884      	adds	r4, r0, r2
 8005d30:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005d34:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005d38:	4290      	cmp	r0, r2
 8005d3a:	d101      	bne.n	8005d40 <strncmp+0x1a>
 8005d3c:	42a3      	cmp	r3, r4
 8005d3e:	d101      	bne.n	8005d44 <strncmp+0x1e>
 8005d40:	1a80      	subs	r0, r0, r2
 8005d42:	bd10      	pop	{r4, pc}
 8005d44:	2800      	cmp	r0, #0
 8005d46:	d1f3      	bne.n	8005d30 <strncmp+0xa>
 8005d48:	e7fa      	b.n	8005d40 <strncmp+0x1a>
 8005d4a:	4610      	mov	r0, r2
 8005d4c:	e7f9      	b.n	8005d42 <strncmp+0x1c>

08005d4e <sulp>:
 8005d4e:	b570      	push	{r4, r5, r6, lr}
 8005d50:	4604      	mov	r4, r0
 8005d52:	460d      	mov	r5, r1
 8005d54:	ec45 4b10 	vmov	d0, r4, r5
 8005d58:	4616      	mov	r6, r2
 8005d5a:	f002 f94f 	bl	8007ffc <__ulp>
 8005d5e:	ec51 0b10 	vmov	r0, r1, d0
 8005d62:	b17e      	cbz	r6, 8005d84 <sulp+0x36>
 8005d64:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005d68:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	dd09      	ble.n	8005d84 <sulp+0x36>
 8005d70:	051b      	lsls	r3, r3, #20
 8005d72:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005d76:	2400      	movs	r4, #0
 8005d78:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005d7c:	4622      	mov	r2, r4
 8005d7e:	462b      	mov	r3, r5
 8005d80:	f7fa fc52 	bl	8000628 <__aeabi_dmul>
 8005d84:	bd70      	pop	{r4, r5, r6, pc}
	...

08005d88 <_strtod_l>:
 8005d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d8c:	ed2d 8b02 	vpush	{d8}
 8005d90:	b09d      	sub	sp, #116	; 0x74
 8005d92:	461f      	mov	r7, r3
 8005d94:	2300      	movs	r3, #0
 8005d96:	9318      	str	r3, [sp, #96]	; 0x60
 8005d98:	4ba2      	ldr	r3, [pc, #648]	; (8006024 <_strtod_l+0x29c>)
 8005d9a:	9213      	str	r2, [sp, #76]	; 0x4c
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	9305      	str	r3, [sp, #20]
 8005da0:	4604      	mov	r4, r0
 8005da2:	4618      	mov	r0, r3
 8005da4:	4688      	mov	r8, r1
 8005da6:	f7fa fa25 	bl	80001f4 <strlen>
 8005daa:	f04f 0a00 	mov.w	sl, #0
 8005dae:	4605      	mov	r5, r0
 8005db0:	f04f 0b00 	mov.w	fp, #0
 8005db4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005db8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005dba:	781a      	ldrb	r2, [r3, #0]
 8005dbc:	2a2b      	cmp	r2, #43	; 0x2b
 8005dbe:	d04e      	beq.n	8005e5e <_strtod_l+0xd6>
 8005dc0:	d83b      	bhi.n	8005e3a <_strtod_l+0xb2>
 8005dc2:	2a0d      	cmp	r2, #13
 8005dc4:	d834      	bhi.n	8005e30 <_strtod_l+0xa8>
 8005dc6:	2a08      	cmp	r2, #8
 8005dc8:	d834      	bhi.n	8005e34 <_strtod_l+0xac>
 8005dca:	2a00      	cmp	r2, #0
 8005dcc:	d03e      	beq.n	8005e4c <_strtod_l+0xc4>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	930a      	str	r3, [sp, #40]	; 0x28
 8005dd2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005dd4:	7833      	ldrb	r3, [r6, #0]
 8005dd6:	2b30      	cmp	r3, #48	; 0x30
 8005dd8:	f040 80b0 	bne.w	8005f3c <_strtod_l+0x1b4>
 8005ddc:	7873      	ldrb	r3, [r6, #1]
 8005dde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005de2:	2b58      	cmp	r3, #88	; 0x58
 8005de4:	d168      	bne.n	8005eb8 <_strtod_l+0x130>
 8005de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005de8:	9301      	str	r3, [sp, #4]
 8005dea:	ab18      	add	r3, sp, #96	; 0x60
 8005dec:	9702      	str	r7, [sp, #8]
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	4a8d      	ldr	r2, [pc, #564]	; (8006028 <_strtod_l+0x2a0>)
 8005df2:	ab19      	add	r3, sp, #100	; 0x64
 8005df4:	a917      	add	r1, sp, #92	; 0x5c
 8005df6:	4620      	mov	r0, r4
 8005df8:	f001 fa00 	bl	80071fc <__gethex>
 8005dfc:	f010 0707 	ands.w	r7, r0, #7
 8005e00:	4605      	mov	r5, r0
 8005e02:	d005      	beq.n	8005e10 <_strtod_l+0x88>
 8005e04:	2f06      	cmp	r7, #6
 8005e06:	d12c      	bne.n	8005e62 <_strtod_l+0xda>
 8005e08:	3601      	adds	r6, #1
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	9617      	str	r6, [sp, #92]	; 0x5c
 8005e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f040 8590 	bne.w	8006938 <_strtod_l+0xbb0>
 8005e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e1a:	b1eb      	cbz	r3, 8005e58 <_strtod_l+0xd0>
 8005e1c:	4652      	mov	r2, sl
 8005e1e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005e22:	ec43 2b10 	vmov	d0, r2, r3
 8005e26:	b01d      	add	sp, #116	; 0x74
 8005e28:	ecbd 8b02 	vpop	{d8}
 8005e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e30:	2a20      	cmp	r2, #32
 8005e32:	d1cc      	bne.n	8005dce <_strtod_l+0x46>
 8005e34:	3301      	adds	r3, #1
 8005e36:	9317      	str	r3, [sp, #92]	; 0x5c
 8005e38:	e7be      	b.n	8005db8 <_strtod_l+0x30>
 8005e3a:	2a2d      	cmp	r2, #45	; 0x2d
 8005e3c:	d1c7      	bne.n	8005dce <_strtod_l+0x46>
 8005e3e:	2201      	movs	r2, #1
 8005e40:	920a      	str	r2, [sp, #40]	; 0x28
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	9217      	str	r2, [sp, #92]	; 0x5c
 8005e46:	785b      	ldrb	r3, [r3, #1]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1c2      	bne.n	8005dd2 <_strtod_l+0x4a>
 8005e4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e4e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f040 856e 	bne.w	8006934 <_strtod_l+0xbac>
 8005e58:	4652      	mov	r2, sl
 8005e5a:	465b      	mov	r3, fp
 8005e5c:	e7e1      	b.n	8005e22 <_strtod_l+0x9a>
 8005e5e:	2200      	movs	r2, #0
 8005e60:	e7ee      	b.n	8005e40 <_strtod_l+0xb8>
 8005e62:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005e64:	b13a      	cbz	r2, 8005e76 <_strtod_l+0xee>
 8005e66:	2135      	movs	r1, #53	; 0x35
 8005e68:	a81a      	add	r0, sp, #104	; 0x68
 8005e6a:	f002 f9d2 	bl	8008212 <__copybits>
 8005e6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005e70:	4620      	mov	r0, r4
 8005e72:	f001 fd91 	bl	8007998 <_Bfree>
 8005e76:	3f01      	subs	r7, #1
 8005e78:	2f04      	cmp	r7, #4
 8005e7a:	d806      	bhi.n	8005e8a <_strtod_l+0x102>
 8005e7c:	e8df f007 	tbb	[pc, r7]
 8005e80:	1714030a 	.word	0x1714030a
 8005e84:	0a          	.byte	0x0a
 8005e85:	00          	.byte	0x00
 8005e86:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005e8a:	0728      	lsls	r0, r5, #28
 8005e8c:	d5c0      	bpl.n	8005e10 <_strtod_l+0x88>
 8005e8e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005e92:	e7bd      	b.n	8005e10 <_strtod_l+0x88>
 8005e94:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005e98:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005e9a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005e9e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005ea2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005ea6:	e7f0      	b.n	8005e8a <_strtod_l+0x102>
 8005ea8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800602c <_strtod_l+0x2a4>
 8005eac:	e7ed      	b.n	8005e8a <_strtod_l+0x102>
 8005eae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005eb2:	f04f 3aff 	mov.w	sl, #4294967295
 8005eb6:	e7e8      	b.n	8005e8a <_strtod_l+0x102>
 8005eb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005eba:	1c5a      	adds	r2, r3, #1
 8005ebc:	9217      	str	r2, [sp, #92]	; 0x5c
 8005ebe:	785b      	ldrb	r3, [r3, #1]
 8005ec0:	2b30      	cmp	r3, #48	; 0x30
 8005ec2:	d0f9      	beq.n	8005eb8 <_strtod_l+0x130>
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d0a3      	beq.n	8005e10 <_strtod_l+0x88>
 8005ec8:	2301      	movs	r3, #1
 8005eca:	f04f 0900 	mov.w	r9, #0
 8005ece:	9304      	str	r3, [sp, #16]
 8005ed0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ed2:	9308      	str	r3, [sp, #32]
 8005ed4:	f8cd 901c 	str.w	r9, [sp, #28]
 8005ed8:	464f      	mov	r7, r9
 8005eda:	220a      	movs	r2, #10
 8005edc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005ede:	7806      	ldrb	r6, [r0, #0]
 8005ee0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005ee4:	b2d9      	uxtb	r1, r3
 8005ee6:	2909      	cmp	r1, #9
 8005ee8:	d92a      	bls.n	8005f40 <_strtod_l+0x1b8>
 8005eea:	9905      	ldr	r1, [sp, #20]
 8005eec:	462a      	mov	r2, r5
 8005eee:	f7ff ff1a 	bl	8005d26 <strncmp>
 8005ef2:	b398      	cbz	r0, 8005f5c <_strtod_l+0x1d4>
 8005ef4:	2000      	movs	r0, #0
 8005ef6:	4632      	mov	r2, r6
 8005ef8:	463d      	mov	r5, r7
 8005efa:	9005      	str	r0, [sp, #20]
 8005efc:	4603      	mov	r3, r0
 8005efe:	2a65      	cmp	r2, #101	; 0x65
 8005f00:	d001      	beq.n	8005f06 <_strtod_l+0x17e>
 8005f02:	2a45      	cmp	r2, #69	; 0x45
 8005f04:	d118      	bne.n	8005f38 <_strtod_l+0x1b0>
 8005f06:	b91d      	cbnz	r5, 8005f10 <_strtod_l+0x188>
 8005f08:	9a04      	ldr	r2, [sp, #16]
 8005f0a:	4302      	orrs	r2, r0
 8005f0c:	d09e      	beq.n	8005e4c <_strtod_l+0xc4>
 8005f0e:	2500      	movs	r5, #0
 8005f10:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005f14:	f108 0201 	add.w	r2, r8, #1
 8005f18:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f1a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8005f1e:	2a2b      	cmp	r2, #43	; 0x2b
 8005f20:	d075      	beq.n	800600e <_strtod_l+0x286>
 8005f22:	2a2d      	cmp	r2, #45	; 0x2d
 8005f24:	d07b      	beq.n	800601e <_strtod_l+0x296>
 8005f26:	f04f 0c00 	mov.w	ip, #0
 8005f2a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005f2e:	2909      	cmp	r1, #9
 8005f30:	f240 8082 	bls.w	8006038 <_strtod_l+0x2b0>
 8005f34:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005f38:	2600      	movs	r6, #0
 8005f3a:	e09d      	b.n	8006078 <_strtod_l+0x2f0>
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	e7c4      	b.n	8005eca <_strtod_l+0x142>
 8005f40:	2f08      	cmp	r7, #8
 8005f42:	bfd8      	it	le
 8005f44:	9907      	ldrle	r1, [sp, #28]
 8005f46:	f100 0001 	add.w	r0, r0, #1
 8005f4a:	bfda      	itte	le
 8005f4c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005f50:	9307      	strle	r3, [sp, #28]
 8005f52:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005f56:	3701      	adds	r7, #1
 8005f58:	9017      	str	r0, [sp, #92]	; 0x5c
 8005f5a:	e7bf      	b.n	8005edc <_strtod_l+0x154>
 8005f5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f5e:	195a      	adds	r2, r3, r5
 8005f60:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f62:	5d5a      	ldrb	r2, [r3, r5]
 8005f64:	2f00      	cmp	r7, #0
 8005f66:	d037      	beq.n	8005fd8 <_strtod_l+0x250>
 8005f68:	9005      	str	r0, [sp, #20]
 8005f6a:	463d      	mov	r5, r7
 8005f6c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005f70:	2b09      	cmp	r3, #9
 8005f72:	d912      	bls.n	8005f9a <_strtod_l+0x212>
 8005f74:	2301      	movs	r3, #1
 8005f76:	e7c2      	b.n	8005efe <_strtod_l+0x176>
 8005f78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f7a:	1c5a      	adds	r2, r3, #1
 8005f7c:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f7e:	785a      	ldrb	r2, [r3, #1]
 8005f80:	3001      	adds	r0, #1
 8005f82:	2a30      	cmp	r2, #48	; 0x30
 8005f84:	d0f8      	beq.n	8005f78 <_strtod_l+0x1f0>
 8005f86:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005f8a:	2b08      	cmp	r3, #8
 8005f8c:	f200 84d9 	bhi.w	8006942 <_strtod_l+0xbba>
 8005f90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f92:	9005      	str	r0, [sp, #20]
 8005f94:	2000      	movs	r0, #0
 8005f96:	9308      	str	r3, [sp, #32]
 8005f98:	4605      	mov	r5, r0
 8005f9a:	3a30      	subs	r2, #48	; 0x30
 8005f9c:	f100 0301 	add.w	r3, r0, #1
 8005fa0:	d014      	beq.n	8005fcc <_strtod_l+0x244>
 8005fa2:	9905      	ldr	r1, [sp, #20]
 8005fa4:	4419      	add	r1, r3
 8005fa6:	9105      	str	r1, [sp, #20]
 8005fa8:	462b      	mov	r3, r5
 8005faa:	eb00 0e05 	add.w	lr, r0, r5
 8005fae:	210a      	movs	r1, #10
 8005fb0:	4573      	cmp	r3, lr
 8005fb2:	d113      	bne.n	8005fdc <_strtod_l+0x254>
 8005fb4:	182b      	adds	r3, r5, r0
 8005fb6:	2b08      	cmp	r3, #8
 8005fb8:	f105 0501 	add.w	r5, r5, #1
 8005fbc:	4405      	add	r5, r0
 8005fbe:	dc1c      	bgt.n	8005ffa <_strtod_l+0x272>
 8005fc0:	9907      	ldr	r1, [sp, #28]
 8005fc2:	230a      	movs	r3, #10
 8005fc4:	fb03 2301 	mla	r3, r3, r1, r2
 8005fc8:	9307      	str	r3, [sp, #28]
 8005fca:	2300      	movs	r3, #0
 8005fcc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005fce:	1c51      	adds	r1, r2, #1
 8005fd0:	9117      	str	r1, [sp, #92]	; 0x5c
 8005fd2:	7852      	ldrb	r2, [r2, #1]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	e7c9      	b.n	8005f6c <_strtod_l+0x1e4>
 8005fd8:	4638      	mov	r0, r7
 8005fda:	e7d2      	b.n	8005f82 <_strtod_l+0x1fa>
 8005fdc:	2b08      	cmp	r3, #8
 8005fde:	dc04      	bgt.n	8005fea <_strtod_l+0x262>
 8005fe0:	9e07      	ldr	r6, [sp, #28]
 8005fe2:	434e      	muls	r6, r1
 8005fe4:	9607      	str	r6, [sp, #28]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	e7e2      	b.n	8005fb0 <_strtod_l+0x228>
 8005fea:	f103 0c01 	add.w	ip, r3, #1
 8005fee:	f1bc 0f10 	cmp.w	ip, #16
 8005ff2:	bfd8      	it	le
 8005ff4:	fb01 f909 	mulle.w	r9, r1, r9
 8005ff8:	e7f5      	b.n	8005fe6 <_strtod_l+0x25e>
 8005ffa:	2d10      	cmp	r5, #16
 8005ffc:	bfdc      	itt	le
 8005ffe:	230a      	movle	r3, #10
 8006000:	fb03 2909 	mlale	r9, r3, r9, r2
 8006004:	e7e1      	b.n	8005fca <_strtod_l+0x242>
 8006006:	2300      	movs	r3, #0
 8006008:	9305      	str	r3, [sp, #20]
 800600a:	2301      	movs	r3, #1
 800600c:	e77c      	b.n	8005f08 <_strtod_l+0x180>
 800600e:	f04f 0c00 	mov.w	ip, #0
 8006012:	f108 0202 	add.w	r2, r8, #2
 8006016:	9217      	str	r2, [sp, #92]	; 0x5c
 8006018:	f898 2002 	ldrb.w	r2, [r8, #2]
 800601c:	e785      	b.n	8005f2a <_strtod_l+0x1a2>
 800601e:	f04f 0c01 	mov.w	ip, #1
 8006022:	e7f6      	b.n	8006012 <_strtod_l+0x28a>
 8006024:	08008aec 	.word	0x08008aec
 8006028:	080088bc 	.word	0x080088bc
 800602c:	7ff00000 	.word	0x7ff00000
 8006030:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006032:	1c51      	adds	r1, r2, #1
 8006034:	9117      	str	r1, [sp, #92]	; 0x5c
 8006036:	7852      	ldrb	r2, [r2, #1]
 8006038:	2a30      	cmp	r2, #48	; 0x30
 800603a:	d0f9      	beq.n	8006030 <_strtod_l+0x2a8>
 800603c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006040:	2908      	cmp	r1, #8
 8006042:	f63f af79 	bhi.w	8005f38 <_strtod_l+0x1b0>
 8006046:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800604a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800604c:	9206      	str	r2, [sp, #24]
 800604e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006050:	1c51      	adds	r1, r2, #1
 8006052:	9117      	str	r1, [sp, #92]	; 0x5c
 8006054:	7852      	ldrb	r2, [r2, #1]
 8006056:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800605a:	2e09      	cmp	r6, #9
 800605c:	d937      	bls.n	80060ce <_strtod_l+0x346>
 800605e:	9e06      	ldr	r6, [sp, #24]
 8006060:	1b89      	subs	r1, r1, r6
 8006062:	2908      	cmp	r1, #8
 8006064:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006068:	dc02      	bgt.n	8006070 <_strtod_l+0x2e8>
 800606a:	4576      	cmp	r6, lr
 800606c:	bfa8      	it	ge
 800606e:	4676      	movge	r6, lr
 8006070:	f1bc 0f00 	cmp.w	ip, #0
 8006074:	d000      	beq.n	8006078 <_strtod_l+0x2f0>
 8006076:	4276      	negs	r6, r6
 8006078:	2d00      	cmp	r5, #0
 800607a:	d14d      	bne.n	8006118 <_strtod_l+0x390>
 800607c:	9904      	ldr	r1, [sp, #16]
 800607e:	4301      	orrs	r1, r0
 8006080:	f47f aec6 	bne.w	8005e10 <_strtod_l+0x88>
 8006084:	2b00      	cmp	r3, #0
 8006086:	f47f aee1 	bne.w	8005e4c <_strtod_l+0xc4>
 800608a:	2a69      	cmp	r2, #105	; 0x69
 800608c:	d027      	beq.n	80060de <_strtod_l+0x356>
 800608e:	dc24      	bgt.n	80060da <_strtod_l+0x352>
 8006090:	2a49      	cmp	r2, #73	; 0x49
 8006092:	d024      	beq.n	80060de <_strtod_l+0x356>
 8006094:	2a4e      	cmp	r2, #78	; 0x4e
 8006096:	f47f aed9 	bne.w	8005e4c <_strtod_l+0xc4>
 800609a:	499f      	ldr	r1, [pc, #636]	; (8006318 <_strtod_l+0x590>)
 800609c:	a817      	add	r0, sp, #92	; 0x5c
 800609e:	f001 fb05 	bl	80076ac <__match>
 80060a2:	2800      	cmp	r0, #0
 80060a4:	f43f aed2 	beq.w	8005e4c <_strtod_l+0xc4>
 80060a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	2b28      	cmp	r3, #40	; 0x28
 80060ae:	d12d      	bne.n	800610c <_strtod_l+0x384>
 80060b0:	499a      	ldr	r1, [pc, #616]	; (800631c <_strtod_l+0x594>)
 80060b2:	aa1a      	add	r2, sp, #104	; 0x68
 80060b4:	a817      	add	r0, sp, #92	; 0x5c
 80060b6:	f001 fb0d 	bl	80076d4 <__hexnan>
 80060ba:	2805      	cmp	r0, #5
 80060bc:	d126      	bne.n	800610c <_strtod_l+0x384>
 80060be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80060c0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80060c4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80060c8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80060cc:	e6a0      	b.n	8005e10 <_strtod_l+0x88>
 80060ce:	210a      	movs	r1, #10
 80060d0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80060d4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80060d8:	e7b9      	b.n	800604e <_strtod_l+0x2c6>
 80060da:	2a6e      	cmp	r2, #110	; 0x6e
 80060dc:	e7db      	b.n	8006096 <_strtod_l+0x30e>
 80060de:	4990      	ldr	r1, [pc, #576]	; (8006320 <_strtod_l+0x598>)
 80060e0:	a817      	add	r0, sp, #92	; 0x5c
 80060e2:	f001 fae3 	bl	80076ac <__match>
 80060e6:	2800      	cmp	r0, #0
 80060e8:	f43f aeb0 	beq.w	8005e4c <_strtod_l+0xc4>
 80060ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060ee:	498d      	ldr	r1, [pc, #564]	; (8006324 <_strtod_l+0x59c>)
 80060f0:	3b01      	subs	r3, #1
 80060f2:	a817      	add	r0, sp, #92	; 0x5c
 80060f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80060f6:	f001 fad9 	bl	80076ac <__match>
 80060fa:	b910      	cbnz	r0, 8006102 <_strtod_l+0x37a>
 80060fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060fe:	3301      	adds	r3, #1
 8006100:	9317      	str	r3, [sp, #92]	; 0x5c
 8006102:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006334 <_strtod_l+0x5ac>
 8006106:	f04f 0a00 	mov.w	sl, #0
 800610a:	e681      	b.n	8005e10 <_strtod_l+0x88>
 800610c:	4886      	ldr	r0, [pc, #536]	; (8006328 <_strtod_l+0x5a0>)
 800610e:	f002 f8c7 	bl	80082a0 <nan>
 8006112:	ec5b ab10 	vmov	sl, fp, d0
 8006116:	e67b      	b.n	8005e10 <_strtod_l+0x88>
 8006118:	9b05      	ldr	r3, [sp, #20]
 800611a:	9807      	ldr	r0, [sp, #28]
 800611c:	1af3      	subs	r3, r6, r3
 800611e:	2f00      	cmp	r7, #0
 8006120:	bf08      	it	eq
 8006122:	462f      	moveq	r7, r5
 8006124:	2d10      	cmp	r5, #16
 8006126:	9306      	str	r3, [sp, #24]
 8006128:	46a8      	mov	r8, r5
 800612a:	bfa8      	it	ge
 800612c:	f04f 0810 	movge.w	r8, #16
 8006130:	f7fa fa00 	bl	8000534 <__aeabi_ui2d>
 8006134:	2d09      	cmp	r5, #9
 8006136:	4682      	mov	sl, r0
 8006138:	468b      	mov	fp, r1
 800613a:	dd13      	ble.n	8006164 <_strtod_l+0x3dc>
 800613c:	4b7b      	ldr	r3, [pc, #492]	; (800632c <_strtod_l+0x5a4>)
 800613e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006142:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006146:	f7fa fa6f 	bl	8000628 <__aeabi_dmul>
 800614a:	4682      	mov	sl, r0
 800614c:	4648      	mov	r0, r9
 800614e:	468b      	mov	fp, r1
 8006150:	f7fa f9f0 	bl	8000534 <__aeabi_ui2d>
 8006154:	4602      	mov	r2, r0
 8006156:	460b      	mov	r3, r1
 8006158:	4650      	mov	r0, sl
 800615a:	4659      	mov	r1, fp
 800615c:	f7fa f8ae 	bl	80002bc <__adddf3>
 8006160:	4682      	mov	sl, r0
 8006162:	468b      	mov	fp, r1
 8006164:	2d0f      	cmp	r5, #15
 8006166:	dc38      	bgt.n	80061da <_strtod_l+0x452>
 8006168:	9b06      	ldr	r3, [sp, #24]
 800616a:	2b00      	cmp	r3, #0
 800616c:	f43f ae50 	beq.w	8005e10 <_strtod_l+0x88>
 8006170:	dd24      	ble.n	80061bc <_strtod_l+0x434>
 8006172:	2b16      	cmp	r3, #22
 8006174:	dc0b      	bgt.n	800618e <_strtod_l+0x406>
 8006176:	496d      	ldr	r1, [pc, #436]	; (800632c <_strtod_l+0x5a4>)
 8006178:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800617c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006180:	4652      	mov	r2, sl
 8006182:	465b      	mov	r3, fp
 8006184:	f7fa fa50 	bl	8000628 <__aeabi_dmul>
 8006188:	4682      	mov	sl, r0
 800618a:	468b      	mov	fp, r1
 800618c:	e640      	b.n	8005e10 <_strtod_l+0x88>
 800618e:	9a06      	ldr	r2, [sp, #24]
 8006190:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006194:	4293      	cmp	r3, r2
 8006196:	db20      	blt.n	80061da <_strtod_l+0x452>
 8006198:	4c64      	ldr	r4, [pc, #400]	; (800632c <_strtod_l+0x5a4>)
 800619a:	f1c5 050f 	rsb	r5, r5, #15
 800619e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80061a2:	4652      	mov	r2, sl
 80061a4:	465b      	mov	r3, fp
 80061a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061aa:	f7fa fa3d 	bl	8000628 <__aeabi_dmul>
 80061ae:	9b06      	ldr	r3, [sp, #24]
 80061b0:	1b5d      	subs	r5, r3, r5
 80061b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80061b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80061ba:	e7e3      	b.n	8006184 <_strtod_l+0x3fc>
 80061bc:	9b06      	ldr	r3, [sp, #24]
 80061be:	3316      	adds	r3, #22
 80061c0:	db0b      	blt.n	80061da <_strtod_l+0x452>
 80061c2:	9b05      	ldr	r3, [sp, #20]
 80061c4:	1b9e      	subs	r6, r3, r6
 80061c6:	4b59      	ldr	r3, [pc, #356]	; (800632c <_strtod_l+0x5a4>)
 80061c8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80061cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80061d0:	4650      	mov	r0, sl
 80061d2:	4659      	mov	r1, fp
 80061d4:	f7fa fb52 	bl	800087c <__aeabi_ddiv>
 80061d8:	e7d6      	b.n	8006188 <_strtod_l+0x400>
 80061da:	9b06      	ldr	r3, [sp, #24]
 80061dc:	eba5 0808 	sub.w	r8, r5, r8
 80061e0:	4498      	add	r8, r3
 80061e2:	f1b8 0f00 	cmp.w	r8, #0
 80061e6:	dd74      	ble.n	80062d2 <_strtod_l+0x54a>
 80061e8:	f018 030f 	ands.w	r3, r8, #15
 80061ec:	d00a      	beq.n	8006204 <_strtod_l+0x47c>
 80061ee:	494f      	ldr	r1, [pc, #316]	; (800632c <_strtod_l+0x5a4>)
 80061f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80061f4:	4652      	mov	r2, sl
 80061f6:	465b      	mov	r3, fp
 80061f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061fc:	f7fa fa14 	bl	8000628 <__aeabi_dmul>
 8006200:	4682      	mov	sl, r0
 8006202:	468b      	mov	fp, r1
 8006204:	f038 080f 	bics.w	r8, r8, #15
 8006208:	d04f      	beq.n	80062aa <_strtod_l+0x522>
 800620a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800620e:	dd22      	ble.n	8006256 <_strtod_l+0x4ce>
 8006210:	2500      	movs	r5, #0
 8006212:	462e      	mov	r6, r5
 8006214:	9507      	str	r5, [sp, #28]
 8006216:	9505      	str	r5, [sp, #20]
 8006218:	2322      	movs	r3, #34	; 0x22
 800621a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006334 <_strtod_l+0x5ac>
 800621e:	6023      	str	r3, [r4, #0]
 8006220:	f04f 0a00 	mov.w	sl, #0
 8006224:	9b07      	ldr	r3, [sp, #28]
 8006226:	2b00      	cmp	r3, #0
 8006228:	f43f adf2 	beq.w	8005e10 <_strtod_l+0x88>
 800622c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800622e:	4620      	mov	r0, r4
 8006230:	f001 fbb2 	bl	8007998 <_Bfree>
 8006234:	9905      	ldr	r1, [sp, #20]
 8006236:	4620      	mov	r0, r4
 8006238:	f001 fbae 	bl	8007998 <_Bfree>
 800623c:	4631      	mov	r1, r6
 800623e:	4620      	mov	r0, r4
 8006240:	f001 fbaa 	bl	8007998 <_Bfree>
 8006244:	9907      	ldr	r1, [sp, #28]
 8006246:	4620      	mov	r0, r4
 8006248:	f001 fba6 	bl	8007998 <_Bfree>
 800624c:	4629      	mov	r1, r5
 800624e:	4620      	mov	r0, r4
 8006250:	f001 fba2 	bl	8007998 <_Bfree>
 8006254:	e5dc      	b.n	8005e10 <_strtod_l+0x88>
 8006256:	4b36      	ldr	r3, [pc, #216]	; (8006330 <_strtod_l+0x5a8>)
 8006258:	9304      	str	r3, [sp, #16]
 800625a:	2300      	movs	r3, #0
 800625c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006260:	4650      	mov	r0, sl
 8006262:	4659      	mov	r1, fp
 8006264:	4699      	mov	r9, r3
 8006266:	f1b8 0f01 	cmp.w	r8, #1
 800626a:	dc21      	bgt.n	80062b0 <_strtod_l+0x528>
 800626c:	b10b      	cbz	r3, 8006272 <_strtod_l+0x4ea>
 800626e:	4682      	mov	sl, r0
 8006270:	468b      	mov	fp, r1
 8006272:	4b2f      	ldr	r3, [pc, #188]	; (8006330 <_strtod_l+0x5a8>)
 8006274:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006278:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800627c:	4652      	mov	r2, sl
 800627e:	465b      	mov	r3, fp
 8006280:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006284:	f7fa f9d0 	bl	8000628 <__aeabi_dmul>
 8006288:	4b2a      	ldr	r3, [pc, #168]	; (8006334 <_strtod_l+0x5ac>)
 800628a:	460a      	mov	r2, r1
 800628c:	400b      	ands	r3, r1
 800628e:	492a      	ldr	r1, [pc, #168]	; (8006338 <_strtod_l+0x5b0>)
 8006290:	428b      	cmp	r3, r1
 8006292:	4682      	mov	sl, r0
 8006294:	d8bc      	bhi.n	8006210 <_strtod_l+0x488>
 8006296:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800629a:	428b      	cmp	r3, r1
 800629c:	bf86      	itte	hi
 800629e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800633c <_strtod_l+0x5b4>
 80062a2:	f04f 3aff 	movhi.w	sl, #4294967295
 80062a6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80062aa:	2300      	movs	r3, #0
 80062ac:	9304      	str	r3, [sp, #16]
 80062ae:	e084      	b.n	80063ba <_strtod_l+0x632>
 80062b0:	f018 0f01 	tst.w	r8, #1
 80062b4:	d005      	beq.n	80062c2 <_strtod_l+0x53a>
 80062b6:	9b04      	ldr	r3, [sp, #16]
 80062b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062bc:	f7fa f9b4 	bl	8000628 <__aeabi_dmul>
 80062c0:	2301      	movs	r3, #1
 80062c2:	9a04      	ldr	r2, [sp, #16]
 80062c4:	3208      	adds	r2, #8
 80062c6:	f109 0901 	add.w	r9, r9, #1
 80062ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80062ce:	9204      	str	r2, [sp, #16]
 80062d0:	e7c9      	b.n	8006266 <_strtod_l+0x4de>
 80062d2:	d0ea      	beq.n	80062aa <_strtod_l+0x522>
 80062d4:	f1c8 0800 	rsb	r8, r8, #0
 80062d8:	f018 020f 	ands.w	r2, r8, #15
 80062dc:	d00a      	beq.n	80062f4 <_strtod_l+0x56c>
 80062de:	4b13      	ldr	r3, [pc, #76]	; (800632c <_strtod_l+0x5a4>)
 80062e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062e4:	4650      	mov	r0, sl
 80062e6:	4659      	mov	r1, fp
 80062e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ec:	f7fa fac6 	bl	800087c <__aeabi_ddiv>
 80062f0:	4682      	mov	sl, r0
 80062f2:	468b      	mov	fp, r1
 80062f4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80062f8:	d0d7      	beq.n	80062aa <_strtod_l+0x522>
 80062fa:	f1b8 0f1f 	cmp.w	r8, #31
 80062fe:	dd1f      	ble.n	8006340 <_strtod_l+0x5b8>
 8006300:	2500      	movs	r5, #0
 8006302:	462e      	mov	r6, r5
 8006304:	9507      	str	r5, [sp, #28]
 8006306:	9505      	str	r5, [sp, #20]
 8006308:	2322      	movs	r3, #34	; 0x22
 800630a:	f04f 0a00 	mov.w	sl, #0
 800630e:	f04f 0b00 	mov.w	fp, #0
 8006312:	6023      	str	r3, [r4, #0]
 8006314:	e786      	b.n	8006224 <_strtod_l+0x49c>
 8006316:	bf00      	nop
 8006318:	080088b8 	.word	0x080088b8
 800631c:	080088d0 	.word	0x080088d0
 8006320:	080088af 	.word	0x080088af
 8006324:	080088b2 	.word	0x080088b2
 8006328:	08008877 	.word	0x08008877
 800632c:	08008ba0 	.word	0x08008ba0
 8006330:	08008b78 	.word	0x08008b78
 8006334:	7ff00000 	.word	0x7ff00000
 8006338:	7ca00000 	.word	0x7ca00000
 800633c:	7fefffff 	.word	0x7fefffff
 8006340:	f018 0310 	ands.w	r3, r8, #16
 8006344:	bf18      	it	ne
 8006346:	236a      	movne	r3, #106	; 0x6a
 8006348:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80066f8 <_strtod_l+0x970>
 800634c:	9304      	str	r3, [sp, #16]
 800634e:	4650      	mov	r0, sl
 8006350:	4659      	mov	r1, fp
 8006352:	2300      	movs	r3, #0
 8006354:	f018 0f01 	tst.w	r8, #1
 8006358:	d004      	beq.n	8006364 <_strtod_l+0x5dc>
 800635a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800635e:	f7fa f963 	bl	8000628 <__aeabi_dmul>
 8006362:	2301      	movs	r3, #1
 8006364:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006368:	f109 0908 	add.w	r9, r9, #8
 800636c:	d1f2      	bne.n	8006354 <_strtod_l+0x5cc>
 800636e:	b10b      	cbz	r3, 8006374 <_strtod_l+0x5ec>
 8006370:	4682      	mov	sl, r0
 8006372:	468b      	mov	fp, r1
 8006374:	9b04      	ldr	r3, [sp, #16]
 8006376:	b1c3      	cbz	r3, 80063aa <_strtod_l+0x622>
 8006378:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800637c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006380:	2b00      	cmp	r3, #0
 8006382:	4659      	mov	r1, fp
 8006384:	dd11      	ble.n	80063aa <_strtod_l+0x622>
 8006386:	2b1f      	cmp	r3, #31
 8006388:	f340 8124 	ble.w	80065d4 <_strtod_l+0x84c>
 800638c:	2b34      	cmp	r3, #52	; 0x34
 800638e:	bfde      	ittt	le
 8006390:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006394:	f04f 33ff 	movle.w	r3, #4294967295
 8006398:	fa03 f202 	lslle.w	r2, r3, r2
 800639c:	f04f 0a00 	mov.w	sl, #0
 80063a0:	bfcc      	ite	gt
 80063a2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80063a6:	ea02 0b01 	andle.w	fp, r2, r1
 80063aa:	2200      	movs	r2, #0
 80063ac:	2300      	movs	r3, #0
 80063ae:	4650      	mov	r0, sl
 80063b0:	4659      	mov	r1, fp
 80063b2:	f7fa fba1 	bl	8000af8 <__aeabi_dcmpeq>
 80063b6:	2800      	cmp	r0, #0
 80063b8:	d1a2      	bne.n	8006300 <_strtod_l+0x578>
 80063ba:	9b07      	ldr	r3, [sp, #28]
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	9908      	ldr	r1, [sp, #32]
 80063c0:	462b      	mov	r3, r5
 80063c2:	463a      	mov	r2, r7
 80063c4:	4620      	mov	r0, r4
 80063c6:	f001 fb4f 	bl	8007a68 <__s2b>
 80063ca:	9007      	str	r0, [sp, #28]
 80063cc:	2800      	cmp	r0, #0
 80063ce:	f43f af1f 	beq.w	8006210 <_strtod_l+0x488>
 80063d2:	9b05      	ldr	r3, [sp, #20]
 80063d4:	1b9e      	subs	r6, r3, r6
 80063d6:	9b06      	ldr	r3, [sp, #24]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	bfb4      	ite	lt
 80063dc:	4633      	movlt	r3, r6
 80063de:	2300      	movge	r3, #0
 80063e0:	930c      	str	r3, [sp, #48]	; 0x30
 80063e2:	9b06      	ldr	r3, [sp, #24]
 80063e4:	2500      	movs	r5, #0
 80063e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80063ea:	9312      	str	r3, [sp, #72]	; 0x48
 80063ec:	462e      	mov	r6, r5
 80063ee:	9b07      	ldr	r3, [sp, #28]
 80063f0:	4620      	mov	r0, r4
 80063f2:	6859      	ldr	r1, [r3, #4]
 80063f4:	f001 fa90 	bl	8007918 <_Balloc>
 80063f8:	9005      	str	r0, [sp, #20]
 80063fa:	2800      	cmp	r0, #0
 80063fc:	f43f af0c 	beq.w	8006218 <_strtod_l+0x490>
 8006400:	9b07      	ldr	r3, [sp, #28]
 8006402:	691a      	ldr	r2, [r3, #16]
 8006404:	3202      	adds	r2, #2
 8006406:	f103 010c 	add.w	r1, r3, #12
 800640a:	0092      	lsls	r2, r2, #2
 800640c:	300c      	adds	r0, #12
 800640e:	f7ff f873 	bl	80054f8 <memcpy>
 8006412:	ec4b ab10 	vmov	d0, sl, fp
 8006416:	aa1a      	add	r2, sp, #104	; 0x68
 8006418:	a919      	add	r1, sp, #100	; 0x64
 800641a:	4620      	mov	r0, r4
 800641c:	f001 fe6a 	bl	80080f4 <__d2b>
 8006420:	ec4b ab18 	vmov	d8, sl, fp
 8006424:	9018      	str	r0, [sp, #96]	; 0x60
 8006426:	2800      	cmp	r0, #0
 8006428:	f43f aef6 	beq.w	8006218 <_strtod_l+0x490>
 800642c:	2101      	movs	r1, #1
 800642e:	4620      	mov	r0, r4
 8006430:	f001 fbb4 	bl	8007b9c <__i2b>
 8006434:	4606      	mov	r6, r0
 8006436:	2800      	cmp	r0, #0
 8006438:	f43f aeee 	beq.w	8006218 <_strtod_l+0x490>
 800643c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800643e:	9904      	ldr	r1, [sp, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	bfab      	itete	ge
 8006444:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006446:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006448:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800644a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800644e:	bfac      	ite	ge
 8006450:	eb03 0902 	addge.w	r9, r3, r2
 8006454:	1ad7      	sublt	r7, r2, r3
 8006456:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006458:	eba3 0801 	sub.w	r8, r3, r1
 800645c:	4490      	add	r8, r2
 800645e:	4ba1      	ldr	r3, [pc, #644]	; (80066e4 <_strtod_l+0x95c>)
 8006460:	f108 38ff 	add.w	r8, r8, #4294967295
 8006464:	4598      	cmp	r8, r3
 8006466:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800646a:	f280 80c7 	bge.w	80065fc <_strtod_l+0x874>
 800646e:	eba3 0308 	sub.w	r3, r3, r8
 8006472:	2b1f      	cmp	r3, #31
 8006474:	eba2 0203 	sub.w	r2, r2, r3
 8006478:	f04f 0101 	mov.w	r1, #1
 800647c:	f300 80b1 	bgt.w	80065e2 <_strtod_l+0x85a>
 8006480:	fa01 f303 	lsl.w	r3, r1, r3
 8006484:	930d      	str	r3, [sp, #52]	; 0x34
 8006486:	2300      	movs	r3, #0
 8006488:	9308      	str	r3, [sp, #32]
 800648a:	eb09 0802 	add.w	r8, r9, r2
 800648e:	9b04      	ldr	r3, [sp, #16]
 8006490:	45c1      	cmp	r9, r8
 8006492:	4417      	add	r7, r2
 8006494:	441f      	add	r7, r3
 8006496:	464b      	mov	r3, r9
 8006498:	bfa8      	it	ge
 800649a:	4643      	movge	r3, r8
 800649c:	42bb      	cmp	r3, r7
 800649e:	bfa8      	it	ge
 80064a0:	463b      	movge	r3, r7
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	bfc2      	ittt	gt
 80064a6:	eba8 0803 	subgt.w	r8, r8, r3
 80064aa:	1aff      	subgt	r7, r7, r3
 80064ac:	eba9 0903 	subgt.w	r9, r9, r3
 80064b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	dd17      	ble.n	80064e6 <_strtod_l+0x75e>
 80064b6:	4631      	mov	r1, r6
 80064b8:	461a      	mov	r2, r3
 80064ba:	4620      	mov	r0, r4
 80064bc:	f001 fc2e 	bl	8007d1c <__pow5mult>
 80064c0:	4606      	mov	r6, r0
 80064c2:	2800      	cmp	r0, #0
 80064c4:	f43f aea8 	beq.w	8006218 <_strtod_l+0x490>
 80064c8:	4601      	mov	r1, r0
 80064ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80064cc:	4620      	mov	r0, r4
 80064ce:	f001 fb7b 	bl	8007bc8 <__multiply>
 80064d2:	900b      	str	r0, [sp, #44]	; 0x2c
 80064d4:	2800      	cmp	r0, #0
 80064d6:	f43f ae9f 	beq.w	8006218 <_strtod_l+0x490>
 80064da:	9918      	ldr	r1, [sp, #96]	; 0x60
 80064dc:	4620      	mov	r0, r4
 80064de:	f001 fa5b 	bl	8007998 <_Bfree>
 80064e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064e4:	9318      	str	r3, [sp, #96]	; 0x60
 80064e6:	f1b8 0f00 	cmp.w	r8, #0
 80064ea:	f300 808c 	bgt.w	8006606 <_strtod_l+0x87e>
 80064ee:	9b06      	ldr	r3, [sp, #24]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	dd08      	ble.n	8006506 <_strtod_l+0x77e>
 80064f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064f6:	9905      	ldr	r1, [sp, #20]
 80064f8:	4620      	mov	r0, r4
 80064fa:	f001 fc0f 	bl	8007d1c <__pow5mult>
 80064fe:	9005      	str	r0, [sp, #20]
 8006500:	2800      	cmp	r0, #0
 8006502:	f43f ae89 	beq.w	8006218 <_strtod_l+0x490>
 8006506:	2f00      	cmp	r7, #0
 8006508:	dd08      	ble.n	800651c <_strtod_l+0x794>
 800650a:	9905      	ldr	r1, [sp, #20]
 800650c:	463a      	mov	r2, r7
 800650e:	4620      	mov	r0, r4
 8006510:	f001 fc5e 	bl	8007dd0 <__lshift>
 8006514:	9005      	str	r0, [sp, #20]
 8006516:	2800      	cmp	r0, #0
 8006518:	f43f ae7e 	beq.w	8006218 <_strtod_l+0x490>
 800651c:	f1b9 0f00 	cmp.w	r9, #0
 8006520:	dd08      	ble.n	8006534 <_strtod_l+0x7ac>
 8006522:	4631      	mov	r1, r6
 8006524:	464a      	mov	r2, r9
 8006526:	4620      	mov	r0, r4
 8006528:	f001 fc52 	bl	8007dd0 <__lshift>
 800652c:	4606      	mov	r6, r0
 800652e:	2800      	cmp	r0, #0
 8006530:	f43f ae72 	beq.w	8006218 <_strtod_l+0x490>
 8006534:	9a05      	ldr	r2, [sp, #20]
 8006536:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006538:	4620      	mov	r0, r4
 800653a:	f001 fcd5 	bl	8007ee8 <__mdiff>
 800653e:	4605      	mov	r5, r0
 8006540:	2800      	cmp	r0, #0
 8006542:	f43f ae69 	beq.w	8006218 <_strtod_l+0x490>
 8006546:	68c3      	ldr	r3, [r0, #12]
 8006548:	930b      	str	r3, [sp, #44]	; 0x2c
 800654a:	2300      	movs	r3, #0
 800654c:	60c3      	str	r3, [r0, #12]
 800654e:	4631      	mov	r1, r6
 8006550:	f001 fcae 	bl	8007eb0 <__mcmp>
 8006554:	2800      	cmp	r0, #0
 8006556:	da60      	bge.n	800661a <_strtod_l+0x892>
 8006558:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800655a:	ea53 030a 	orrs.w	r3, r3, sl
 800655e:	f040 8082 	bne.w	8006666 <_strtod_l+0x8de>
 8006562:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006566:	2b00      	cmp	r3, #0
 8006568:	d17d      	bne.n	8006666 <_strtod_l+0x8de>
 800656a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800656e:	0d1b      	lsrs	r3, r3, #20
 8006570:	051b      	lsls	r3, r3, #20
 8006572:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006576:	d976      	bls.n	8006666 <_strtod_l+0x8de>
 8006578:	696b      	ldr	r3, [r5, #20]
 800657a:	b913      	cbnz	r3, 8006582 <_strtod_l+0x7fa>
 800657c:	692b      	ldr	r3, [r5, #16]
 800657e:	2b01      	cmp	r3, #1
 8006580:	dd71      	ble.n	8006666 <_strtod_l+0x8de>
 8006582:	4629      	mov	r1, r5
 8006584:	2201      	movs	r2, #1
 8006586:	4620      	mov	r0, r4
 8006588:	f001 fc22 	bl	8007dd0 <__lshift>
 800658c:	4631      	mov	r1, r6
 800658e:	4605      	mov	r5, r0
 8006590:	f001 fc8e 	bl	8007eb0 <__mcmp>
 8006594:	2800      	cmp	r0, #0
 8006596:	dd66      	ble.n	8006666 <_strtod_l+0x8de>
 8006598:	9904      	ldr	r1, [sp, #16]
 800659a:	4a53      	ldr	r2, [pc, #332]	; (80066e8 <_strtod_l+0x960>)
 800659c:	465b      	mov	r3, fp
 800659e:	2900      	cmp	r1, #0
 80065a0:	f000 8081 	beq.w	80066a6 <_strtod_l+0x91e>
 80065a4:	ea02 010b 	and.w	r1, r2, fp
 80065a8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80065ac:	dc7b      	bgt.n	80066a6 <_strtod_l+0x91e>
 80065ae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80065b2:	f77f aea9 	ble.w	8006308 <_strtod_l+0x580>
 80065b6:	4b4d      	ldr	r3, [pc, #308]	; (80066ec <_strtod_l+0x964>)
 80065b8:	4650      	mov	r0, sl
 80065ba:	4659      	mov	r1, fp
 80065bc:	2200      	movs	r2, #0
 80065be:	f7fa f833 	bl	8000628 <__aeabi_dmul>
 80065c2:	460b      	mov	r3, r1
 80065c4:	4303      	orrs	r3, r0
 80065c6:	bf08      	it	eq
 80065c8:	2322      	moveq	r3, #34	; 0x22
 80065ca:	4682      	mov	sl, r0
 80065cc:	468b      	mov	fp, r1
 80065ce:	bf08      	it	eq
 80065d0:	6023      	streq	r3, [r4, #0]
 80065d2:	e62b      	b.n	800622c <_strtod_l+0x4a4>
 80065d4:	f04f 32ff 	mov.w	r2, #4294967295
 80065d8:	fa02 f303 	lsl.w	r3, r2, r3
 80065dc:	ea03 0a0a 	and.w	sl, r3, sl
 80065e0:	e6e3      	b.n	80063aa <_strtod_l+0x622>
 80065e2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80065e6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80065ea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80065ee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80065f2:	fa01 f308 	lsl.w	r3, r1, r8
 80065f6:	9308      	str	r3, [sp, #32]
 80065f8:	910d      	str	r1, [sp, #52]	; 0x34
 80065fa:	e746      	b.n	800648a <_strtod_l+0x702>
 80065fc:	2300      	movs	r3, #0
 80065fe:	9308      	str	r3, [sp, #32]
 8006600:	2301      	movs	r3, #1
 8006602:	930d      	str	r3, [sp, #52]	; 0x34
 8006604:	e741      	b.n	800648a <_strtod_l+0x702>
 8006606:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006608:	4642      	mov	r2, r8
 800660a:	4620      	mov	r0, r4
 800660c:	f001 fbe0 	bl	8007dd0 <__lshift>
 8006610:	9018      	str	r0, [sp, #96]	; 0x60
 8006612:	2800      	cmp	r0, #0
 8006614:	f47f af6b 	bne.w	80064ee <_strtod_l+0x766>
 8006618:	e5fe      	b.n	8006218 <_strtod_l+0x490>
 800661a:	465f      	mov	r7, fp
 800661c:	d16e      	bne.n	80066fc <_strtod_l+0x974>
 800661e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006620:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006624:	b342      	cbz	r2, 8006678 <_strtod_l+0x8f0>
 8006626:	4a32      	ldr	r2, [pc, #200]	; (80066f0 <_strtod_l+0x968>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d128      	bne.n	800667e <_strtod_l+0x8f6>
 800662c:	9b04      	ldr	r3, [sp, #16]
 800662e:	4651      	mov	r1, sl
 8006630:	b1eb      	cbz	r3, 800666e <_strtod_l+0x8e6>
 8006632:	4b2d      	ldr	r3, [pc, #180]	; (80066e8 <_strtod_l+0x960>)
 8006634:	403b      	ands	r3, r7
 8006636:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800663a:	f04f 32ff 	mov.w	r2, #4294967295
 800663e:	d819      	bhi.n	8006674 <_strtod_l+0x8ec>
 8006640:	0d1b      	lsrs	r3, r3, #20
 8006642:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006646:	fa02 f303 	lsl.w	r3, r2, r3
 800664a:	4299      	cmp	r1, r3
 800664c:	d117      	bne.n	800667e <_strtod_l+0x8f6>
 800664e:	4b29      	ldr	r3, [pc, #164]	; (80066f4 <_strtod_l+0x96c>)
 8006650:	429f      	cmp	r7, r3
 8006652:	d102      	bne.n	800665a <_strtod_l+0x8d2>
 8006654:	3101      	adds	r1, #1
 8006656:	f43f addf 	beq.w	8006218 <_strtod_l+0x490>
 800665a:	4b23      	ldr	r3, [pc, #140]	; (80066e8 <_strtod_l+0x960>)
 800665c:	403b      	ands	r3, r7
 800665e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006662:	f04f 0a00 	mov.w	sl, #0
 8006666:	9b04      	ldr	r3, [sp, #16]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1a4      	bne.n	80065b6 <_strtod_l+0x82e>
 800666c:	e5de      	b.n	800622c <_strtod_l+0x4a4>
 800666e:	f04f 33ff 	mov.w	r3, #4294967295
 8006672:	e7ea      	b.n	800664a <_strtod_l+0x8c2>
 8006674:	4613      	mov	r3, r2
 8006676:	e7e8      	b.n	800664a <_strtod_l+0x8c2>
 8006678:	ea53 030a 	orrs.w	r3, r3, sl
 800667c:	d08c      	beq.n	8006598 <_strtod_l+0x810>
 800667e:	9b08      	ldr	r3, [sp, #32]
 8006680:	b1db      	cbz	r3, 80066ba <_strtod_l+0x932>
 8006682:	423b      	tst	r3, r7
 8006684:	d0ef      	beq.n	8006666 <_strtod_l+0x8de>
 8006686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006688:	9a04      	ldr	r2, [sp, #16]
 800668a:	4650      	mov	r0, sl
 800668c:	4659      	mov	r1, fp
 800668e:	b1c3      	cbz	r3, 80066c2 <_strtod_l+0x93a>
 8006690:	f7ff fb5d 	bl	8005d4e <sulp>
 8006694:	4602      	mov	r2, r0
 8006696:	460b      	mov	r3, r1
 8006698:	ec51 0b18 	vmov	r0, r1, d8
 800669c:	f7f9 fe0e 	bl	80002bc <__adddf3>
 80066a0:	4682      	mov	sl, r0
 80066a2:	468b      	mov	fp, r1
 80066a4:	e7df      	b.n	8006666 <_strtod_l+0x8de>
 80066a6:	4013      	ands	r3, r2
 80066a8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80066ac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80066b0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80066b4:	f04f 3aff 	mov.w	sl, #4294967295
 80066b8:	e7d5      	b.n	8006666 <_strtod_l+0x8de>
 80066ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066bc:	ea13 0f0a 	tst.w	r3, sl
 80066c0:	e7e0      	b.n	8006684 <_strtod_l+0x8fc>
 80066c2:	f7ff fb44 	bl	8005d4e <sulp>
 80066c6:	4602      	mov	r2, r0
 80066c8:	460b      	mov	r3, r1
 80066ca:	ec51 0b18 	vmov	r0, r1, d8
 80066ce:	f7f9 fdf3 	bl	80002b8 <__aeabi_dsub>
 80066d2:	2200      	movs	r2, #0
 80066d4:	2300      	movs	r3, #0
 80066d6:	4682      	mov	sl, r0
 80066d8:	468b      	mov	fp, r1
 80066da:	f7fa fa0d 	bl	8000af8 <__aeabi_dcmpeq>
 80066de:	2800      	cmp	r0, #0
 80066e0:	d0c1      	beq.n	8006666 <_strtod_l+0x8de>
 80066e2:	e611      	b.n	8006308 <_strtod_l+0x580>
 80066e4:	fffffc02 	.word	0xfffffc02
 80066e8:	7ff00000 	.word	0x7ff00000
 80066ec:	39500000 	.word	0x39500000
 80066f0:	000fffff 	.word	0x000fffff
 80066f4:	7fefffff 	.word	0x7fefffff
 80066f8:	080088e8 	.word	0x080088e8
 80066fc:	4631      	mov	r1, r6
 80066fe:	4628      	mov	r0, r5
 8006700:	f001 fd54 	bl	80081ac <__ratio>
 8006704:	ec59 8b10 	vmov	r8, r9, d0
 8006708:	ee10 0a10 	vmov	r0, s0
 800670c:	2200      	movs	r2, #0
 800670e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006712:	4649      	mov	r1, r9
 8006714:	f7fa fa04 	bl	8000b20 <__aeabi_dcmple>
 8006718:	2800      	cmp	r0, #0
 800671a:	d07a      	beq.n	8006812 <_strtod_l+0xa8a>
 800671c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d04a      	beq.n	80067b8 <_strtod_l+0xa30>
 8006722:	4b95      	ldr	r3, [pc, #596]	; (8006978 <_strtod_l+0xbf0>)
 8006724:	2200      	movs	r2, #0
 8006726:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800672a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006978 <_strtod_l+0xbf0>
 800672e:	f04f 0800 	mov.w	r8, #0
 8006732:	4b92      	ldr	r3, [pc, #584]	; (800697c <_strtod_l+0xbf4>)
 8006734:	403b      	ands	r3, r7
 8006736:	930d      	str	r3, [sp, #52]	; 0x34
 8006738:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800673a:	4b91      	ldr	r3, [pc, #580]	; (8006980 <_strtod_l+0xbf8>)
 800673c:	429a      	cmp	r2, r3
 800673e:	f040 80b0 	bne.w	80068a2 <_strtod_l+0xb1a>
 8006742:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006746:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800674a:	ec4b ab10 	vmov	d0, sl, fp
 800674e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006752:	f001 fc53 	bl	8007ffc <__ulp>
 8006756:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800675a:	ec53 2b10 	vmov	r2, r3, d0
 800675e:	f7f9 ff63 	bl	8000628 <__aeabi_dmul>
 8006762:	4652      	mov	r2, sl
 8006764:	465b      	mov	r3, fp
 8006766:	f7f9 fda9 	bl	80002bc <__adddf3>
 800676a:	460b      	mov	r3, r1
 800676c:	4983      	ldr	r1, [pc, #524]	; (800697c <_strtod_l+0xbf4>)
 800676e:	4a85      	ldr	r2, [pc, #532]	; (8006984 <_strtod_l+0xbfc>)
 8006770:	4019      	ands	r1, r3
 8006772:	4291      	cmp	r1, r2
 8006774:	4682      	mov	sl, r0
 8006776:	d960      	bls.n	800683a <_strtod_l+0xab2>
 8006778:	ee18 3a90 	vmov	r3, s17
 800677c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006780:	4293      	cmp	r3, r2
 8006782:	d104      	bne.n	800678e <_strtod_l+0xa06>
 8006784:	ee18 3a10 	vmov	r3, s16
 8006788:	3301      	adds	r3, #1
 800678a:	f43f ad45 	beq.w	8006218 <_strtod_l+0x490>
 800678e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006990 <_strtod_l+0xc08>
 8006792:	f04f 3aff 	mov.w	sl, #4294967295
 8006796:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006798:	4620      	mov	r0, r4
 800679a:	f001 f8fd 	bl	8007998 <_Bfree>
 800679e:	9905      	ldr	r1, [sp, #20]
 80067a0:	4620      	mov	r0, r4
 80067a2:	f001 f8f9 	bl	8007998 <_Bfree>
 80067a6:	4631      	mov	r1, r6
 80067a8:	4620      	mov	r0, r4
 80067aa:	f001 f8f5 	bl	8007998 <_Bfree>
 80067ae:	4629      	mov	r1, r5
 80067b0:	4620      	mov	r0, r4
 80067b2:	f001 f8f1 	bl	8007998 <_Bfree>
 80067b6:	e61a      	b.n	80063ee <_strtod_l+0x666>
 80067b8:	f1ba 0f00 	cmp.w	sl, #0
 80067bc:	d11b      	bne.n	80067f6 <_strtod_l+0xa6e>
 80067be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80067c2:	b9f3      	cbnz	r3, 8006802 <_strtod_l+0xa7a>
 80067c4:	4b6c      	ldr	r3, [pc, #432]	; (8006978 <_strtod_l+0xbf0>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	4640      	mov	r0, r8
 80067ca:	4649      	mov	r1, r9
 80067cc:	f7fa f99e 	bl	8000b0c <__aeabi_dcmplt>
 80067d0:	b9d0      	cbnz	r0, 8006808 <_strtod_l+0xa80>
 80067d2:	4640      	mov	r0, r8
 80067d4:	4649      	mov	r1, r9
 80067d6:	4b6c      	ldr	r3, [pc, #432]	; (8006988 <_strtod_l+0xc00>)
 80067d8:	2200      	movs	r2, #0
 80067da:	f7f9 ff25 	bl	8000628 <__aeabi_dmul>
 80067de:	4680      	mov	r8, r0
 80067e0:	4689      	mov	r9, r1
 80067e2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80067e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80067ea:	9315      	str	r3, [sp, #84]	; 0x54
 80067ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80067f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80067f4:	e79d      	b.n	8006732 <_strtod_l+0x9aa>
 80067f6:	f1ba 0f01 	cmp.w	sl, #1
 80067fa:	d102      	bne.n	8006802 <_strtod_l+0xa7a>
 80067fc:	2f00      	cmp	r7, #0
 80067fe:	f43f ad83 	beq.w	8006308 <_strtod_l+0x580>
 8006802:	4b62      	ldr	r3, [pc, #392]	; (800698c <_strtod_l+0xc04>)
 8006804:	2200      	movs	r2, #0
 8006806:	e78e      	b.n	8006726 <_strtod_l+0x99e>
 8006808:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006988 <_strtod_l+0xc00>
 800680c:	f04f 0800 	mov.w	r8, #0
 8006810:	e7e7      	b.n	80067e2 <_strtod_l+0xa5a>
 8006812:	4b5d      	ldr	r3, [pc, #372]	; (8006988 <_strtod_l+0xc00>)
 8006814:	4640      	mov	r0, r8
 8006816:	4649      	mov	r1, r9
 8006818:	2200      	movs	r2, #0
 800681a:	f7f9 ff05 	bl	8000628 <__aeabi_dmul>
 800681e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006820:	4680      	mov	r8, r0
 8006822:	4689      	mov	r9, r1
 8006824:	b933      	cbnz	r3, 8006834 <_strtod_l+0xaac>
 8006826:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800682a:	900e      	str	r0, [sp, #56]	; 0x38
 800682c:	930f      	str	r3, [sp, #60]	; 0x3c
 800682e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006832:	e7dd      	b.n	80067f0 <_strtod_l+0xa68>
 8006834:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006838:	e7f9      	b.n	800682e <_strtod_l+0xaa6>
 800683a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800683e:	9b04      	ldr	r3, [sp, #16]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1a8      	bne.n	8006796 <_strtod_l+0xa0e>
 8006844:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006848:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800684a:	0d1b      	lsrs	r3, r3, #20
 800684c:	051b      	lsls	r3, r3, #20
 800684e:	429a      	cmp	r2, r3
 8006850:	d1a1      	bne.n	8006796 <_strtod_l+0xa0e>
 8006852:	4640      	mov	r0, r8
 8006854:	4649      	mov	r1, r9
 8006856:	f7fa f9b9 	bl	8000bcc <__aeabi_d2lz>
 800685a:	f7f9 feb7 	bl	80005cc <__aeabi_l2d>
 800685e:	4602      	mov	r2, r0
 8006860:	460b      	mov	r3, r1
 8006862:	4640      	mov	r0, r8
 8006864:	4649      	mov	r1, r9
 8006866:	f7f9 fd27 	bl	80002b8 <__aeabi_dsub>
 800686a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800686c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006870:	ea43 030a 	orr.w	r3, r3, sl
 8006874:	4313      	orrs	r3, r2
 8006876:	4680      	mov	r8, r0
 8006878:	4689      	mov	r9, r1
 800687a:	d055      	beq.n	8006928 <_strtod_l+0xba0>
 800687c:	a336      	add	r3, pc, #216	; (adr r3, 8006958 <_strtod_l+0xbd0>)
 800687e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006882:	f7fa f943 	bl	8000b0c <__aeabi_dcmplt>
 8006886:	2800      	cmp	r0, #0
 8006888:	f47f acd0 	bne.w	800622c <_strtod_l+0x4a4>
 800688c:	a334      	add	r3, pc, #208	; (adr r3, 8006960 <_strtod_l+0xbd8>)
 800688e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006892:	4640      	mov	r0, r8
 8006894:	4649      	mov	r1, r9
 8006896:	f7fa f957 	bl	8000b48 <__aeabi_dcmpgt>
 800689a:	2800      	cmp	r0, #0
 800689c:	f43f af7b 	beq.w	8006796 <_strtod_l+0xa0e>
 80068a0:	e4c4      	b.n	800622c <_strtod_l+0x4a4>
 80068a2:	9b04      	ldr	r3, [sp, #16]
 80068a4:	b333      	cbz	r3, 80068f4 <_strtod_l+0xb6c>
 80068a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068a8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80068ac:	d822      	bhi.n	80068f4 <_strtod_l+0xb6c>
 80068ae:	a32e      	add	r3, pc, #184	; (adr r3, 8006968 <_strtod_l+0xbe0>)
 80068b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b4:	4640      	mov	r0, r8
 80068b6:	4649      	mov	r1, r9
 80068b8:	f7fa f932 	bl	8000b20 <__aeabi_dcmple>
 80068bc:	b1a0      	cbz	r0, 80068e8 <_strtod_l+0xb60>
 80068be:	4649      	mov	r1, r9
 80068c0:	4640      	mov	r0, r8
 80068c2:	f7fa f94b 	bl	8000b5c <__aeabi_d2uiz>
 80068c6:	2801      	cmp	r0, #1
 80068c8:	bf38      	it	cc
 80068ca:	2001      	movcc	r0, #1
 80068cc:	f7f9 fe32 	bl	8000534 <__aeabi_ui2d>
 80068d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068d2:	4680      	mov	r8, r0
 80068d4:	4689      	mov	r9, r1
 80068d6:	bb23      	cbnz	r3, 8006922 <_strtod_l+0xb9a>
 80068d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80068dc:	9010      	str	r0, [sp, #64]	; 0x40
 80068de:	9311      	str	r3, [sp, #68]	; 0x44
 80068e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80068e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80068e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80068ec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80068f0:	1a9b      	subs	r3, r3, r2
 80068f2:	9309      	str	r3, [sp, #36]	; 0x24
 80068f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80068f8:	eeb0 0a48 	vmov.f32	s0, s16
 80068fc:	eef0 0a68 	vmov.f32	s1, s17
 8006900:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006904:	f001 fb7a 	bl	8007ffc <__ulp>
 8006908:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800690c:	ec53 2b10 	vmov	r2, r3, d0
 8006910:	f7f9 fe8a 	bl	8000628 <__aeabi_dmul>
 8006914:	ec53 2b18 	vmov	r2, r3, d8
 8006918:	f7f9 fcd0 	bl	80002bc <__adddf3>
 800691c:	4682      	mov	sl, r0
 800691e:	468b      	mov	fp, r1
 8006920:	e78d      	b.n	800683e <_strtod_l+0xab6>
 8006922:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006926:	e7db      	b.n	80068e0 <_strtod_l+0xb58>
 8006928:	a311      	add	r3, pc, #68	; (adr r3, 8006970 <_strtod_l+0xbe8>)
 800692a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692e:	f7fa f8ed 	bl	8000b0c <__aeabi_dcmplt>
 8006932:	e7b2      	b.n	800689a <_strtod_l+0xb12>
 8006934:	2300      	movs	r3, #0
 8006936:	930a      	str	r3, [sp, #40]	; 0x28
 8006938:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800693a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800693c:	6013      	str	r3, [r2, #0]
 800693e:	f7ff ba6b 	b.w	8005e18 <_strtod_l+0x90>
 8006942:	2a65      	cmp	r2, #101	; 0x65
 8006944:	f43f ab5f 	beq.w	8006006 <_strtod_l+0x27e>
 8006948:	2a45      	cmp	r2, #69	; 0x45
 800694a:	f43f ab5c 	beq.w	8006006 <_strtod_l+0x27e>
 800694e:	2301      	movs	r3, #1
 8006950:	f7ff bb94 	b.w	800607c <_strtod_l+0x2f4>
 8006954:	f3af 8000 	nop.w
 8006958:	94a03595 	.word	0x94a03595
 800695c:	3fdfffff 	.word	0x3fdfffff
 8006960:	35afe535 	.word	0x35afe535
 8006964:	3fe00000 	.word	0x3fe00000
 8006968:	ffc00000 	.word	0xffc00000
 800696c:	41dfffff 	.word	0x41dfffff
 8006970:	94a03595 	.word	0x94a03595
 8006974:	3fcfffff 	.word	0x3fcfffff
 8006978:	3ff00000 	.word	0x3ff00000
 800697c:	7ff00000 	.word	0x7ff00000
 8006980:	7fe00000 	.word	0x7fe00000
 8006984:	7c9fffff 	.word	0x7c9fffff
 8006988:	3fe00000 	.word	0x3fe00000
 800698c:	bff00000 	.word	0xbff00000
 8006990:	7fefffff 	.word	0x7fefffff

08006994 <strtod>:
 8006994:	460a      	mov	r2, r1
 8006996:	4601      	mov	r1, r0
 8006998:	4802      	ldr	r0, [pc, #8]	; (80069a4 <strtod+0x10>)
 800699a:	4b03      	ldr	r3, [pc, #12]	; (80069a8 <strtod+0x14>)
 800699c:	6800      	ldr	r0, [r0, #0]
 800699e:	f7ff b9f3 	b.w	8005d88 <_strtod_l>
 80069a2:	bf00      	nop
 80069a4:	2000000c 	.word	0x2000000c
 80069a8:	20000074 	.word	0x20000074

080069ac <_strtoll_l.constprop.0>:
 80069ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b0:	b085      	sub	sp, #20
 80069b2:	4688      	mov	r8, r1
 80069b4:	9201      	str	r2, [sp, #4]
 80069b6:	4a47      	ldr	r2, [pc, #284]	; (8006ad4 <_strtoll_l.constprop.0+0x128>)
 80069b8:	9003      	str	r0, [sp, #12]
 80069ba:	461e      	mov	r6, r3
 80069bc:	460d      	mov	r5, r1
 80069be:	462b      	mov	r3, r5
 80069c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069c4:	5ca7      	ldrb	r7, [r4, r2]
 80069c6:	f017 0708 	ands.w	r7, r7, #8
 80069ca:	d1f8      	bne.n	80069be <_strtoll_l.constprop.0+0x12>
 80069cc:	2c2d      	cmp	r4, #45	; 0x2d
 80069ce:	d147      	bne.n	8006a60 <_strtoll_l.constprop.0+0xb4>
 80069d0:	782c      	ldrb	r4, [r5, #0]
 80069d2:	2701      	movs	r7, #1
 80069d4:	1c9d      	adds	r5, r3, #2
 80069d6:	2e00      	cmp	r6, #0
 80069d8:	d077      	beq.n	8006aca <_strtoll_l.constprop.0+0x11e>
 80069da:	2e10      	cmp	r6, #16
 80069dc:	d109      	bne.n	80069f2 <_strtoll_l.constprop.0+0x46>
 80069de:	2c30      	cmp	r4, #48	; 0x30
 80069e0:	d107      	bne.n	80069f2 <_strtoll_l.constprop.0+0x46>
 80069e2:	782b      	ldrb	r3, [r5, #0]
 80069e4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80069e8:	2b58      	cmp	r3, #88	; 0x58
 80069ea:	d169      	bne.n	8006ac0 <_strtoll_l.constprop.0+0x114>
 80069ec:	786c      	ldrb	r4, [r5, #1]
 80069ee:	2610      	movs	r6, #16
 80069f0:	3502      	adds	r5, #2
 80069f2:	f107 4a00 	add.w	sl, r7, #2147483648	; 0x80000000
 80069f6:	f107 3bff 	add.w	fp, r7, #4294967295
 80069fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069fe:	ea4f 79e6 	mov.w	r9, r6, asr #31
 8006a02:	4632      	mov	r2, r6
 8006a04:	464b      	mov	r3, r9
 8006a06:	4658      	mov	r0, fp
 8006a08:	4651      	mov	r1, sl
 8006a0a:	f7fa f8c7 	bl	8000b9c <__aeabi_uldivmod>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	9202      	str	r2, [sp, #8]
 8006a12:	468c      	mov	ip, r1
 8006a14:	4602      	mov	r2, r0
 8006a16:	4619      	mov	r1, r3
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006a1e:	f1be 0f09 	cmp.w	lr, #9
 8006a22:	d822      	bhi.n	8006a6a <_strtoll_l.constprop.0+0xbe>
 8006a24:	4674      	mov	r4, lr
 8006a26:	42a6      	cmp	r6, r4
 8006a28:	dd30      	ble.n	8006a8c <_strtoll_l.constprop.0+0xe0>
 8006a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2e:	d014      	beq.n	8006a5a <_strtoll_l.constprop.0+0xae>
 8006a30:	4282      	cmp	r2, r0
 8006a32:	eb7c 0301 	sbcs.w	r3, ip, r1
 8006a36:	d326      	bcc.n	8006a86 <_strtoll_l.constprop.0+0xda>
 8006a38:	458c      	cmp	ip, r1
 8006a3a:	bf08      	it	eq
 8006a3c:	4282      	cmpeq	r2, r0
 8006a3e:	d102      	bne.n	8006a46 <_strtoll_l.constprop.0+0x9a>
 8006a40:	9b02      	ldr	r3, [sp, #8]
 8006a42:	42a3      	cmp	r3, r4
 8006a44:	db1f      	blt.n	8006a86 <_strtoll_l.constprop.0+0xda>
 8006a46:	4371      	muls	r1, r6
 8006a48:	fb00 1109 	mla	r1, r0, r9, r1
 8006a4c:	fba6 0300 	umull	r0, r3, r6, r0
 8006a50:	4419      	add	r1, r3
 8006a52:	1820      	adds	r0, r4, r0
 8006a54:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8006a58:	2301      	movs	r3, #1
 8006a5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a5e:	e7dc      	b.n	8006a1a <_strtoll_l.constprop.0+0x6e>
 8006a60:	2c2b      	cmp	r4, #43	; 0x2b
 8006a62:	bf04      	itt	eq
 8006a64:	782c      	ldrbeq	r4, [r5, #0]
 8006a66:	1c9d      	addeq	r5, r3, #2
 8006a68:	e7b5      	b.n	80069d6 <_strtoll_l.constprop.0+0x2a>
 8006a6a:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006a6e:	f1be 0f19 	cmp.w	lr, #25
 8006a72:	d801      	bhi.n	8006a78 <_strtoll_l.constprop.0+0xcc>
 8006a74:	3c37      	subs	r4, #55	; 0x37
 8006a76:	e7d6      	b.n	8006a26 <_strtoll_l.constprop.0+0x7a>
 8006a78:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006a7c:	f1be 0f19 	cmp.w	lr, #25
 8006a80:	d804      	bhi.n	8006a8c <_strtoll_l.constprop.0+0xe0>
 8006a82:	3c57      	subs	r4, #87	; 0x57
 8006a84:	e7cf      	b.n	8006a26 <_strtoll_l.constprop.0+0x7a>
 8006a86:	f04f 33ff 	mov.w	r3, #4294967295
 8006a8a:	e7e6      	b.n	8006a5a <_strtoll_l.constprop.0+0xae>
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	d109      	bne.n	8006aa4 <_strtoll_l.constprop.0+0xf8>
 8006a90:	9a03      	ldr	r2, [sp, #12]
 8006a92:	2322      	movs	r3, #34	; 0x22
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	4658      	mov	r0, fp
 8006a9a:	4651      	mov	r1, sl
 8006a9c:	b953      	cbnz	r3, 8006ab4 <_strtoll_l.constprop.0+0x108>
 8006a9e:	b005      	add	sp, #20
 8006aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa4:	b117      	cbz	r7, 8006aac <_strtoll_l.constprop.0+0x100>
 8006aa6:	4240      	negs	r0, r0
 8006aa8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006aac:	9a01      	ldr	r2, [sp, #4]
 8006aae:	2a00      	cmp	r2, #0
 8006ab0:	d0f5      	beq.n	8006a9e <_strtoll_l.constprop.0+0xf2>
 8006ab2:	b10b      	cbz	r3, 8006ab8 <_strtoll_l.constprop.0+0x10c>
 8006ab4:	f105 38ff 	add.w	r8, r5, #4294967295
 8006ab8:	9b01      	ldr	r3, [sp, #4]
 8006aba:	f8c3 8000 	str.w	r8, [r3]
 8006abe:	e7ee      	b.n	8006a9e <_strtoll_l.constprop.0+0xf2>
 8006ac0:	2430      	movs	r4, #48	; 0x30
 8006ac2:	2e00      	cmp	r6, #0
 8006ac4:	d195      	bne.n	80069f2 <_strtoll_l.constprop.0+0x46>
 8006ac6:	2608      	movs	r6, #8
 8006ac8:	e793      	b.n	80069f2 <_strtoll_l.constprop.0+0x46>
 8006aca:	2c30      	cmp	r4, #48	; 0x30
 8006acc:	d089      	beq.n	80069e2 <_strtoll_l.constprop.0+0x36>
 8006ace:	260a      	movs	r6, #10
 8006ad0:	e78f      	b.n	80069f2 <_strtoll_l.constprop.0+0x46>
 8006ad2:	bf00      	nop
 8006ad4:	08008911 	.word	0x08008911

08006ad8 <strtoll>:
 8006ad8:	4613      	mov	r3, r2
 8006ada:	460a      	mov	r2, r1
 8006adc:	4601      	mov	r1, r0
 8006ade:	4802      	ldr	r0, [pc, #8]	; (8006ae8 <strtoll+0x10>)
 8006ae0:	6800      	ldr	r0, [r0, #0]
 8006ae2:	f7ff bf63 	b.w	80069ac <_strtoll_l.constprop.0>
 8006ae6:	bf00      	nop
 8006ae8:	2000000c 	.word	0x2000000c

08006aec <_strtoull_l.constprop.0>:
 8006aec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af0:	4692      	mov	sl, r2
 8006af2:	4a49      	ldr	r2, [pc, #292]	; (8006c18 <_strtoull_l.constprop.0+0x12c>)
 8006af4:	9001      	str	r0, [sp, #4]
 8006af6:	4689      	mov	r9, r1
 8006af8:	461d      	mov	r5, r3
 8006afa:	460e      	mov	r6, r1
 8006afc:	4633      	mov	r3, r6
 8006afe:	f816 4b01 	ldrb.w	r4, [r6], #1
 8006b02:	5ca7      	ldrb	r7, [r4, r2]
 8006b04:	f017 0708 	ands.w	r7, r7, #8
 8006b08:	d1f8      	bne.n	8006afc <_strtoull_l.constprop.0+0x10>
 8006b0a:	2c2d      	cmp	r4, #45	; 0x2d
 8006b0c:	d14a      	bne.n	8006ba4 <_strtoull_l.constprop.0+0xb8>
 8006b0e:	7834      	ldrb	r4, [r6, #0]
 8006b10:	2701      	movs	r7, #1
 8006b12:	1c9e      	adds	r6, r3, #2
 8006b14:	2d00      	cmp	r5, #0
 8006b16:	d07b      	beq.n	8006c10 <_strtoull_l.constprop.0+0x124>
 8006b18:	2d10      	cmp	r5, #16
 8006b1a:	d109      	bne.n	8006b30 <_strtoull_l.constprop.0+0x44>
 8006b1c:	2c30      	cmp	r4, #48	; 0x30
 8006b1e:	d107      	bne.n	8006b30 <_strtoull_l.constprop.0+0x44>
 8006b20:	7833      	ldrb	r3, [r6, #0]
 8006b22:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006b26:	2b58      	cmp	r3, #88	; 0x58
 8006b28:	d16d      	bne.n	8006c06 <_strtoull_l.constprop.0+0x11a>
 8006b2a:	7874      	ldrb	r4, [r6, #1]
 8006b2c:	2510      	movs	r5, #16
 8006b2e:	3602      	adds	r6, #2
 8006b30:	ea4f 7be5 	mov.w	fp, r5, asr #31
 8006b34:	462a      	mov	r2, r5
 8006b36:	465b      	mov	r3, fp
 8006b38:	f04f 30ff 	mov.w	r0, #4294967295
 8006b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8006b40:	f7fa f82c 	bl	8000b9c <__aeabi_uldivmod>
 8006b44:	462a      	mov	r2, r5
 8006b46:	9000      	str	r0, [sp, #0]
 8006b48:	4688      	mov	r8, r1
 8006b4a:	465b      	mov	r3, fp
 8006b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b50:	f04f 31ff 	mov.w	r1, #4294967295
 8006b54:	f7fa f822 	bl	8000b9c <__aeabi_uldivmod>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006b62:	f1bc 0f09 	cmp.w	ip, #9
 8006b66:	d822      	bhi.n	8006bae <_strtoull_l.constprop.0+0xc2>
 8006b68:	4664      	mov	r4, ip
 8006b6a:	42a5      	cmp	r5, r4
 8006b6c:	dd30      	ble.n	8006bd0 <_strtoull_l.constprop.0+0xe4>
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	db2b      	blt.n	8006bca <_strtoull_l.constprop.0+0xde>
 8006b72:	9b00      	ldr	r3, [sp, #0]
 8006b74:	4283      	cmp	r3, r0
 8006b76:	eb78 0301 	sbcs.w	r3, r8, r1
 8006b7a:	d326      	bcc.n	8006bca <_strtoull_l.constprop.0+0xde>
 8006b7c:	9b00      	ldr	r3, [sp, #0]
 8006b7e:	4588      	cmp	r8, r1
 8006b80:	bf08      	it	eq
 8006b82:	4283      	cmpeq	r3, r0
 8006b84:	d101      	bne.n	8006b8a <_strtoull_l.constprop.0+0x9e>
 8006b86:	42a2      	cmp	r2, r4
 8006b88:	db1f      	blt.n	8006bca <_strtoull_l.constprop.0+0xde>
 8006b8a:	4369      	muls	r1, r5
 8006b8c:	fb00 110b 	mla	r1, r0, fp, r1
 8006b90:	fba5 0300 	umull	r0, r3, r5, r0
 8006b94:	4419      	add	r1, r3
 8006b96:	1820      	adds	r0, r4, r0
 8006b98:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	f816 4b01 	ldrb.w	r4, [r6], #1
 8006ba2:	e7dc      	b.n	8006b5e <_strtoull_l.constprop.0+0x72>
 8006ba4:	2c2b      	cmp	r4, #43	; 0x2b
 8006ba6:	bf04      	itt	eq
 8006ba8:	7834      	ldrbeq	r4, [r6, #0]
 8006baa:	1c9e      	addeq	r6, r3, #2
 8006bac:	e7b2      	b.n	8006b14 <_strtoull_l.constprop.0+0x28>
 8006bae:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006bb2:	f1bc 0f19 	cmp.w	ip, #25
 8006bb6:	d801      	bhi.n	8006bbc <_strtoull_l.constprop.0+0xd0>
 8006bb8:	3c37      	subs	r4, #55	; 0x37
 8006bba:	e7d6      	b.n	8006b6a <_strtoull_l.constprop.0+0x7e>
 8006bbc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006bc0:	f1bc 0f19 	cmp.w	ip, #25
 8006bc4:	d804      	bhi.n	8006bd0 <_strtoull_l.constprop.0+0xe4>
 8006bc6:	3c57      	subs	r4, #87	; 0x57
 8006bc8:	e7cf      	b.n	8006b6a <_strtoull_l.constprop.0+0x7e>
 8006bca:	f04f 33ff 	mov.w	r3, #4294967295
 8006bce:	e7e6      	b.n	8006b9e <_strtoull_l.constprop.0+0xb2>
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	da0b      	bge.n	8006bec <_strtoull_l.constprop.0+0x100>
 8006bd4:	9a01      	ldr	r2, [sp, #4]
 8006bd6:	2322      	movs	r3, #34	; 0x22
 8006bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bdc:	6013      	str	r3, [r2, #0]
 8006bde:	4601      	mov	r1, r0
 8006be0:	f1ba 0f00 	cmp.w	sl, #0
 8006be4:	d10a      	bne.n	8006bfc <_strtoull_l.constprop.0+0x110>
 8006be6:	b003      	add	sp, #12
 8006be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bec:	b117      	cbz	r7, 8006bf4 <_strtoull_l.constprop.0+0x108>
 8006bee:	4240      	negs	r0, r0
 8006bf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006bf4:	f1ba 0f00 	cmp.w	sl, #0
 8006bf8:	d0f5      	beq.n	8006be6 <_strtoull_l.constprop.0+0xfa>
 8006bfa:	b10b      	cbz	r3, 8006c00 <_strtoull_l.constprop.0+0x114>
 8006bfc:	f106 39ff 	add.w	r9, r6, #4294967295
 8006c00:	f8ca 9000 	str.w	r9, [sl]
 8006c04:	e7ef      	b.n	8006be6 <_strtoull_l.constprop.0+0xfa>
 8006c06:	2430      	movs	r4, #48	; 0x30
 8006c08:	2d00      	cmp	r5, #0
 8006c0a:	d191      	bne.n	8006b30 <_strtoull_l.constprop.0+0x44>
 8006c0c:	2508      	movs	r5, #8
 8006c0e:	e78f      	b.n	8006b30 <_strtoull_l.constprop.0+0x44>
 8006c10:	2c30      	cmp	r4, #48	; 0x30
 8006c12:	d085      	beq.n	8006b20 <_strtoull_l.constprop.0+0x34>
 8006c14:	250a      	movs	r5, #10
 8006c16:	e78b      	b.n	8006b30 <_strtoull_l.constprop.0+0x44>
 8006c18:	08008911 	.word	0x08008911

08006c1c <strtoull>:
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	460a      	mov	r2, r1
 8006c20:	4601      	mov	r1, r0
 8006c22:	4802      	ldr	r0, [pc, #8]	; (8006c2c <strtoull+0x10>)
 8006c24:	6800      	ldr	r0, [r0, #0]
 8006c26:	f7ff bf61 	b.w	8006aec <_strtoull_l.constprop.0>
 8006c2a:	bf00      	nop
 8006c2c:	2000000c 	.word	0x2000000c

08006c30 <__swbuf_r>:
 8006c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c32:	460e      	mov	r6, r1
 8006c34:	4614      	mov	r4, r2
 8006c36:	4605      	mov	r5, r0
 8006c38:	b118      	cbz	r0, 8006c42 <__swbuf_r+0x12>
 8006c3a:	6983      	ldr	r3, [r0, #24]
 8006c3c:	b90b      	cbnz	r3, 8006c42 <__swbuf_r+0x12>
 8006c3e:	f000 f9d9 	bl	8006ff4 <__sinit>
 8006c42:	4b21      	ldr	r3, [pc, #132]	; (8006cc8 <__swbuf_r+0x98>)
 8006c44:	429c      	cmp	r4, r3
 8006c46:	d12b      	bne.n	8006ca0 <__swbuf_r+0x70>
 8006c48:	686c      	ldr	r4, [r5, #4]
 8006c4a:	69a3      	ldr	r3, [r4, #24]
 8006c4c:	60a3      	str	r3, [r4, #8]
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	071a      	lsls	r2, r3, #28
 8006c52:	d52f      	bpl.n	8006cb4 <__swbuf_r+0x84>
 8006c54:	6923      	ldr	r3, [r4, #16]
 8006c56:	b36b      	cbz	r3, 8006cb4 <__swbuf_r+0x84>
 8006c58:	6923      	ldr	r3, [r4, #16]
 8006c5a:	6820      	ldr	r0, [r4, #0]
 8006c5c:	1ac0      	subs	r0, r0, r3
 8006c5e:	6963      	ldr	r3, [r4, #20]
 8006c60:	b2f6      	uxtb	r6, r6
 8006c62:	4283      	cmp	r3, r0
 8006c64:	4637      	mov	r7, r6
 8006c66:	dc04      	bgt.n	8006c72 <__swbuf_r+0x42>
 8006c68:	4621      	mov	r1, r4
 8006c6a:	4628      	mov	r0, r5
 8006c6c:	f000 f92e 	bl	8006ecc <_fflush_r>
 8006c70:	bb30      	cbnz	r0, 8006cc0 <__swbuf_r+0x90>
 8006c72:	68a3      	ldr	r3, [r4, #8]
 8006c74:	3b01      	subs	r3, #1
 8006c76:	60a3      	str	r3, [r4, #8]
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	1c5a      	adds	r2, r3, #1
 8006c7c:	6022      	str	r2, [r4, #0]
 8006c7e:	701e      	strb	r6, [r3, #0]
 8006c80:	6963      	ldr	r3, [r4, #20]
 8006c82:	3001      	adds	r0, #1
 8006c84:	4283      	cmp	r3, r0
 8006c86:	d004      	beq.n	8006c92 <__swbuf_r+0x62>
 8006c88:	89a3      	ldrh	r3, [r4, #12]
 8006c8a:	07db      	lsls	r3, r3, #31
 8006c8c:	d506      	bpl.n	8006c9c <__swbuf_r+0x6c>
 8006c8e:	2e0a      	cmp	r6, #10
 8006c90:	d104      	bne.n	8006c9c <__swbuf_r+0x6c>
 8006c92:	4621      	mov	r1, r4
 8006c94:	4628      	mov	r0, r5
 8006c96:	f000 f919 	bl	8006ecc <_fflush_r>
 8006c9a:	b988      	cbnz	r0, 8006cc0 <__swbuf_r+0x90>
 8006c9c:	4638      	mov	r0, r7
 8006c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ca0:	4b0a      	ldr	r3, [pc, #40]	; (8006ccc <__swbuf_r+0x9c>)
 8006ca2:	429c      	cmp	r4, r3
 8006ca4:	d101      	bne.n	8006caa <__swbuf_r+0x7a>
 8006ca6:	68ac      	ldr	r4, [r5, #8]
 8006ca8:	e7cf      	b.n	8006c4a <__swbuf_r+0x1a>
 8006caa:	4b09      	ldr	r3, [pc, #36]	; (8006cd0 <__swbuf_r+0xa0>)
 8006cac:	429c      	cmp	r4, r3
 8006cae:	bf08      	it	eq
 8006cb0:	68ec      	ldreq	r4, [r5, #12]
 8006cb2:	e7ca      	b.n	8006c4a <__swbuf_r+0x1a>
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 f80c 	bl	8006cd4 <__swsetup_r>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	d0cb      	beq.n	8006c58 <__swbuf_r+0x28>
 8006cc0:	f04f 37ff 	mov.w	r7, #4294967295
 8006cc4:	e7ea      	b.n	8006c9c <__swbuf_r+0x6c>
 8006cc6:	bf00      	nop
 8006cc8:	08008a34 	.word	0x08008a34
 8006ccc:	08008a54 	.word	0x08008a54
 8006cd0:	08008a14 	.word	0x08008a14

08006cd4 <__swsetup_r>:
 8006cd4:	4b32      	ldr	r3, [pc, #200]	; (8006da0 <__swsetup_r+0xcc>)
 8006cd6:	b570      	push	{r4, r5, r6, lr}
 8006cd8:	681d      	ldr	r5, [r3, #0]
 8006cda:	4606      	mov	r6, r0
 8006cdc:	460c      	mov	r4, r1
 8006cde:	b125      	cbz	r5, 8006cea <__swsetup_r+0x16>
 8006ce0:	69ab      	ldr	r3, [r5, #24]
 8006ce2:	b913      	cbnz	r3, 8006cea <__swsetup_r+0x16>
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	f000 f985 	bl	8006ff4 <__sinit>
 8006cea:	4b2e      	ldr	r3, [pc, #184]	; (8006da4 <__swsetup_r+0xd0>)
 8006cec:	429c      	cmp	r4, r3
 8006cee:	d10f      	bne.n	8006d10 <__swsetup_r+0x3c>
 8006cf0:	686c      	ldr	r4, [r5, #4]
 8006cf2:	89a3      	ldrh	r3, [r4, #12]
 8006cf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cf8:	0719      	lsls	r1, r3, #28
 8006cfa:	d42c      	bmi.n	8006d56 <__swsetup_r+0x82>
 8006cfc:	06dd      	lsls	r5, r3, #27
 8006cfe:	d411      	bmi.n	8006d24 <__swsetup_r+0x50>
 8006d00:	2309      	movs	r3, #9
 8006d02:	6033      	str	r3, [r6, #0]
 8006d04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d08:	81a3      	strh	r3, [r4, #12]
 8006d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d0e:	e03e      	b.n	8006d8e <__swsetup_r+0xba>
 8006d10:	4b25      	ldr	r3, [pc, #148]	; (8006da8 <__swsetup_r+0xd4>)
 8006d12:	429c      	cmp	r4, r3
 8006d14:	d101      	bne.n	8006d1a <__swsetup_r+0x46>
 8006d16:	68ac      	ldr	r4, [r5, #8]
 8006d18:	e7eb      	b.n	8006cf2 <__swsetup_r+0x1e>
 8006d1a:	4b24      	ldr	r3, [pc, #144]	; (8006dac <__swsetup_r+0xd8>)
 8006d1c:	429c      	cmp	r4, r3
 8006d1e:	bf08      	it	eq
 8006d20:	68ec      	ldreq	r4, [r5, #12]
 8006d22:	e7e6      	b.n	8006cf2 <__swsetup_r+0x1e>
 8006d24:	0758      	lsls	r0, r3, #29
 8006d26:	d512      	bpl.n	8006d4e <__swsetup_r+0x7a>
 8006d28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d2a:	b141      	cbz	r1, 8006d3e <__swsetup_r+0x6a>
 8006d2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d30:	4299      	cmp	r1, r3
 8006d32:	d002      	beq.n	8006d3a <__swsetup_r+0x66>
 8006d34:	4630      	mov	r0, r6
 8006d36:	f7fe fc0b 	bl	8005550 <_free_r>
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	6363      	str	r3, [r4, #52]	; 0x34
 8006d3e:	89a3      	ldrh	r3, [r4, #12]
 8006d40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	2300      	movs	r3, #0
 8006d48:	6063      	str	r3, [r4, #4]
 8006d4a:	6923      	ldr	r3, [r4, #16]
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	89a3      	ldrh	r3, [r4, #12]
 8006d50:	f043 0308 	orr.w	r3, r3, #8
 8006d54:	81a3      	strh	r3, [r4, #12]
 8006d56:	6923      	ldr	r3, [r4, #16]
 8006d58:	b94b      	cbnz	r3, 8006d6e <__swsetup_r+0x9a>
 8006d5a:	89a3      	ldrh	r3, [r4, #12]
 8006d5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d64:	d003      	beq.n	8006d6e <__swsetup_r+0x9a>
 8006d66:	4621      	mov	r1, r4
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f000 fd77 	bl	800785c <__smakebuf_r>
 8006d6e:	89a0      	ldrh	r0, [r4, #12]
 8006d70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d74:	f010 0301 	ands.w	r3, r0, #1
 8006d78:	d00a      	beq.n	8006d90 <__swsetup_r+0xbc>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	60a3      	str	r3, [r4, #8]
 8006d7e:	6963      	ldr	r3, [r4, #20]
 8006d80:	425b      	negs	r3, r3
 8006d82:	61a3      	str	r3, [r4, #24]
 8006d84:	6923      	ldr	r3, [r4, #16]
 8006d86:	b943      	cbnz	r3, 8006d9a <__swsetup_r+0xc6>
 8006d88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006d8c:	d1ba      	bne.n	8006d04 <__swsetup_r+0x30>
 8006d8e:	bd70      	pop	{r4, r5, r6, pc}
 8006d90:	0781      	lsls	r1, r0, #30
 8006d92:	bf58      	it	pl
 8006d94:	6963      	ldrpl	r3, [r4, #20]
 8006d96:	60a3      	str	r3, [r4, #8]
 8006d98:	e7f4      	b.n	8006d84 <__swsetup_r+0xb0>
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	e7f7      	b.n	8006d8e <__swsetup_r+0xba>
 8006d9e:	bf00      	nop
 8006da0:	2000000c 	.word	0x2000000c
 8006da4:	08008a34 	.word	0x08008a34
 8006da8:	08008a54 	.word	0x08008a54
 8006dac:	08008a14 	.word	0x08008a14

08006db0 <abort>:
 8006db0:	b508      	push	{r3, lr}
 8006db2:	2006      	movs	r0, #6
 8006db4:	f001 faa4 	bl	8008300 <raise>
 8006db8:	2001      	movs	r0, #1
 8006dba:	f7fa fc0f 	bl	80015dc <_exit>
	...

08006dc0 <__sflush_r>:
 8006dc0:	898a      	ldrh	r2, [r1, #12]
 8006dc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc6:	4605      	mov	r5, r0
 8006dc8:	0710      	lsls	r0, r2, #28
 8006dca:	460c      	mov	r4, r1
 8006dcc:	d458      	bmi.n	8006e80 <__sflush_r+0xc0>
 8006dce:	684b      	ldr	r3, [r1, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	dc05      	bgt.n	8006de0 <__sflush_r+0x20>
 8006dd4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	dc02      	bgt.n	8006de0 <__sflush_r+0x20>
 8006dda:	2000      	movs	r0, #0
 8006ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006de0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006de2:	2e00      	cmp	r6, #0
 8006de4:	d0f9      	beq.n	8006dda <__sflush_r+0x1a>
 8006de6:	2300      	movs	r3, #0
 8006de8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006dec:	682f      	ldr	r7, [r5, #0]
 8006dee:	602b      	str	r3, [r5, #0]
 8006df0:	d032      	beq.n	8006e58 <__sflush_r+0x98>
 8006df2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	075a      	lsls	r2, r3, #29
 8006df8:	d505      	bpl.n	8006e06 <__sflush_r+0x46>
 8006dfa:	6863      	ldr	r3, [r4, #4]
 8006dfc:	1ac0      	subs	r0, r0, r3
 8006dfe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006e00:	b10b      	cbz	r3, 8006e06 <__sflush_r+0x46>
 8006e02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e04:	1ac0      	subs	r0, r0, r3
 8006e06:	2300      	movs	r3, #0
 8006e08:	4602      	mov	r2, r0
 8006e0a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e0c:	6a21      	ldr	r1, [r4, #32]
 8006e0e:	4628      	mov	r0, r5
 8006e10:	47b0      	blx	r6
 8006e12:	1c43      	adds	r3, r0, #1
 8006e14:	89a3      	ldrh	r3, [r4, #12]
 8006e16:	d106      	bne.n	8006e26 <__sflush_r+0x66>
 8006e18:	6829      	ldr	r1, [r5, #0]
 8006e1a:	291d      	cmp	r1, #29
 8006e1c:	d82c      	bhi.n	8006e78 <__sflush_r+0xb8>
 8006e1e:	4a2a      	ldr	r2, [pc, #168]	; (8006ec8 <__sflush_r+0x108>)
 8006e20:	40ca      	lsrs	r2, r1
 8006e22:	07d6      	lsls	r6, r2, #31
 8006e24:	d528      	bpl.n	8006e78 <__sflush_r+0xb8>
 8006e26:	2200      	movs	r2, #0
 8006e28:	6062      	str	r2, [r4, #4]
 8006e2a:	04d9      	lsls	r1, r3, #19
 8006e2c:	6922      	ldr	r2, [r4, #16]
 8006e2e:	6022      	str	r2, [r4, #0]
 8006e30:	d504      	bpl.n	8006e3c <__sflush_r+0x7c>
 8006e32:	1c42      	adds	r2, r0, #1
 8006e34:	d101      	bne.n	8006e3a <__sflush_r+0x7a>
 8006e36:	682b      	ldr	r3, [r5, #0]
 8006e38:	b903      	cbnz	r3, 8006e3c <__sflush_r+0x7c>
 8006e3a:	6560      	str	r0, [r4, #84]	; 0x54
 8006e3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e3e:	602f      	str	r7, [r5, #0]
 8006e40:	2900      	cmp	r1, #0
 8006e42:	d0ca      	beq.n	8006dda <__sflush_r+0x1a>
 8006e44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e48:	4299      	cmp	r1, r3
 8006e4a:	d002      	beq.n	8006e52 <__sflush_r+0x92>
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	f7fe fb7f 	bl	8005550 <_free_r>
 8006e52:	2000      	movs	r0, #0
 8006e54:	6360      	str	r0, [r4, #52]	; 0x34
 8006e56:	e7c1      	b.n	8006ddc <__sflush_r+0x1c>
 8006e58:	6a21      	ldr	r1, [r4, #32]
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b0      	blx	r6
 8006e60:	1c41      	adds	r1, r0, #1
 8006e62:	d1c7      	bne.n	8006df4 <__sflush_r+0x34>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0c4      	beq.n	8006df4 <__sflush_r+0x34>
 8006e6a:	2b1d      	cmp	r3, #29
 8006e6c:	d001      	beq.n	8006e72 <__sflush_r+0xb2>
 8006e6e:	2b16      	cmp	r3, #22
 8006e70:	d101      	bne.n	8006e76 <__sflush_r+0xb6>
 8006e72:	602f      	str	r7, [r5, #0]
 8006e74:	e7b1      	b.n	8006dda <__sflush_r+0x1a>
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e7c:	81a3      	strh	r3, [r4, #12]
 8006e7e:	e7ad      	b.n	8006ddc <__sflush_r+0x1c>
 8006e80:	690f      	ldr	r7, [r1, #16]
 8006e82:	2f00      	cmp	r7, #0
 8006e84:	d0a9      	beq.n	8006dda <__sflush_r+0x1a>
 8006e86:	0793      	lsls	r3, r2, #30
 8006e88:	680e      	ldr	r6, [r1, #0]
 8006e8a:	bf08      	it	eq
 8006e8c:	694b      	ldreq	r3, [r1, #20]
 8006e8e:	600f      	str	r7, [r1, #0]
 8006e90:	bf18      	it	ne
 8006e92:	2300      	movne	r3, #0
 8006e94:	eba6 0807 	sub.w	r8, r6, r7
 8006e98:	608b      	str	r3, [r1, #8]
 8006e9a:	f1b8 0f00 	cmp.w	r8, #0
 8006e9e:	dd9c      	ble.n	8006dda <__sflush_r+0x1a>
 8006ea0:	6a21      	ldr	r1, [r4, #32]
 8006ea2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ea4:	4643      	mov	r3, r8
 8006ea6:	463a      	mov	r2, r7
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	47b0      	blx	r6
 8006eac:	2800      	cmp	r0, #0
 8006eae:	dc06      	bgt.n	8006ebe <__sflush_r+0xfe>
 8006eb0:	89a3      	ldrh	r3, [r4, #12]
 8006eb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eb6:	81a3      	strh	r3, [r4, #12]
 8006eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ebc:	e78e      	b.n	8006ddc <__sflush_r+0x1c>
 8006ebe:	4407      	add	r7, r0
 8006ec0:	eba8 0800 	sub.w	r8, r8, r0
 8006ec4:	e7e9      	b.n	8006e9a <__sflush_r+0xda>
 8006ec6:	bf00      	nop
 8006ec8:	20400001 	.word	0x20400001

08006ecc <_fflush_r>:
 8006ecc:	b538      	push	{r3, r4, r5, lr}
 8006ece:	690b      	ldr	r3, [r1, #16]
 8006ed0:	4605      	mov	r5, r0
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	b913      	cbnz	r3, 8006edc <_fflush_r+0x10>
 8006ed6:	2500      	movs	r5, #0
 8006ed8:	4628      	mov	r0, r5
 8006eda:	bd38      	pop	{r3, r4, r5, pc}
 8006edc:	b118      	cbz	r0, 8006ee6 <_fflush_r+0x1a>
 8006ede:	6983      	ldr	r3, [r0, #24]
 8006ee0:	b90b      	cbnz	r3, 8006ee6 <_fflush_r+0x1a>
 8006ee2:	f000 f887 	bl	8006ff4 <__sinit>
 8006ee6:	4b14      	ldr	r3, [pc, #80]	; (8006f38 <_fflush_r+0x6c>)
 8006ee8:	429c      	cmp	r4, r3
 8006eea:	d11b      	bne.n	8006f24 <_fflush_r+0x58>
 8006eec:	686c      	ldr	r4, [r5, #4]
 8006eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d0ef      	beq.n	8006ed6 <_fflush_r+0xa>
 8006ef6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ef8:	07d0      	lsls	r0, r2, #31
 8006efa:	d404      	bmi.n	8006f06 <_fflush_r+0x3a>
 8006efc:	0599      	lsls	r1, r3, #22
 8006efe:	d402      	bmi.n	8006f06 <_fflush_r+0x3a>
 8006f00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f02:	f000 fc84 	bl	800780e <__retarget_lock_acquire_recursive>
 8006f06:	4628      	mov	r0, r5
 8006f08:	4621      	mov	r1, r4
 8006f0a:	f7ff ff59 	bl	8006dc0 <__sflush_r>
 8006f0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f10:	07da      	lsls	r2, r3, #31
 8006f12:	4605      	mov	r5, r0
 8006f14:	d4e0      	bmi.n	8006ed8 <_fflush_r+0xc>
 8006f16:	89a3      	ldrh	r3, [r4, #12]
 8006f18:	059b      	lsls	r3, r3, #22
 8006f1a:	d4dd      	bmi.n	8006ed8 <_fflush_r+0xc>
 8006f1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f1e:	f000 fc77 	bl	8007810 <__retarget_lock_release_recursive>
 8006f22:	e7d9      	b.n	8006ed8 <_fflush_r+0xc>
 8006f24:	4b05      	ldr	r3, [pc, #20]	; (8006f3c <_fflush_r+0x70>)
 8006f26:	429c      	cmp	r4, r3
 8006f28:	d101      	bne.n	8006f2e <_fflush_r+0x62>
 8006f2a:	68ac      	ldr	r4, [r5, #8]
 8006f2c:	e7df      	b.n	8006eee <_fflush_r+0x22>
 8006f2e:	4b04      	ldr	r3, [pc, #16]	; (8006f40 <_fflush_r+0x74>)
 8006f30:	429c      	cmp	r4, r3
 8006f32:	bf08      	it	eq
 8006f34:	68ec      	ldreq	r4, [r5, #12]
 8006f36:	e7da      	b.n	8006eee <_fflush_r+0x22>
 8006f38:	08008a34 	.word	0x08008a34
 8006f3c:	08008a54 	.word	0x08008a54
 8006f40:	08008a14 	.word	0x08008a14

08006f44 <std>:
 8006f44:	2300      	movs	r3, #0
 8006f46:	b510      	push	{r4, lr}
 8006f48:	4604      	mov	r4, r0
 8006f4a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f52:	6083      	str	r3, [r0, #8]
 8006f54:	8181      	strh	r1, [r0, #12]
 8006f56:	6643      	str	r3, [r0, #100]	; 0x64
 8006f58:	81c2      	strh	r2, [r0, #14]
 8006f5a:	6183      	str	r3, [r0, #24]
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	2208      	movs	r2, #8
 8006f60:	305c      	adds	r0, #92	; 0x5c
 8006f62:	f7fe fad7 	bl	8005514 <memset>
 8006f66:	4b05      	ldr	r3, [pc, #20]	; (8006f7c <std+0x38>)
 8006f68:	6263      	str	r3, [r4, #36]	; 0x24
 8006f6a:	4b05      	ldr	r3, [pc, #20]	; (8006f80 <std+0x3c>)
 8006f6c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f6e:	4b05      	ldr	r3, [pc, #20]	; (8006f84 <std+0x40>)
 8006f70:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f72:	4b05      	ldr	r3, [pc, #20]	; (8006f88 <std+0x44>)
 8006f74:	6224      	str	r4, [r4, #32]
 8006f76:	6323      	str	r3, [r4, #48]	; 0x30
 8006f78:	bd10      	pop	{r4, pc}
 8006f7a:	bf00      	nop
 8006f7c:	08008339 	.word	0x08008339
 8006f80:	0800835b 	.word	0x0800835b
 8006f84:	08008393 	.word	0x08008393
 8006f88:	080083b7 	.word	0x080083b7

08006f8c <_cleanup_r>:
 8006f8c:	4901      	ldr	r1, [pc, #4]	; (8006f94 <_cleanup_r+0x8>)
 8006f8e:	f000 b8af 	b.w	80070f0 <_fwalk_reent>
 8006f92:	bf00      	nop
 8006f94:	08006ecd 	.word	0x08006ecd

08006f98 <__sfmoreglue>:
 8006f98:	b570      	push	{r4, r5, r6, lr}
 8006f9a:	2268      	movs	r2, #104	; 0x68
 8006f9c:	1e4d      	subs	r5, r1, #1
 8006f9e:	4355      	muls	r5, r2
 8006fa0:	460e      	mov	r6, r1
 8006fa2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006fa6:	f7fe fb3f 	bl	8005628 <_malloc_r>
 8006faa:	4604      	mov	r4, r0
 8006fac:	b140      	cbz	r0, 8006fc0 <__sfmoreglue+0x28>
 8006fae:	2100      	movs	r1, #0
 8006fb0:	e9c0 1600 	strd	r1, r6, [r0]
 8006fb4:	300c      	adds	r0, #12
 8006fb6:	60a0      	str	r0, [r4, #8]
 8006fb8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006fbc:	f7fe faaa 	bl	8005514 <memset>
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	bd70      	pop	{r4, r5, r6, pc}

08006fc4 <__sfp_lock_acquire>:
 8006fc4:	4801      	ldr	r0, [pc, #4]	; (8006fcc <__sfp_lock_acquire+0x8>)
 8006fc6:	f000 bc22 	b.w	800780e <__retarget_lock_acquire_recursive>
 8006fca:	bf00      	nop
 8006fcc:	20000581 	.word	0x20000581

08006fd0 <__sfp_lock_release>:
 8006fd0:	4801      	ldr	r0, [pc, #4]	; (8006fd8 <__sfp_lock_release+0x8>)
 8006fd2:	f000 bc1d 	b.w	8007810 <__retarget_lock_release_recursive>
 8006fd6:	bf00      	nop
 8006fd8:	20000581 	.word	0x20000581

08006fdc <__sinit_lock_acquire>:
 8006fdc:	4801      	ldr	r0, [pc, #4]	; (8006fe4 <__sinit_lock_acquire+0x8>)
 8006fde:	f000 bc16 	b.w	800780e <__retarget_lock_acquire_recursive>
 8006fe2:	bf00      	nop
 8006fe4:	20000582 	.word	0x20000582

08006fe8 <__sinit_lock_release>:
 8006fe8:	4801      	ldr	r0, [pc, #4]	; (8006ff0 <__sinit_lock_release+0x8>)
 8006fea:	f000 bc11 	b.w	8007810 <__retarget_lock_release_recursive>
 8006fee:	bf00      	nop
 8006ff0:	20000582 	.word	0x20000582

08006ff4 <__sinit>:
 8006ff4:	b510      	push	{r4, lr}
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	f7ff fff0 	bl	8006fdc <__sinit_lock_acquire>
 8006ffc:	69a3      	ldr	r3, [r4, #24]
 8006ffe:	b11b      	cbz	r3, 8007008 <__sinit+0x14>
 8007000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007004:	f7ff bff0 	b.w	8006fe8 <__sinit_lock_release>
 8007008:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800700c:	6523      	str	r3, [r4, #80]	; 0x50
 800700e:	4b13      	ldr	r3, [pc, #76]	; (800705c <__sinit+0x68>)
 8007010:	4a13      	ldr	r2, [pc, #76]	; (8007060 <__sinit+0x6c>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	62a2      	str	r2, [r4, #40]	; 0x28
 8007016:	42a3      	cmp	r3, r4
 8007018:	bf04      	itt	eq
 800701a:	2301      	moveq	r3, #1
 800701c:	61a3      	streq	r3, [r4, #24]
 800701e:	4620      	mov	r0, r4
 8007020:	f000 f820 	bl	8007064 <__sfp>
 8007024:	6060      	str	r0, [r4, #4]
 8007026:	4620      	mov	r0, r4
 8007028:	f000 f81c 	bl	8007064 <__sfp>
 800702c:	60a0      	str	r0, [r4, #8]
 800702e:	4620      	mov	r0, r4
 8007030:	f000 f818 	bl	8007064 <__sfp>
 8007034:	2200      	movs	r2, #0
 8007036:	60e0      	str	r0, [r4, #12]
 8007038:	2104      	movs	r1, #4
 800703a:	6860      	ldr	r0, [r4, #4]
 800703c:	f7ff ff82 	bl	8006f44 <std>
 8007040:	68a0      	ldr	r0, [r4, #8]
 8007042:	2201      	movs	r2, #1
 8007044:	2109      	movs	r1, #9
 8007046:	f7ff ff7d 	bl	8006f44 <std>
 800704a:	68e0      	ldr	r0, [r4, #12]
 800704c:	2202      	movs	r2, #2
 800704e:	2112      	movs	r1, #18
 8007050:	f7ff ff78 	bl	8006f44 <std>
 8007054:	2301      	movs	r3, #1
 8007056:	61a3      	str	r3, [r4, #24]
 8007058:	e7d2      	b.n	8007000 <__sinit+0xc>
 800705a:	bf00      	nop
 800705c:	08008878 	.word	0x08008878
 8007060:	08006f8d 	.word	0x08006f8d

08007064 <__sfp>:
 8007064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007066:	4607      	mov	r7, r0
 8007068:	f7ff ffac 	bl	8006fc4 <__sfp_lock_acquire>
 800706c:	4b1e      	ldr	r3, [pc, #120]	; (80070e8 <__sfp+0x84>)
 800706e:	681e      	ldr	r6, [r3, #0]
 8007070:	69b3      	ldr	r3, [r6, #24]
 8007072:	b913      	cbnz	r3, 800707a <__sfp+0x16>
 8007074:	4630      	mov	r0, r6
 8007076:	f7ff ffbd 	bl	8006ff4 <__sinit>
 800707a:	3648      	adds	r6, #72	; 0x48
 800707c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007080:	3b01      	subs	r3, #1
 8007082:	d503      	bpl.n	800708c <__sfp+0x28>
 8007084:	6833      	ldr	r3, [r6, #0]
 8007086:	b30b      	cbz	r3, 80070cc <__sfp+0x68>
 8007088:	6836      	ldr	r6, [r6, #0]
 800708a:	e7f7      	b.n	800707c <__sfp+0x18>
 800708c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007090:	b9d5      	cbnz	r5, 80070c8 <__sfp+0x64>
 8007092:	4b16      	ldr	r3, [pc, #88]	; (80070ec <__sfp+0x88>)
 8007094:	60e3      	str	r3, [r4, #12]
 8007096:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800709a:	6665      	str	r5, [r4, #100]	; 0x64
 800709c:	f000 fbb6 	bl	800780c <__retarget_lock_init_recursive>
 80070a0:	f7ff ff96 	bl	8006fd0 <__sfp_lock_release>
 80070a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80070a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80070ac:	6025      	str	r5, [r4, #0]
 80070ae:	61a5      	str	r5, [r4, #24]
 80070b0:	2208      	movs	r2, #8
 80070b2:	4629      	mov	r1, r5
 80070b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80070b8:	f7fe fa2c 	bl	8005514 <memset>
 80070bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80070c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80070c4:	4620      	mov	r0, r4
 80070c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070c8:	3468      	adds	r4, #104	; 0x68
 80070ca:	e7d9      	b.n	8007080 <__sfp+0x1c>
 80070cc:	2104      	movs	r1, #4
 80070ce:	4638      	mov	r0, r7
 80070d0:	f7ff ff62 	bl	8006f98 <__sfmoreglue>
 80070d4:	4604      	mov	r4, r0
 80070d6:	6030      	str	r0, [r6, #0]
 80070d8:	2800      	cmp	r0, #0
 80070da:	d1d5      	bne.n	8007088 <__sfp+0x24>
 80070dc:	f7ff ff78 	bl	8006fd0 <__sfp_lock_release>
 80070e0:	230c      	movs	r3, #12
 80070e2:	603b      	str	r3, [r7, #0]
 80070e4:	e7ee      	b.n	80070c4 <__sfp+0x60>
 80070e6:	bf00      	nop
 80070e8:	08008878 	.word	0x08008878
 80070ec:	ffff0001 	.word	0xffff0001

080070f0 <_fwalk_reent>:
 80070f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070f4:	4606      	mov	r6, r0
 80070f6:	4688      	mov	r8, r1
 80070f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80070fc:	2700      	movs	r7, #0
 80070fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007102:	f1b9 0901 	subs.w	r9, r9, #1
 8007106:	d505      	bpl.n	8007114 <_fwalk_reent+0x24>
 8007108:	6824      	ldr	r4, [r4, #0]
 800710a:	2c00      	cmp	r4, #0
 800710c:	d1f7      	bne.n	80070fe <_fwalk_reent+0xe>
 800710e:	4638      	mov	r0, r7
 8007110:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007114:	89ab      	ldrh	r3, [r5, #12]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d907      	bls.n	800712a <_fwalk_reent+0x3a>
 800711a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800711e:	3301      	adds	r3, #1
 8007120:	d003      	beq.n	800712a <_fwalk_reent+0x3a>
 8007122:	4629      	mov	r1, r5
 8007124:	4630      	mov	r0, r6
 8007126:	47c0      	blx	r8
 8007128:	4307      	orrs	r7, r0
 800712a:	3568      	adds	r5, #104	; 0x68
 800712c:	e7e9      	b.n	8007102 <_fwalk_reent+0x12>

0800712e <rshift>:
 800712e:	6903      	ldr	r3, [r0, #16]
 8007130:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007134:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007138:	ea4f 1261 	mov.w	r2, r1, asr #5
 800713c:	f100 0414 	add.w	r4, r0, #20
 8007140:	dd45      	ble.n	80071ce <rshift+0xa0>
 8007142:	f011 011f 	ands.w	r1, r1, #31
 8007146:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800714a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800714e:	d10c      	bne.n	800716a <rshift+0x3c>
 8007150:	f100 0710 	add.w	r7, r0, #16
 8007154:	4629      	mov	r1, r5
 8007156:	42b1      	cmp	r1, r6
 8007158:	d334      	bcc.n	80071c4 <rshift+0x96>
 800715a:	1a9b      	subs	r3, r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	1eea      	subs	r2, r5, #3
 8007160:	4296      	cmp	r6, r2
 8007162:	bf38      	it	cc
 8007164:	2300      	movcc	r3, #0
 8007166:	4423      	add	r3, r4
 8007168:	e015      	b.n	8007196 <rshift+0x68>
 800716a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800716e:	f1c1 0820 	rsb	r8, r1, #32
 8007172:	40cf      	lsrs	r7, r1
 8007174:	f105 0e04 	add.w	lr, r5, #4
 8007178:	46a1      	mov	r9, r4
 800717a:	4576      	cmp	r6, lr
 800717c:	46f4      	mov	ip, lr
 800717e:	d815      	bhi.n	80071ac <rshift+0x7e>
 8007180:	1a9a      	subs	r2, r3, r2
 8007182:	0092      	lsls	r2, r2, #2
 8007184:	3a04      	subs	r2, #4
 8007186:	3501      	adds	r5, #1
 8007188:	42ae      	cmp	r6, r5
 800718a:	bf38      	it	cc
 800718c:	2200      	movcc	r2, #0
 800718e:	18a3      	adds	r3, r4, r2
 8007190:	50a7      	str	r7, [r4, r2]
 8007192:	b107      	cbz	r7, 8007196 <rshift+0x68>
 8007194:	3304      	adds	r3, #4
 8007196:	1b1a      	subs	r2, r3, r4
 8007198:	42a3      	cmp	r3, r4
 800719a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800719e:	bf08      	it	eq
 80071a0:	2300      	moveq	r3, #0
 80071a2:	6102      	str	r2, [r0, #16]
 80071a4:	bf08      	it	eq
 80071a6:	6143      	streq	r3, [r0, #20]
 80071a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ac:	f8dc c000 	ldr.w	ip, [ip]
 80071b0:	fa0c fc08 	lsl.w	ip, ip, r8
 80071b4:	ea4c 0707 	orr.w	r7, ip, r7
 80071b8:	f849 7b04 	str.w	r7, [r9], #4
 80071bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80071c0:	40cf      	lsrs	r7, r1
 80071c2:	e7da      	b.n	800717a <rshift+0x4c>
 80071c4:	f851 cb04 	ldr.w	ip, [r1], #4
 80071c8:	f847 cf04 	str.w	ip, [r7, #4]!
 80071cc:	e7c3      	b.n	8007156 <rshift+0x28>
 80071ce:	4623      	mov	r3, r4
 80071d0:	e7e1      	b.n	8007196 <rshift+0x68>

080071d2 <__hexdig_fun>:
 80071d2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80071d6:	2b09      	cmp	r3, #9
 80071d8:	d802      	bhi.n	80071e0 <__hexdig_fun+0xe>
 80071da:	3820      	subs	r0, #32
 80071dc:	b2c0      	uxtb	r0, r0
 80071de:	4770      	bx	lr
 80071e0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80071e4:	2b05      	cmp	r3, #5
 80071e6:	d801      	bhi.n	80071ec <__hexdig_fun+0x1a>
 80071e8:	3847      	subs	r0, #71	; 0x47
 80071ea:	e7f7      	b.n	80071dc <__hexdig_fun+0xa>
 80071ec:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80071f0:	2b05      	cmp	r3, #5
 80071f2:	d801      	bhi.n	80071f8 <__hexdig_fun+0x26>
 80071f4:	3827      	subs	r0, #39	; 0x27
 80071f6:	e7f1      	b.n	80071dc <__hexdig_fun+0xa>
 80071f8:	2000      	movs	r0, #0
 80071fa:	4770      	bx	lr

080071fc <__gethex>:
 80071fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007200:	ed2d 8b02 	vpush	{d8}
 8007204:	b089      	sub	sp, #36	; 0x24
 8007206:	ee08 0a10 	vmov	s16, r0
 800720a:	9304      	str	r3, [sp, #16]
 800720c:	4bb4      	ldr	r3, [pc, #720]	; (80074e0 <__gethex+0x2e4>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	9301      	str	r3, [sp, #4]
 8007212:	4618      	mov	r0, r3
 8007214:	468b      	mov	fp, r1
 8007216:	4690      	mov	r8, r2
 8007218:	f7f8 ffec 	bl	80001f4 <strlen>
 800721c:	9b01      	ldr	r3, [sp, #4]
 800721e:	f8db 2000 	ldr.w	r2, [fp]
 8007222:	4403      	add	r3, r0
 8007224:	4682      	mov	sl, r0
 8007226:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800722a:	9305      	str	r3, [sp, #20]
 800722c:	1c93      	adds	r3, r2, #2
 800722e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007232:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007236:	32fe      	adds	r2, #254	; 0xfe
 8007238:	18d1      	adds	r1, r2, r3
 800723a:	461f      	mov	r7, r3
 800723c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007240:	9100      	str	r1, [sp, #0]
 8007242:	2830      	cmp	r0, #48	; 0x30
 8007244:	d0f8      	beq.n	8007238 <__gethex+0x3c>
 8007246:	f7ff ffc4 	bl	80071d2 <__hexdig_fun>
 800724a:	4604      	mov	r4, r0
 800724c:	2800      	cmp	r0, #0
 800724e:	d13a      	bne.n	80072c6 <__gethex+0xca>
 8007250:	9901      	ldr	r1, [sp, #4]
 8007252:	4652      	mov	r2, sl
 8007254:	4638      	mov	r0, r7
 8007256:	f7fe fd66 	bl	8005d26 <strncmp>
 800725a:	4605      	mov	r5, r0
 800725c:	2800      	cmp	r0, #0
 800725e:	d168      	bne.n	8007332 <__gethex+0x136>
 8007260:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007264:	eb07 060a 	add.w	r6, r7, sl
 8007268:	f7ff ffb3 	bl	80071d2 <__hexdig_fun>
 800726c:	2800      	cmp	r0, #0
 800726e:	d062      	beq.n	8007336 <__gethex+0x13a>
 8007270:	4633      	mov	r3, r6
 8007272:	7818      	ldrb	r0, [r3, #0]
 8007274:	2830      	cmp	r0, #48	; 0x30
 8007276:	461f      	mov	r7, r3
 8007278:	f103 0301 	add.w	r3, r3, #1
 800727c:	d0f9      	beq.n	8007272 <__gethex+0x76>
 800727e:	f7ff ffa8 	bl	80071d2 <__hexdig_fun>
 8007282:	2301      	movs	r3, #1
 8007284:	fab0 f480 	clz	r4, r0
 8007288:	0964      	lsrs	r4, r4, #5
 800728a:	4635      	mov	r5, r6
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	463a      	mov	r2, r7
 8007290:	4616      	mov	r6, r2
 8007292:	3201      	adds	r2, #1
 8007294:	7830      	ldrb	r0, [r6, #0]
 8007296:	f7ff ff9c 	bl	80071d2 <__hexdig_fun>
 800729a:	2800      	cmp	r0, #0
 800729c:	d1f8      	bne.n	8007290 <__gethex+0x94>
 800729e:	9901      	ldr	r1, [sp, #4]
 80072a0:	4652      	mov	r2, sl
 80072a2:	4630      	mov	r0, r6
 80072a4:	f7fe fd3f 	bl	8005d26 <strncmp>
 80072a8:	b980      	cbnz	r0, 80072cc <__gethex+0xd0>
 80072aa:	b94d      	cbnz	r5, 80072c0 <__gethex+0xc4>
 80072ac:	eb06 050a 	add.w	r5, r6, sl
 80072b0:	462a      	mov	r2, r5
 80072b2:	4616      	mov	r6, r2
 80072b4:	3201      	adds	r2, #1
 80072b6:	7830      	ldrb	r0, [r6, #0]
 80072b8:	f7ff ff8b 	bl	80071d2 <__hexdig_fun>
 80072bc:	2800      	cmp	r0, #0
 80072be:	d1f8      	bne.n	80072b2 <__gethex+0xb6>
 80072c0:	1bad      	subs	r5, r5, r6
 80072c2:	00ad      	lsls	r5, r5, #2
 80072c4:	e004      	b.n	80072d0 <__gethex+0xd4>
 80072c6:	2400      	movs	r4, #0
 80072c8:	4625      	mov	r5, r4
 80072ca:	e7e0      	b.n	800728e <__gethex+0x92>
 80072cc:	2d00      	cmp	r5, #0
 80072ce:	d1f7      	bne.n	80072c0 <__gethex+0xc4>
 80072d0:	7833      	ldrb	r3, [r6, #0]
 80072d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80072d6:	2b50      	cmp	r3, #80	; 0x50
 80072d8:	d13b      	bne.n	8007352 <__gethex+0x156>
 80072da:	7873      	ldrb	r3, [r6, #1]
 80072dc:	2b2b      	cmp	r3, #43	; 0x2b
 80072de:	d02c      	beq.n	800733a <__gethex+0x13e>
 80072e0:	2b2d      	cmp	r3, #45	; 0x2d
 80072e2:	d02e      	beq.n	8007342 <__gethex+0x146>
 80072e4:	1c71      	adds	r1, r6, #1
 80072e6:	f04f 0900 	mov.w	r9, #0
 80072ea:	7808      	ldrb	r0, [r1, #0]
 80072ec:	f7ff ff71 	bl	80071d2 <__hexdig_fun>
 80072f0:	1e43      	subs	r3, r0, #1
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	2b18      	cmp	r3, #24
 80072f6:	d82c      	bhi.n	8007352 <__gethex+0x156>
 80072f8:	f1a0 0210 	sub.w	r2, r0, #16
 80072fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007300:	f7ff ff67 	bl	80071d2 <__hexdig_fun>
 8007304:	1e43      	subs	r3, r0, #1
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b18      	cmp	r3, #24
 800730a:	d91d      	bls.n	8007348 <__gethex+0x14c>
 800730c:	f1b9 0f00 	cmp.w	r9, #0
 8007310:	d000      	beq.n	8007314 <__gethex+0x118>
 8007312:	4252      	negs	r2, r2
 8007314:	4415      	add	r5, r2
 8007316:	f8cb 1000 	str.w	r1, [fp]
 800731a:	b1e4      	cbz	r4, 8007356 <__gethex+0x15a>
 800731c:	9b00      	ldr	r3, [sp, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	bf14      	ite	ne
 8007322:	2700      	movne	r7, #0
 8007324:	2706      	moveq	r7, #6
 8007326:	4638      	mov	r0, r7
 8007328:	b009      	add	sp, #36	; 0x24
 800732a:	ecbd 8b02 	vpop	{d8}
 800732e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007332:	463e      	mov	r6, r7
 8007334:	4625      	mov	r5, r4
 8007336:	2401      	movs	r4, #1
 8007338:	e7ca      	b.n	80072d0 <__gethex+0xd4>
 800733a:	f04f 0900 	mov.w	r9, #0
 800733e:	1cb1      	adds	r1, r6, #2
 8007340:	e7d3      	b.n	80072ea <__gethex+0xee>
 8007342:	f04f 0901 	mov.w	r9, #1
 8007346:	e7fa      	b.n	800733e <__gethex+0x142>
 8007348:	230a      	movs	r3, #10
 800734a:	fb03 0202 	mla	r2, r3, r2, r0
 800734e:	3a10      	subs	r2, #16
 8007350:	e7d4      	b.n	80072fc <__gethex+0x100>
 8007352:	4631      	mov	r1, r6
 8007354:	e7df      	b.n	8007316 <__gethex+0x11a>
 8007356:	1bf3      	subs	r3, r6, r7
 8007358:	3b01      	subs	r3, #1
 800735a:	4621      	mov	r1, r4
 800735c:	2b07      	cmp	r3, #7
 800735e:	dc0b      	bgt.n	8007378 <__gethex+0x17c>
 8007360:	ee18 0a10 	vmov	r0, s16
 8007364:	f000 fad8 	bl	8007918 <_Balloc>
 8007368:	4604      	mov	r4, r0
 800736a:	b940      	cbnz	r0, 800737e <__gethex+0x182>
 800736c:	4b5d      	ldr	r3, [pc, #372]	; (80074e4 <__gethex+0x2e8>)
 800736e:	4602      	mov	r2, r0
 8007370:	21de      	movs	r1, #222	; 0xde
 8007372:	485d      	ldr	r0, [pc, #372]	; (80074e8 <__gethex+0x2ec>)
 8007374:	f7fe f83e 	bl	80053f4 <__assert_func>
 8007378:	3101      	adds	r1, #1
 800737a:	105b      	asrs	r3, r3, #1
 800737c:	e7ee      	b.n	800735c <__gethex+0x160>
 800737e:	f100 0914 	add.w	r9, r0, #20
 8007382:	f04f 0b00 	mov.w	fp, #0
 8007386:	f1ca 0301 	rsb	r3, sl, #1
 800738a:	f8cd 9008 	str.w	r9, [sp, #8]
 800738e:	f8cd b000 	str.w	fp, [sp]
 8007392:	9306      	str	r3, [sp, #24]
 8007394:	42b7      	cmp	r7, r6
 8007396:	d340      	bcc.n	800741a <__gethex+0x21e>
 8007398:	9802      	ldr	r0, [sp, #8]
 800739a:	9b00      	ldr	r3, [sp, #0]
 800739c:	f840 3b04 	str.w	r3, [r0], #4
 80073a0:	eba0 0009 	sub.w	r0, r0, r9
 80073a4:	1080      	asrs	r0, r0, #2
 80073a6:	0146      	lsls	r6, r0, #5
 80073a8:	6120      	str	r0, [r4, #16]
 80073aa:	4618      	mov	r0, r3
 80073ac:	f000 fba6 	bl	8007afc <__hi0bits>
 80073b0:	1a30      	subs	r0, r6, r0
 80073b2:	f8d8 6000 	ldr.w	r6, [r8]
 80073b6:	42b0      	cmp	r0, r6
 80073b8:	dd63      	ble.n	8007482 <__gethex+0x286>
 80073ba:	1b87      	subs	r7, r0, r6
 80073bc:	4639      	mov	r1, r7
 80073be:	4620      	mov	r0, r4
 80073c0:	f000 ff4a 	bl	8008258 <__any_on>
 80073c4:	4682      	mov	sl, r0
 80073c6:	b1a8      	cbz	r0, 80073f4 <__gethex+0x1f8>
 80073c8:	1e7b      	subs	r3, r7, #1
 80073ca:	1159      	asrs	r1, r3, #5
 80073cc:	f003 021f 	and.w	r2, r3, #31
 80073d0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80073d4:	f04f 0a01 	mov.w	sl, #1
 80073d8:	fa0a f202 	lsl.w	r2, sl, r2
 80073dc:	420a      	tst	r2, r1
 80073de:	d009      	beq.n	80073f4 <__gethex+0x1f8>
 80073e0:	4553      	cmp	r3, sl
 80073e2:	dd05      	ble.n	80073f0 <__gethex+0x1f4>
 80073e4:	1eb9      	subs	r1, r7, #2
 80073e6:	4620      	mov	r0, r4
 80073e8:	f000 ff36 	bl	8008258 <__any_on>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d145      	bne.n	800747c <__gethex+0x280>
 80073f0:	f04f 0a02 	mov.w	sl, #2
 80073f4:	4639      	mov	r1, r7
 80073f6:	4620      	mov	r0, r4
 80073f8:	f7ff fe99 	bl	800712e <rshift>
 80073fc:	443d      	add	r5, r7
 80073fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007402:	42ab      	cmp	r3, r5
 8007404:	da4c      	bge.n	80074a0 <__gethex+0x2a4>
 8007406:	ee18 0a10 	vmov	r0, s16
 800740a:	4621      	mov	r1, r4
 800740c:	f000 fac4 	bl	8007998 <_Bfree>
 8007410:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007412:	2300      	movs	r3, #0
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	27a3      	movs	r7, #163	; 0xa3
 8007418:	e785      	b.n	8007326 <__gethex+0x12a>
 800741a:	1e73      	subs	r3, r6, #1
 800741c:	9a05      	ldr	r2, [sp, #20]
 800741e:	9303      	str	r3, [sp, #12]
 8007420:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007424:	4293      	cmp	r3, r2
 8007426:	d019      	beq.n	800745c <__gethex+0x260>
 8007428:	f1bb 0f20 	cmp.w	fp, #32
 800742c:	d107      	bne.n	800743e <__gethex+0x242>
 800742e:	9b02      	ldr	r3, [sp, #8]
 8007430:	9a00      	ldr	r2, [sp, #0]
 8007432:	f843 2b04 	str.w	r2, [r3], #4
 8007436:	9302      	str	r3, [sp, #8]
 8007438:	2300      	movs	r3, #0
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	469b      	mov	fp, r3
 800743e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007442:	f7ff fec6 	bl	80071d2 <__hexdig_fun>
 8007446:	9b00      	ldr	r3, [sp, #0]
 8007448:	f000 000f 	and.w	r0, r0, #15
 800744c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007450:	4303      	orrs	r3, r0
 8007452:	9300      	str	r3, [sp, #0]
 8007454:	f10b 0b04 	add.w	fp, fp, #4
 8007458:	9b03      	ldr	r3, [sp, #12]
 800745a:	e00d      	b.n	8007478 <__gethex+0x27c>
 800745c:	9b03      	ldr	r3, [sp, #12]
 800745e:	9a06      	ldr	r2, [sp, #24]
 8007460:	4413      	add	r3, r2
 8007462:	42bb      	cmp	r3, r7
 8007464:	d3e0      	bcc.n	8007428 <__gethex+0x22c>
 8007466:	4618      	mov	r0, r3
 8007468:	9901      	ldr	r1, [sp, #4]
 800746a:	9307      	str	r3, [sp, #28]
 800746c:	4652      	mov	r2, sl
 800746e:	f7fe fc5a 	bl	8005d26 <strncmp>
 8007472:	9b07      	ldr	r3, [sp, #28]
 8007474:	2800      	cmp	r0, #0
 8007476:	d1d7      	bne.n	8007428 <__gethex+0x22c>
 8007478:	461e      	mov	r6, r3
 800747a:	e78b      	b.n	8007394 <__gethex+0x198>
 800747c:	f04f 0a03 	mov.w	sl, #3
 8007480:	e7b8      	b.n	80073f4 <__gethex+0x1f8>
 8007482:	da0a      	bge.n	800749a <__gethex+0x29e>
 8007484:	1a37      	subs	r7, r6, r0
 8007486:	4621      	mov	r1, r4
 8007488:	ee18 0a10 	vmov	r0, s16
 800748c:	463a      	mov	r2, r7
 800748e:	f000 fc9f 	bl	8007dd0 <__lshift>
 8007492:	1bed      	subs	r5, r5, r7
 8007494:	4604      	mov	r4, r0
 8007496:	f100 0914 	add.w	r9, r0, #20
 800749a:	f04f 0a00 	mov.w	sl, #0
 800749e:	e7ae      	b.n	80073fe <__gethex+0x202>
 80074a0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80074a4:	42a8      	cmp	r0, r5
 80074a6:	dd72      	ble.n	800758e <__gethex+0x392>
 80074a8:	1b45      	subs	r5, r0, r5
 80074aa:	42ae      	cmp	r6, r5
 80074ac:	dc36      	bgt.n	800751c <__gethex+0x320>
 80074ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	d02a      	beq.n	800750c <__gethex+0x310>
 80074b6:	2b03      	cmp	r3, #3
 80074b8:	d02c      	beq.n	8007514 <__gethex+0x318>
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d11c      	bne.n	80074f8 <__gethex+0x2fc>
 80074be:	42ae      	cmp	r6, r5
 80074c0:	d11a      	bne.n	80074f8 <__gethex+0x2fc>
 80074c2:	2e01      	cmp	r6, #1
 80074c4:	d112      	bne.n	80074ec <__gethex+0x2f0>
 80074c6:	9a04      	ldr	r2, [sp, #16]
 80074c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80074cc:	6013      	str	r3, [r2, #0]
 80074ce:	2301      	movs	r3, #1
 80074d0:	6123      	str	r3, [r4, #16]
 80074d2:	f8c9 3000 	str.w	r3, [r9]
 80074d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80074d8:	2762      	movs	r7, #98	; 0x62
 80074da:	601c      	str	r4, [r3, #0]
 80074dc:	e723      	b.n	8007326 <__gethex+0x12a>
 80074de:	bf00      	nop
 80074e0:	08008aec 	.word	0x08008aec
 80074e4:	08008a74 	.word	0x08008a74
 80074e8:	08008a85 	.word	0x08008a85
 80074ec:	1e71      	subs	r1, r6, #1
 80074ee:	4620      	mov	r0, r4
 80074f0:	f000 feb2 	bl	8008258 <__any_on>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	d1e6      	bne.n	80074c6 <__gethex+0x2ca>
 80074f8:	ee18 0a10 	vmov	r0, s16
 80074fc:	4621      	mov	r1, r4
 80074fe:	f000 fa4b 	bl	8007998 <_Bfree>
 8007502:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007504:	2300      	movs	r3, #0
 8007506:	6013      	str	r3, [r2, #0]
 8007508:	2750      	movs	r7, #80	; 0x50
 800750a:	e70c      	b.n	8007326 <__gethex+0x12a>
 800750c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1f2      	bne.n	80074f8 <__gethex+0x2fc>
 8007512:	e7d8      	b.n	80074c6 <__gethex+0x2ca>
 8007514:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1d5      	bne.n	80074c6 <__gethex+0x2ca>
 800751a:	e7ed      	b.n	80074f8 <__gethex+0x2fc>
 800751c:	1e6f      	subs	r7, r5, #1
 800751e:	f1ba 0f00 	cmp.w	sl, #0
 8007522:	d131      	bne.n	8007588 <__gethex+0x38c>
 8007524:	b127      	cbz	r7, 8007530 <__gethex+0x334>
 8007526:	4639      	mov	r1, r7
 8007528:	4620      	mov	r0, r4
 800752a:	f000 fe95 	bl	8008258 <__any_on>
 800752e:	4682      	mov	sl, r0
 8007530:	117b      	asrs	r3, r7, #5
 8007532:	2101      	movs	r1, #1
 8007534:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007538:	f007 071f 	and.w	r7, r7, #31
 800753c:	fa01 f707 	lsl.w	r7, r1, r7
 8007540:	421f      	tst	r7, r3
 8007542:	4629      	mov	r1, r5
 8007544:	4620      	mov	r0, r4
 8007546:	bf18      	it	ne
 8007548:	f04a 0a02 	orrne.w	sl, sl, #2
 800754c:	1b76      	subs	r6, r6, r5
 800754e:	f7ff fdee 	bl	800712e <rshift>
 8007552:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007556:	2702      	movs	r7, #2
 8007558:	f1ba 0f00 	cmp.w	sl, #0
 800755c:	d048      	beq.n	80075f0 <__gethex+0x3f4>
 800755e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007562:	2b02      	cmp	r3, #2
 8007564:	d015      	beq.n	8007592 <__gethex+0x396>
 8007566:	2b03      	cmp	r3, #3
 8007568:	d017      	beq.n	800759a <__gethex+0x39e>
 800756a:	2b01      	cmp	r3, #1
 800756c:	d109      	bne.n	8007582 <__gethex+0x386>
 800756e:	f01a 0f02 	tst.w	sl, #2
 8007572:	d006      	beq.n	8007582 <__gethex+0x386>
 8007574:	f8d9 0000 	ldr.w	r0, [r9]
 8007578:	ea4a 0a00 	orr.w	sl, sl, r0
 800757c:	f01a 0f01 	tst.w	sl, #1
 8007580:	d10e      	bne.n	80075a0 <__gethex+0x3a4>
 8007582:	f047 0710 	orr.w	r7, r7, #16
 8007586:	e033      	b.n	80075f0 <__gethex+0x3f4>
 8007588:	f04f 0a01 	mov.w	sl, #1
 800758c:	e7d0      	b.n	8007530 <__gethex+0x334>
 800758e:	2701      	movs	r7, #1
 8007590:	e7e2      	b.n	8007558 <__gethex+0x35c>
 8007592:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007594:	f1c3 0301 	rsb	r3, r3, #1
 8007598:	9315      	str	r3, [sp, #84]	; 0x54
 800759a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800759c:	2b00      	cmp	r3, #0
 800759e:	d0f0      	beq.n	8007582 <__gethex+0x386>
 80075a0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80075a4:	f104 0314 	add.w	r3, r4, #20
 80075a8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80075ac:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80075b0:	f04f 0c00 	mov.w	ip, #0
 80075b4:	4618      	mov	r0, r3
 80075b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80075ba:	f1b2 3fff 	cmp.w	r2, #4294967295
 80075be:	d01c      	beq.n	80075fa <__gethex+0x3fe>
 80075c0:	3201      	adds	r2, #1
 80075c2:	6002      	str	r2, [r0, #0]
 80075c4:	2f02      	cmp	r7, #2
 80075c6:	f104 0314 	add.w	r3, r4, #20
 80075ca:	d13f      	bne.n	800764c <__gethex+0x450>
 80075cc:	f8d8 2000 	ldr.w	r2, [r8]
 80075d0:	3a01      	subs	r2, #1
 80075d2:	42b2      	cmp	r2, r6
 80075d4:	d10a      	bne.n	80075ec <__gethex+0x3f0>
 80075d6:	1171      	asrs	r1, r6, #5
 80075d8:	2201      	movs	r2, #1
 80075da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80075de:	f006 061f 	and.w	r6, r6, #31
 80075e2:	fa02 f606 	lsl.w	r6, r2, r6
 80075e6:	421e      	tst	r6, r3
 80075e8:	bf18      	it	ne
 80075ea:	4617      	movne	r7, r2
 80075ec:	f047 0720 	orr.w	r7, r7, #32
 80075f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075f2:	601c      	str	r4, [r3, #0]
 80075f4:	9b04      	ldr	r3, [sp, #16]
 80075f6:	601d      	str	r5, [r3, #0]
 80075f8:	e695      	b.n	8007326 <__gethex+0x12a>
 80075fa:	4299      	cmp	r1, r3
 80075fc:	f843 cc04 	str.w	ip, [r3, #-4]
 8007600:	d8d8      	bhi.n	80075b4 <__gethex+0x3b8>
 8007602:	68a3      	ldr	r3, [r4, #8]
 8007604:	459b      	cmp	fp, r3
 8007606:	db19      	blt.n	800763c <__gethex+0x440>
 8007608:	6861      	ldr	r1, [r4, #4]
 800760a:	ee18 0a10 	vmov	r0, s16
 800760e:	3101      	adds	r1, #1
 8007610:	f000 f982 	bl	8007918 <_Balloc>
 8007614:	4681      	mov	r9, r0
 8007616:	b918      	cbnz	r0, 8007620 <__gethex+0x424>
 8007618:	4b1a      	ldr	r3, [pc, #104]	; (8007684 <__gethex+0x488>)
 800761a:	4602      	mov	r2, r0
 800761c:	2184      	movs	r1, #132	; 0x84
 800761e:	e6a8      	b.n	8007372 <__gethex+0x176>
 8007620:	6922      	ldr	r2, [r4, #16]
 8007622:	3202      	adds	r2, #2
 8007624:	f104 010c 	add.w	r1, r4, #12
 8007628:	0092      	lsls	r2, r2, #2
 800762a:	300c      	adds	r0, #12
 800762c:	f7fd ff64 	bl	80054f8 <memcpy>
 8007630:	4621      	mov	r1, r4
 8007632:	ee18 0a10 	vmov	r0, s16
 8007636:	f000 f9af 	bl	8007998 <_Bfree>
 800763a:	464c      	mov	r4, r9
 800763c:	6923      	ldr	r3, [r4, #16]
 800763e:	1c5a      	adds	r2, r3, #1
 8007640:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007644:	6122      	str	r2, [r4, #16]
 8007646:	2201      	movs	r2, #1
 8007648:	615a      	str	r2, [r3, #20]
 800764a:	e7bb      	b.n	80075c4 <__gethex+0x3c8>
 800764c:	6922      	ldr	r2, [r4, #16]
 800764e:	455a      	cmp	r2, fp
 8007650:	dd0b      	ble.n	800766a <__gethex+0x46e>
 8007652:	2101      	movs	r1, #1
 8007654:	4620      	mov	r0, r4
 8007656:	f7ff fd6a 	bl	800712e <rshift>
 800765a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800765e:	3501      	adds	r5, #1
 8007660:	42ab      	cmp	r3, r5
 8007662:	f6ff aed0 	blt.w	8007406 <__gethex+0x20a>
 8007666:	2701      	movs	r7, #1
 8007668:	e7c0      	b.n	80075ec <__gethex+0x3f0>
 800766a:	f016 061f 	ands.w	r6, r6, #31
 800766e:	d0fa      	beq.n	8007666 <__gethex+0x46a>
 8007670:	4453      	add	r3, sl
 8007672:	f1c6 0620 	rsb	r6, r6, #32
 8007676:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800767a:	f000 fa3f 	bl	8007afc <__hi0bits>
 800767e:	42b0      	cmp	r0, r6
 8007680:	dbe7      	blt.n	8007652 <__gethex+0x456>
 8007682:	e7f0      	b.n	8007666 <__gethex+0x46a>
 8007684:	08008a74 	.word	0x08008a74

08007688 <L_shift>:
 8007688:	f1c2 0208 	rsb	r2, r2, #8
 800768c:	0092      	lsls	r2, r2, #2
 800768e:	b570      	push	{r4, r5, r6, lr}
 8007690:	f1c2 0620 	rsb	r6, r2, #32
 8007694:	6843      	ldr	r3, [r0, #4]
 8007696:	6804      	ldr	r4, [r0, #0]
 8007698:	fa03 f506 	lsl.w	r5, r3, r6
 800769c:	432c      	orrs	r4, r5
 800769e:	40d3      	lsrs	r3, r2
 80076a0:	6004      	str	r4, [r0, #0]
 80076a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80076a6:	4288      	cmp	r0, r1
 80076a8:	d3f4      	bcc.n	8007694 <L_shift+0xc>
 80076aa:	bd70      	pop	{r4, r5, r6, pc}

080076ac <__match>:
 80076ac:	b530      	push	{r4, r5, lr}
 80076ae:	6803      	ldr	r3, [r0, #0]
 80076b0:	3301      	adds	r3, #1
 80076b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076b6:	b914      	cbnz	r4, 80076be <__match+0x12>
 80076b8:	6003      	str	r3, [r0, #0]
 80076ba:	2001      	movs	r0, #1
 80076bc:	bd30      	pop	{r4, r5, pc}
 80076be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80076c6:	2d19      	cmp	r5, #25
 80076c8:	bf98      	it	ls
 80076ca:	3220      	addls	r2, #32
 80076cc:	42a2      	cmp	r2, r4
 80076ce:	d0f0      	beq.n	80076b2 <__match+0x6>
 80076d0:	2000      	movs	r0, #0
 80076d2:	e7f3      	b.n	80076bc <__match+0x10>

080076d4 <__hexnan>:
 80076d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076d8:	680b      	ldr	r3, [r1, #0]
 80076da:	115e      	asrs	r6, r3, #5
 80076dc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80076e0:	f013 031f 	ands.w	r3, r3, #31
 80076e4:	b087      	sub	sp, #28
 80076e6:	bf18      	it	ne
 80076e8:	3604      	addne	r6, #4
 80076ea:	2500      	movs	r5, #0
 80076ec:	1f37      	subs	r7, r6, #4
 80076ee:	4690      	mov	r8, r2
 80076f0:	6802      	ldr	r2, [r0, #0]
 80076f2:	9301      	str	r3, [sp, #4]
 80076f4:	4682      	mov	sl, r0
 80076f6:	f846 5c04 	str.w	r5, [r6, #-4]
 80076fa:	46b9      	mov	r9, r7
 80076fc:	463c      	mov	r4, r7
 80076fe:	9502      	str	r5, [sp, #8]
 8007700:	46ab      	mov	fp, r5
 8007702:	7851      	ldrb	r1, [r2, #1]
 8007704:	1c53      	adds	r3, r2, #1
 8007706:	9303      	str	r3, [sp, #12]
 8007708:	b341      	cbz	r1, 800775c <__hexnan+0x88>
 800770a:	4608      	mov	r0, r1
 800770c:	9205      	str	r2, [sp, #20]
 800770e:	9104      	str	r1, [sp, #16]
 8007710:	f7ff fd5f 	bl	80071d2 <__hexdig_fun>
 8007714:	2800      	cmp	r0, #0
 8007716:	d14f      	bne.n	80077b8 <__hexnan+0xe4>
 8007718:	9904      	ldr	r1, [sp, #16]
 800771a:	9a05      	ldr	r2, [sp, #20]
 800771c:	2920      	cmp	r1, #32
 800771e:	d818      	bhi.n	8007752 <__hexnan+0x7e>
 8007720:	9b02      	ldr	r3, [sp, #8]
 8007722:	459b      	cmp	fp, r3
 8007724:	dd13      	ble.n	800774e <__hexnan+0x7a>
 8007726:	454c      	cmp	r4, r9
 8007728:	d206      	bcs.n	8007738 <__hexnan+0x64>
 800772a:	2d07      	cmp	r5, #7
 800772c:	dc04      	bgt.n	8007738 <__hexnan+0x64>
 800772e:	462a      	mov	r2, r5
 8007730:	4649      	mov	r1, r9
 8007732:	4620      	mov	r0, r4
 8007734:	f7ff ffa8 	bl	8007688 <L_shift>
 8007738:	4544      	cmp	r4, r8
 800773a:	d950      	bls.n	80077de <__hexnan+0x10a>
 800773c:	2300      	movs	r3, #0
 800773e:	f1a4 0904 	sub.w	r9, r4, #4
 8007742:	f844 3c04 	str.w	r3, [r4, #-4]
 8007746:	f8cd b008 	str.w	fp, [sp, #8]
 800774a:	464c      	mov	r4, r9
 800774c:	461d      	mov	r5, r3
 800774e:	9a03      	ldr	r2, [sp, #12]
 8007750:	e7d7      	b.n	8007702 <__hexnan+0x2e>
 8007752:	2929      	cmp	r1, #41	; 0x29
 8007754:	d156      	bne.n	8007804 <__hexnan+0x130>
 8007756:	3202      	adds	r2, #2
 8007758:	f8ca 2000 	str.w	r2, [sl]
 800775c:	f1bb 0f00 	cmp.w	fp, #0
 8007760:	d050      	beq.n	8007804 <__hexnan+0x130>
 8007762:	454c      	cmp	r4, r9
 8007764:	d206      	bcs.n	8007774 <__hexnan+0xa0>
 8007766:	2d07      	cmp	r5, #7
 8007768:	dc04      	bgt.n	8007774 <__hexnan+0xa0>
 800776a:	462a      	mov	r2, r5
 800776c:	4649      	mov	r1, r9
 800776e:	4620      	mov	r0, r4
 8007770:	f7ff ff8a 	bl	8007688 <L_shift>
 8007774:	4544      	cmp	r4, r8
 8007776:	d934      	bls.n	80077e2 <__hexnan+0x10e>
 8007778:	f1a8 0204 	sub.w	r2, r8, #4
 800777c:	4623      	mov	r3, r4
 800777e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007782:	f842 1f04 	str.w	r1, [r2, #4]!
 8007786:	429f      	cmp	r7, r3
 8007788:	d2f9      	bcs.n	800777e <__hexnan+0xaa>
 800778a:	1b3b      	subs	r3, r7, r4
 800778c:	f023 0303 	bic.w	r3, r3, #3
 8007790:	3304      	adds	r3, #4
 8007792:	3401      	adds	r4, #1
 8007794:	3e03      	subs	r6, #3
 8007796:	42b4      	cmp	r4, r6
 8007798:	bf88      	it	hi
 800779a:	2304      	movhi	r3, #4
 800779c:	4443      	add	r3, r8
 800779e:	2200      	movs	r2, #0
 80077a0:	f843 2b04 	str.w	r2, [r3], #4
 80077a4:	429f      	cmp	r7, r3
 80077a6:	d2fb      	bcs.n	80077a0 <__hexnan+0xcc>
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	b91b      	cbnz	r3, 80077b4 <__hexnan+0xe0>
 80077ac:	4547      	cmp	r7, r8
 80077ae:	d127      	bne.n	8007800 <__hexnan+0x12c>
 80077b0:	2301      	movs	r3, #1
 80077b2:	603b      	str	r3, [r7, #0]
 80077b4:	2005      	movs	r0, #5
 80077b6:	e026      	b.n	8007806 <__hexnan+0x132>
 80077b8:	3501      	adds	r5, #1
 80077ba:	2d08      	cmp	r5, #8
 80077bc:	f10b 0b01 	add.w	fp, fp, #1
 80077c0:	dd06      	ble.n	80077d0 <__hexnan+0xfc>
 80077c2:	4544      	cmp	r4, r8
 80077c4:	d9c3      	bls.n	800774e <__hexnan+0x7a>
 80077c6:	2300      	movs	r3, #0
 80077c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80077cc:	2501      	movs	r5, #1
 80077ce:	3c04      	subs	r4, #4
 80077d0:	6822      	ldr	r2, [r4, #0]
 80077d2:	f000 000f 	and.w	r0, r0, #15
 80077d6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80077da:	6022      	str	r2, [r4, #0]
 80077dc:	e7b7      	b.n	800774e <__hexnan+0x7a>
 80077de:	2508      	movs	r5, #8
 80077e0:	e7b5      	b.n	800774e <__hexnan+0x7a>
 80077e2:	9b01      	ldr	r3, [sp, #4]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d0df      	beq.n	80077a8 <__hexnan+0xd4>
 80077e8:	f04f 32ff 	mov.w	r2, #4294967295
 80077ec:	f1c3 0320 	rsb	r3, r3, #32
 80077f0:	fa22 f303 	lsr.w	r3, r2, r3
 80077f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80077f8:	401a      	ands	r2, r3
 80077fa:	f846 2c04 	str.w	r2, [r6, #-4]
 80077fe:	e7d3      	b.n	80077a8 <__hexnan+0xd4>
 8007800:	3f04      	subs	r7, #4
 8007802:	e7d1      	b.n	80077a8 <__hexnan+0xd4>
 8007804:	2004      	movs	r0, #4
 8007806:	b007      	add	sp, #28
 8007808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800780c <__retarget_lock_init_recursive>:
 800780c:	4770      	bx	lr

0800780e <__retarget_lock_acquire_recursive>:
 800780e:	4770      	bx	lr

08007810 <__retarget_lock_release_recursive>:
 8007810:	4770      	bx	lr

08007812 <__swhatbuf_r>:
 8007812:	b570      	push	{r4, r5, r6, lr}
 8007814:	460e      	mov	r6, r1
 8007816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800781a:	2900      	cmp	r1, #0
 800781c:	b096      	sub	sp, #88	; 0x58
 800781e:	4614      	mov	r4, r2
 8007820:	461d      	mov	r5, r3
 8007822:	da08      	bge.n	8007836 <__swhatbuf_r+0x24>
 8007824:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	602a      	str	r2, [r5, #0]
 800782c:	061a      	lsls	r2, r3, #24
 800782e:	d410      	bmi.n	8007852 <__swhatbuf_r+0x40>
 8007830:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007834:	e00e      	b.n	8007854 <__swhatbuf_r+0x42>
 8007836:	466a      	mov	r2, sp
 8007838:	f000 fdf0 	bl	800841c <_fstat_r>
 800783c:	2800      	cmp	r0, #0
 800783e:	dbf1      	blt.n	8007824 <__swhatbuf_r+0x12>
 8007840:	9a01      	ldr	r2, [sp, #4]
 8007842:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007846:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800784a:	425a      	negs	r2, r3
 800784c:	415a      	adcs	r2, r3
 800784e:	602a      	str	r2, [r5, #0]
 8007850:	e7ee      	b.n	8007830 <__swhatbuf_r+0x1e>
 8007852:	2340      	movs	r3, #64	; 0x40
 8007854:	2000      	movs	r0, #0
 8007856:	6023      	str	r3, [r4, #0]
 8007858:	b016      	add	sp, #88	; 0x58
 800785a:	bd70      	pop	{r4, r5, r6, pc}

0800785c <__smakebuf_r>:
 800785c:	898b      	ldrh	r3, [r1, #12]
 800785e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007860:	079d      	lsls	r5, r3, #30
 8007862:	4606      	mov	r6, r0
 8007864:	460c      	mov	r4, r1
 8007866:	d507      	bpl.n	8007878 <__smakebuf_r+0x1c>
 8007868:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800786c:	6023      	str	r3, [r4, #0]
 800786e:	6123      	str	r3, [r4, #16]
 8007870:	2301      	movs	r3, #1
 8007872:	6163      	str	r3, [r4, #20]
 8007874:	b002      	add	sp, #8
 8007876:	bd70      	pop	{r4, r5, r6, pc}
 8007878:	ab01      	add	r3, sp, #4
 800787a:	466a      	mov	r2, sp
 800787c:	f7ff ffc9 	bl	8007812 <__swhatbuf_r>
 8007880:	9900      	ldr	r1, [sp, #0]
 8007882:	4605      	mov	r5, r0
 8007884:	4630      	mov	r0, r6
 8007886:	f7fd fecf 	bl	8005628 <_malloc_r>
 800788a:	b948      	cbnz	r0, 80078a0 <__smakebuf_r+0x44>
 800788c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007890:	059a      	lsls	r2, r3, #22
 8007892:	d4ef      	bmi.n	8007874 <__smakebuf_r+0x18>
 8007894:	f023 0303 	bic.w	r3, r3, #3
 8007898:	f043 0302 	orr.w	r3, r3, #2
 800789c:	81a3      	strh	r3, [r4, #12]
 800789e:	e7e3      	b.n	8007868 <__smakebuf_r+0xc>
 80078a0:	4b0d      	ldr	r3, [pc, #52]	; (80078d8 <__smakebuf_r+0x7c>)
 80078a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80078a4:	89a3      	ldrh	r3, [r4, #12]
 80078a6:	6020      	str	r0, [r4, #0]
 80078a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078ac:	81a3      	strh	r3, [r4, #12]
 80078ae:	9b00      	ldr	r3, [sp, #0]
 80078b0:	6163      	str	r3, [r4, #20]
 80078b2:	9b01      	ldr	r3, [sp, #4]
 80078b4:	6120      	str	r0, [r4, #16]
 80078b6:	b15b      	cbz	r3, 80078d0 <__smakebuf_r+0x74>
 80078b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078bc:	4630      	mov	r0, r6
 80078be:	f000 fdbf 	bl	8008440 <_isatty_r>
 80078c2:	b128      	cbz	r0, 80078d0 <__smakebuf_r+0x74>
 80078c4:	89a3      	ldrh	r3, [r4, #12]
 80078c6:	f023 0303 	bic.w	r3, r3, #3
 80078ca:	f043 0301 	orr.w	r3, r3, #1
 80078ce:	81a3      	strh	r3, [r4, #12]
 80078d0:	89a0      	ldrh	r0, [r4, #12]
 80078d2:	4305      	orrs	r5, r0
 80078d4:	81a5      	strh	r5, [r4, #12]
 80078d6:	e7cd      	b.n	8007874 <__smakebuf_r+0x18>
 80078d8:	08006f8d 	.word	0x08006f8d

080078dc <__ascii_mbtowc>:
 80078dc:	b082      	sub	sp, #8
 80078de:	b901      	cbnz	r1, 80078e2 <__ascii_mbtowc+0x6>
 80078e0:	a901      	add	r1, sp, #4
 80078e2:	b142      	cbz	r2, 80078f6 <__ascii_mbtowc+0x1a>
 80078e4:	b14b      	cbz	r3, 80078fa <__ascii_mbtowc+0x1e>
 80078e6:	7813      	ldrb	r3, [r2, #0]
 80078e8:	600b      	str	r3, [r1, #0]
 80078ea:	7812      	ldrb	r2, [r2, #0]
 80078ec:	1e10      	subs	r0, r2, #0
 80078ee:	bf18      	it	ne
 80078f0:	2001      	movne	r0, #1
 80078f2:	b002      	add	sp, #8
 80078f4:	4770      	bx	lr
 80078f6:	4610      	mov	r0, r2
 80078f8:	e7fb      	b.n	80078f2 <__ascii_mbtowc+0x16>
 80078fa:	f06f 0001 	mvn.w	r0, #1
 80078fe:	e7f8      	b.n	80078f2 <__ascii_mbtowc+0x16>

08007900 <__malloc_lock>:
 8007900:	4801      	ldr	r0, [pc, #4]	; (8007908 <__malloc_lock+0x8>)
 8007902:	f7ff bf84 	b.w	800780e <__retarget_lock_acquire_recursive>
 8007906:	bf00      	nop
 8007908:	20000580 	.word	0x20000580

0800790c <__malloc_unlock>:
 800790c:	4801      	ldr	r0, [pc, #4]	; (8007914 <__malloc_unlock+0x8>)
 800790e:	f7ff bf7f 	b.w	8007810 <__retarget_lock_release_recursive>
 8007912:	bf00      	nop
 8007914:	20000580 	.word	0x20000580

08007918 <_Balloc>:
 8007918:	b570      	push	{r4, r5, r6, lr}
 800791a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800791c:	4604      	mov	r4, r0
 800791e:	460d      	mov	r5, r1
 8007920:	b976      	cbnz	r6, 8007940 <_Balloc+0x28>
 8007922:	2010      	movs	r0, #16
 8007924:	f7fd fdc8 	bl	80054b8 <malloc>
 8007928:	4602      	mov	r2, r0
 800792a:	6260      	str	r0, [r4, #36]	; 0x24
 800792c:	b920      	cbnz	r0, 8007938 <_Balloc+0x20>
 800792e:	4b18      	ldr	r3, [pc, #96]	; (8007990 <_Balloc+0x78>)
 8007930:	4818      	ldr	r0, [pc, #96]	; (8007994 <_Balloc+0x7c>)
 8007932:	2166      	movs	r1, #102	; 0x66
 8007934:	f7fd fd5e 	bl	80053f4 <__assert_func>
 8007938:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800793c:	6006      	str	r6, [r0, #0]
 800793e:	60c6      	str	r6, [r0, #12]
 8007940:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007942:	68f3      	ldr	r3, [r6, #12]
 8007944:	b183      	cbz	r3, 8007968 <_Balloc+0x50>
 8007946:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800794e:	b9b8      	cbnz	r0, 8007980 <_Balloc+0x68>
 8007950:	2101      	movs	r1, #1
 8007952:	fa01 f605 	lsl.w	r6, r1, r5
 8007956:	1d72      	adds	r2, r6, #5
 8007958:	0092      	lsls	r2, r2, #2
 800795a:	4620      	mov	r0, r4
 800795c:	f7fd fde2 	bl	8005524 <_calloc_r>
 8007960:	b160      	cbz	r0, 800797c <_Balloc+0x64>
 8007962:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007966:	e00e      	b.n	8007986 <_Balloc+0x6e>
 8007968:	2221      	movs	r2, #33	; 0x21
 800796a:	2104      	movs	r1, #4
 800796c:	4620      	mov	r0, r4
 800796e:	f7fd fdd9 	bl	8005524 <_calloc_r>
 8007972:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007974:	60f0      	str	r0, [r6, #12]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1e4      	bne.n	8007946 <_Balloc+0x2e>
 800797c:	2000      	movs	r0, #0
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	6802      	ldr	r2, [r0, #0]
 8007982:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007986:	2300      	movs	r3, #0
 8007988:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800798c:	e7f7      	b.n	800797e <_Balloc+0x66>
 800798e:	bf00      	nop
 8007990:	08008b00 	.word	0x08008b00
 8007994:	08008b17 	.word	0x08008b17

08007998 <_Bfree>:
 8007998:	b570      	push	{r4, r5, r6, lr}
 800799a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800799c:	4605      	mov	r5, r0
 800799e:	460c      	mov	r4, r1
 80079a0:	b976      	cbnz	r6, 80079c0 <_Bfree+0x28>
 80079a2:	2010      	movs	r0, #16
 80079a4:	f7fd fd88 	bl	80054b8 <malloc>
 80079a8:	4602      	mov	r2, r0
 80079aa:	6268      	str	r0, [r5, #36]	; 0x24
 80079ac:	b920      	cbnz	r0, 80079b8 <_Bfree+0x20>
 80079ae:	4b09      	ldr	r3, [pc, #36]	; (80079d4 <_Bfree+0x3c>)
 80079b0:	4809      	ldr	r0, [pc, #36]	; (80079d8 <_Bfree+0x40>)
 80079b2:	218a      	movs	r1, #138	; 0x8a
 80079b4:	f7fd fd1e 	bl	80053f4 <__assert_func>
 80079b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079bc:	6006      	str	r6, [r0, #0]
 80079be:	60c6      	str	r6, [r0, #12]
 80079c0:	b13c      	cbz	r4, 80079d2 <_Bfree+0x3a>
 80079c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80079c4:	6862      	ldr	r2, [r4, #4]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079cc:	6021      	str	r1, [r4, #0]
 80079ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079d2:	bd70      	pop	{r4, r5, r6, pc}
 80079d4:	08008b00 	.word	0x08008b00
 80079d8:	08008b17 	.word	0x08008b17

080079dc <__multadd>:
 80079dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e0:	690d      	ldr	r5, [r1, #16]
 80079e2:	4607      	mov	r7, r0
 80079e4:	460c      	mov	r4, r1
 80079e6:	461e      	mov	r6, r3
 80079e8:	f101 0c14 	add.w	ip, r1, #20
 80079ec:	2000      	movs	r0, #0
 80079ee:	f8dc 3000 	ldr.w	r3, [ip]
 80079f2:	b299      	uxth	r1, r3
 80079f4:	fb02 6101 	mla	r1, r2, r1, r6
 80079f8:	0c1e      	lsrs	r6, r3, #16
 80079fa:	0c0b      	lsrs	r3, r1, #16
 80079fc:	fb02 3306 	mla	r3, r2, r6, r3
 8007a00:	b289      	uxth	r1, r1
 8007a02:	3001      	adds	r0, #1
 8007a04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a08:	4285      	cmp	r5, r0
 8007a0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007a0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a12:	dcec      	bgt.n	80079ee <__multadd+0x12>
 8007a14:	b30e      	cbz	r6, 8007a5a <__multadd+0x7e>
 8007a16:	68a3      	ldr	r3, [r4, #8]
 8007a18:	42ab      	cmp	r3, r5
 8007a1a:	dc19      	bgt.n	8007a50 <__multadd+0x74>
 8007a1c:	6861      	ldr	r1, [r4, #4]
 8007a1e:	4638      	mov	r0, r7
 8007a20:	3101      	adds	r1, #1
 8007a22:	f7ff ff79 	bl	8007918 <_Balloc>
 8007a26:	4680      	mov	r8, r0
 8007a28:	b928      	cbnz	r0, 8007a36 <__multadd+0x5a>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	4b0c      	ldr	r3, [pc, #48]	; (8007a60 <__multadd+0x84>)
 8007a2e:	480d      	ldr	r0, [pc, #52]	; (8007a64 <__multadd+0x88>)
 8007a30:	21b5      	movs	r1, #181	; 0xb5
 8007a32:	f7fd fcdf 	bl	80053f4 <__assert_func>
 8007a36:	6922      	ldr	r2, [r4, #16]
 8007a38:	3202      	adds	r2, #2
 8007a3a:	f104 010c 	add.w	r1, r4, #12
 8007a3e:	0092      	lsls	r2, r2, #2
 8007a40:	300c      	adds	r0, #12
 8007a42:	f7fd fd59 	bl	80054f8 <memcpy>
 8007a46:	4621      	mov	r1, r4
 8007a48:	4638      	mov	r0, r7
 8007a4a:	f7ff ffa5 	bl	8007998 <_Bfree>
 8007a4e:	4644      	mov	r4, r8
 8007a50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a54:	3501      	adds	r5, #1
 8007a56:	615e      	str	r6, [r3, #20]
 8007a58:	6125      	str	r5, [r4, #16]
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a60:	08008a74 	.word	0x08008a74
 8007a64:	08008b17 	.word	0x08008b17

08007a68 <__s2b>:
 8007a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	4615      	mov	r5, r2
 8007a70:	461f      	mov	r7, r3
 8007a72:	2209      	movs	r2, #9
 8007a74:	3308      	adds	r3, #8
 8007a76:	4606      	mov	r6, r0
 8007a78:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a7c:	2100      	movs	r1, #0
 8007a7e:	2201      	movs	r2, #1
 8007a80:	429a      	cmp	r2, r3
 8007a82:	db09      	blt.n	8007a98 <__s2b+0x30>
 8007a84:	4630      	mov	r0, r6
 8007a86:	f7ff ff47 	bl	8007918 <_Balloc>
 8007a8a:	b940      	cbnz	r0, 8007a9e <__s2b+0x36>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	4b19      	ldr	r3, [pc, #100]	; (8007af4 <__s2b+0x8c>)
 8007a90:	4819      	ldr	r0, [pc, #100]	; (8007af8 <__s2b+0x90>)
 8007a92:	21ce      	movs	r1, #206	; 0xce
 8007a94:	f7fd fcae 	bl	80053f4 <__assert_func>
 8007a98:	0052      	lsls	r2, r2, #1
 8007a9a:	3101      	adds	r1, #1
 8007a9c:	e7f0      	b.n	8007a80 <__s2b+0x18>
 8007a9e:	9b08      	ldr	r3, [sp, #32]
 8007aa0:	6143      	str	r3, [r0, #20]
 8007aa2:	2d09      	cmp	r5, #9
 8007aa4:	f04f 0301 	mov.w	r3, #1
 8007aa8:	6103      	str	r3, [r0, #16]
 8007aaa:	dd16      	ble.n	8007ada <__s2b+0x72>
 8007aac:	f104 0909 	add.w	r9, r4, #9
 8007ab0:	46c8      	mov	r8, r9
 8007ab2:	442c      	add	r4, r5
 8007ab4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007ab8:	4601      	mov	r1, r0
 8007aba:	3b30      	subs	r3, #48	; 0x30
 8007abc:	220a      	movs	r2, #10
 8007abe:	4630      	mov	r0, r6
 8007ac0:	f7ff ff8c 	bl	80079dc <__multadd>
 8007ac4:	45a0      	cmp	r8, r4
 8007ac6:	d1f5      	bne.n	8007ab4 <__s2b+0x4c>
 8007ac8:	f1a5 0408 	sub.w	r4, r5, #8
 8007acc:	444c      	add	r4, r9
 8007ace:	1b2d      	subs	r5, r5, r4
 8007ad0:	1963      	adds	r3, r4, r5
 8007ad2:	42bb      	cmp	r3, r7
 8007ad4:	db04      	blt.n	8007ae0 <__s2b+0x78>
 8007ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ada:	340a      	adds	r4, #10
 8007adc:	2509      	movs	r5, #9
 8007ade:	e7f6      	b.n	8007ace <__s2b+0x66>
 8007ae0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007ae4:	4601      	mov	r1, r0
 8007ae6:	3b30      	subs	r3, #48	; 0x30
 8007ae8:	220a      	movs	r2, #10
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7ff ff76 	bl	80079dc <__multadd>
 8007af0:	e7ee      	b.n	8007ad0 <__s2b+0x68>
 8007af2:	bf00      	nop
 8007af4:	08008a74 	.word	0x08008a74
 8007af8:	08008b17 	.word	0x08008b17

08007afc <__hi0bits>:
 8007afc:	0c03      	lsrs	r3, r0, #16
 8007afe:	041b      	lsls	r3, r3, #16
 8007b00:	b9d3      	cbnz	r3, 8007b38 <__hi0bits+0x3c>
 8007b02:	0400      	lsls	r0, r0, #16
 8007b04:	2310      	movs	r3, #16
 8007b06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b0a:	bf04      	itt	eq
 8007b0c:	0200      	lsleq	r0, r0, #8
 8007b0e:	3308      	addeq	r3, #8
 8007b10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b14:	bf04      	itt	eq
 8007b16:	0100      	lsleq	r0, r0, #4
 8007b18:	3304      	addeq	r3, #4
 8007b1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b1e:	bf04      	itt	eq
 8007b20:	0080      	lsleq	r0, r0, #2
 8007b22:	3302      	addeq	r3, #2
 8007b24:	2800      	cmp	r0, #0
 8007b26:	db05      	blt.n	8007b34 <__hi0bits+0x38>
 8007b28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b2c:	f103 0301 	add.w	r3, r3, #1
 8007b30:	bf08      	it	eq
 8007b32:	2320      	moveq	r3, #32
 8007b34:	4618      	mov	r0, r3
 8007b36:	4770      	bx	lr
 8007b38:	2300      	movs	r3, #0
 8007b3a:	e7e4      	b.n	8007b06 <__hi0bits+0xa>

08007b3c <__lo0bits>:
 8007b3c:	6803      	ldr	r3, [r0, #0]
 8007b3e:	f013 0207 	ands.w	r2, r3, #7
 8007b42:	4601      	mov	r1, r0
 8007b44:	d00b      	beq.n	8007b5e <__lo0bits+0x22>
 8007b46:	07da      	lsls	r2, r3, #31
 8007b48:	d423      	bmi.n	8007b92 <__lo0bits+0x56>
 8007b4a:	0798      	lsls	r0, r3, #30
 8007b4c:	bf49      	itett	mi
 8007b4e:	085b      	lsrmi	r3, r3, #1
 8007b50:	089b      	lsrpl	r3, r3, #2
 8007b52:	2001      	movmi	r0, #1
 8007b54:	600b      	strmi	r3, [r1, #0]
 8007b56:	bf5c      	itt	pl
 8007b58:	600b      	strpl	r3, [r1, #0]
 8007b5a:	2002      	movpl	r0, #2
 8007b5c:	4770      	bx	lr
 8007b5e:	b298      	uxth	r0, r3
 8007b60:	b9a8      	cbnz	r0, 8007b8e <__lo0bits+0x52>
 8007b62:	0c1b      	lsrs	r3, r3, #16
 8007b64:	2010      	movs	r0, #16
 8007b66:	b2da      	uxtb	r2, r3
 8007b68:	b90a      	cbnz	r2, 8007b6e <__lo0bits+0x32>
 8007b6a:	3008      	adds	r0, #8
 8007b6c:	0a1b      	lsrs	r3, r3, #8
 8007b6e:	071a      	lsls	r2, r3, #28
 8007b70:	bf04      	itt	eq
 8007b72:	091b      	lsreq	r3, r3, #4
 8007b74:	3004      	addeq	r0, #4
 8007b76:	079a      	lsls	r2, r3, #30
 8007b78:	bf04      	itt	eq
 8007b7a:	089b      	lsreq	r3, r3, #2
 8007b7c:	3002      	addeq	r0, #2
 8007b7e:	07da      	lsls	r2, r3, #31
 8007b80:	d403      	bmi.n	8007b8a <__lo0bits+0x4e>
 8007b82:	085b      	lsrs	r3, r3, #1
 8007b84:	f100 0001 	add.w	r0, r0, #1
 8007b88:	d005      	beq.n	8007b96 <__lo0bits+0x5a>
 8007b8a:	600b      	str	r3, [r1, #0]
 8007b8c:	4770      	bx	lr
 8007b8e:	4610      	mov	r0, r2
 8007b90:	e7e9      	b.n	8007b66 <__lo0bits+0x2a>
 8007b92:	2000      	movs	r0, #0
 8007b94:	4770      	bx	lr
 8007b96:	2020      	movs	r0, #32
 8007b98:	4770      	bx	lr
	...

08007b9c <__i2b>:
 8007b9c:	b510      	push	{r4, lr}
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	2101      	movs	r1, #1
 8007ba2:	f7ff feb9 	bl	8007918 <_Balloc>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	b928      	cbnz	r0, 8007bb6 <__i2b+0x1a>
 8007baa:	4b05      	ldr	r3, [pc, #20]	; (8007bc0 <__i2b+0x24>)
 8007bac:	4805      	ldr	r0, [pc, #20]	; (8007bc4 <__i2b+0x28>)
 8007bae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bb2:	f7fd fc1f 	bl	80053f4 <__assert_func>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	6144      	str	r4, [r0, #20]
 8007bba:	6103      	str	r3, [r0, #16]
 8007bbc:	bd10      	pop	{r4, pc}
 8007bbe:	bf00      	nop
 8007bc0:	08008a74 	.word	0x08008a74
 8007bc4:	08008b17 	.word	0x08008b17

08007bc8 <__multiply>:
 8007bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bcc:	4691      	mov	r9, r2
 8007bce:	690a      	ldr	r2, [r1, #16]
 8007bd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	bfb8      	it	lt
 8007bd8:	460b      	movlt	r3, r1
 8007bda:	460c      	mov	r4, r1
 8007bdc:	bfbc      	itt	lt
 8007bde:	464c      	movlt	r4, r9
 8007be0:	4699      	movlt	r9, r3
 8007be2:	6927      	ldr	r7, [r4, #16]
 8007be4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007be8:	68a3      	ldr	r3, [r4, #8]
 8007bea:	6861      	ldr	r1, [r4, #4]
 8007bec:	eb07 060a 	add.w	r6, r7, sl
 8007bf0:	42b3      	cmp	r3, r6
 8007bf2:	b085      	sub	sp, #20
 8007bf4:	bfb8      	it	lt
 8007bf6:	3101      	addlt	r1, #1
 8007bf8:	f7ff fe8e 	bl	8007918 <_Balloc>
 8007bfc:	b930      	cbnz	r0, 8007c0c <__multiply+0x44>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	4b44      	ldr	r3, [pc, #272]	; (8007d14 <__multiply+0x14c>)
 8007c02:	4845      	ldr	r0, [pc, #276]	; (8007d18 <__multiply+0x150>)
 8007c04:	f240 115d 	movw	r1, #349	; 0x15d
 8007c08:	f7fd fbf4 	bl	80053f4 <__assert_func>
 8007c0c:	f100 0514 	add.w	r5, r0, #20
 8007c10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c14:	462b      	mov	r3, r5
 8007c16:	2200      	movs	r2, #0
 8007c18:	4543      	cmp	r3, r8
 8007c1a:	d321      	bcc.n	8007c60 <__multiply+0x98>
 8007c1c:	f104 0314 	add.w	r3, r4, #20
 8007c20:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c24:	f109 0314 	add.w	r3, r9, #20
 8007c28:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c2c:	9202      	str	r2, [sp, #8]
 8007c2e:	1b3a      	subs	r2, r7, r4
 8007c30:	3a15      	subs	r2, #21
 8007c32:	f022 0203 	bic.w	r2, r2, #3
 8007c36:	3204      	adds	r2, #4
 8007c38:	f104 0115 	add.w	r1, r4, #21
 8007c3c:	428f      	cmp	r7, r1
 8007c3e:	bf38      	it	cc
 8007c40:	2204      	movcc	r2, #4
 8007c42:	9201      	str	r2, [sp, #4]
 8007c44:	9a02      	ldr	r2, [sp, #8]
 8007c46:	9303      	str	r3, [sp, #12]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d80c      	bhi.n	8007c66 <__multiply+0x9e>
 8007c4c:	2e00      	cmp	r6, #0
 8007c4e:	dd03      	ble.n	8007c58 <__multiply+0x90>
 8007c50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d05a      	beq.n	8007d0e <__multiply+0x146>
 8007c58:	6106      	str	r6, [r0, #16]
 8007c5a:	b005      	add	sp, #20
 8007c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c60:	f843 2b04 	str.w	r2, [r3], #4
 8007c64:	e7d8      	b.n	8007c18 <__multiply+0x50>
 8007c66:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c6a:	f1ba 0f00 	cmp.w	sl, #0
 8007c6e:	d024      	beq.n	8007cba <__multiply+0xf2>
 8007c70:	f104 0e14 	add.w	lr, r4, #20
 8007c74:	46a9      	mov	r9, r5
 8007c76:	f04f 0c00 	mov.w	ip, #0
 8007c7a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c7e:	f8d9 1000 	ldr.w	r1, [r9]
 8007c82:	fa1f fb82 	uxth.w	fp, r2
 8007c86:	b289      	uxth	r1, r1
 8007c88:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c8c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c90:	f8d9 2000 	ldr.w	r2, [r9]
 8007c94:	4461      	add	r1, ip
 8007c96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c9a:	fb0a c20b 	mla	r2, sl, fp, ip
 8007c9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ca2:	b289      	uxth	r1, r1
 8007ca4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ca8:	4577      	cmp	r7, lr
 8007caa:	f849 1b04 	str.w	r1, [r9], #4
 8007cae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cb2:	d8e2      	bhi.n	8007c7a <__multiply+0xb2>
 8007cb4:	9a01      	ldr	r2, [sp, #4]
 8007cb6:	f845 c002 	str.w	ip, [r5, r2]
 8007cba:	9a03      	ldr	r2, [sp, #12]
 8007cbc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cc0:	3304      	adds	r3, #4
 8007cc2:	f1b9 0f00 	cmp.w	r9, #0
 8007cc6:	d020      	beq.n	8007d0a <__multiply+0x142>
 8007cc8:	6829      	ldr	r1, [r5, #0]
 8007cca:	f104 0c14 	add.w	ip, r4, #20
 8007cce:	46ae      	mov	lr, r5
 8007cd0:	f04f 0a00 	mov.w	sl, #0
 8007cd4:	f8bc b000 	ldrh.w	fp, [ip]
 8007cd8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007cdc:	fb09 220b 	mla	r2, r9, fp, r2
 8007ce0:	4492      	add	sl, r2
 8007ce2:	b289      	uxth	r1, r1
 8007ce4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007ce8:	f84e 1b04 	str.w	r1, [lr], #4
 8007cec:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cf0:	f8be 1000 	ldrh.w	r1, [lr]
 8007cf4:	0c12      	lsrs	r2, r2, #16
 8007cf6:	fb09 1102 	mla	r1, r9, r2, r1
 8007cfa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007cfe:	4567      	cmp	r7, ip
 8007d00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d04:	d8e6      	bhi.n	8007cd4 <__multiply+0x10c>
 8007d06:	9a01      	ldr	r2, [sp, #4]
 8007d08:	50a9      	str	r1, [r5, r2]
 8007d0a:	3504      	adds	r5, #4
 8007d0c:	e79a      	b.n	8007c44 <__multiply+0x7c>
 8007d0e:	3e01      	subs	r6, #1
 8007d10:	e79c      	b.n	8007c4c <__multiply+0x84>
 8007d12:	bf00      	nop
 8007d14:	08008a74 	.word	0x08008a74
 8007d18:	08008b17 	.word	0x08008b17

08007d1c <__pow5mult>:
 8007d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d20:	4615      	mov	r5, r2
 8007d22:	f012 0203 	ands.w	r2, r2, #3
 8007d26:	4606      	mov	r6, r0
 8007d28:	460f      	mov	r7, r1
 8007d2a:	d007      	beq.n	8007d3c <__pow5mult+0x20>
 8007d2c:	4c25      	ldr	r4, [pc, #148]	; (8007dc4 <__pow5mult+0xa8>)
 8007d2e:	3a01      	subs	r2, #1
 8007d30:	2300      	movs	r3, #0
 8007d32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d36:	f7ff fe51 	bl	80079dc <__multadd>
 8007d3a:	4607      	mov	r7, r0
 8007d3c:	10ad      	asrs	r5, r5, #2
 8007d3e:	d03d      	beq.n	8007dbc <__pow5mult+0xa0>
 8007d40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d42:	b97c      	cbnz	r4, 8007d64 <__pow5mult+0x48>
 8007d44:	2010      	movs	r0, #16
 8007d46:	f7fd fbb7 	bl	80054b8 <malloc>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	6270      	str	r0, [r6, #36]	; 0x24
 8007d4e:	b928      	cbnz	r0, 8007d5c <__pow5mult+0x40>
 8007d50:	4b1d      	ldr	r3, [pc, #116]	; (8007dc8 <__pow5mult+0xac>)
 8007d52:	481e      	ldr	r0, [pc, #120]	; (8007dcc <__pow5mult+0xb0>)
 8007d54:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d58:	f7fd fb4c 	bl	80053f4 <__assert_func>
 8007d5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d60:	6004      	str	r4, [r0, #0]
 8007d62:	60c4      	str	r4, [r0, #12]
 8007d64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d6c:	b94c      	cbnz	r4, 8007d82 <__pow5mult+0x66>
 8007d6e:	f240 2171 	movw	r1, #625	; 0x271
 8007d72:	4630      	mov	r0, r6
 8007d74:	f7ff ff12 	bl	8007b9c <__i2b>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d7e:	4604      	mov	r4, r0
 8007d80:	6003      	str	r3, [r0, #0]
 8007d82:	f04f 0900 	mov.w	r9, #0
 8007d86:	07eb      	lsls	r3, r5, #31
 8007d88:	d50a      	bpl.n	8007da0 <__pow5mult+0x84>
 8007d8a:	4639      	mov	r1, r7
 8007d8c:	4622      	mov	r2, r4
 8007d8e:	4630      	mov	r0, r6
 8007d90:	f7ff ff1a 	bl	8007bc8 <__multiply>
 8007d94:	4639      	mov	r1, r7
 8007d96:	4680      	mov	r8, r0
 8007d98:	4630      	mov	r0, r6
 8007d9a:	f7ff fdfd 	bl	8007998 <_Bfree>
 8007d9e:	4647      	mov	r7, r8
 8007da0:	106d      	asrs	r5, r5, #1
 8007da2:	d00b      	beq.n	8007dbc <__pow5mult+0xa0>
 8007da4:	6820      	ldr	r0, [r4, #0]
 8007da6:	b938      	cbnz	r0, 8007db8 <__pow5mult+0x9c>
 8007da8:	4622      	mov	r2, r4
 8007daa:	4621      	mov	r1, r4
 8007dac:	4630      	mov	r0, r6
 8007dae:	f7ff ff0b 	bl	8007bc8 <__multiply>
 8007db2:	6020      	str	r0, [r4, #0]
 8007db4:	f8c0 9000 	str.w	r9, [r0]
 8007db8:	4604      	mov	r4, r0
 8007dba:	e7e4      	b.n	8007d86 <__pow5mult+0x6a>
 8007dbc:	4638      	mov	r0, r7
 8007dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dc2:	bf00      	nop
 8007dc4:	08008c68 	.word	0x08008c68
 8007dc8:	08008b00 	.word	0x08008b00
 8007dcc:	08008b17 	.word	0x08008b17

08007dd0 <__lshift>:
 8007dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	6849      	ldr	r1, [r1, #4]
 8007dd8:	6923      	ldr	r3, [r4, #16]
 8007dda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007dde:	68a3      	ldr	r3, [r4, #8]
 8007de0:	4607      	mov	r7, r0
 8007de2:	4691      	mov	r9, r2
 8007de4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007de8:	f108 0601 	add.w	r6, r8, #1
 8007dec:	42b3      	cmp	r3, r6
 8007dee:	db0b      	blt.n	8007e08 <__lshift+0x38>
 8007df0:	4638      	mov	r0, r7
 8007df2:	f7ff fd91 	bl	8007918 <_Balloc>
 8007df6:	4605      	mov	r5, r0
 8007df8:	b948      	cbnz	r0, 8007e0e <__lshift+0x3e>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	4b2a      	ldr	r3, [pc, #168]	; (8007ea8 <__lshift+0xd8>)
 8007dfe:	482b      	ldr	r0, [pc, #172]	; (8007eac <__lshift+0xdc>)
 8007e00:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e04:	f7fd faf6 	bl	80053f4 <__assert_func>
 8007e08:	3101      	adds	r1, #1
 8007e0a:	005b      	lsls	r3, r3, #1
 8007e0c:	e7ee      	b.n	8007dec <__lshift+0x1c>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	f100 0114 	add.w	r1, r0, #20
 8007e14:	f100 0210 	add.w	r2, r0, #16
 8007e18:	4618      	mov	r0, r3
 8007e1a:	4553      	cmp	r3, sl
 8007e1c:	db37      	blt.n	8007e8e <__lshift+0xbe>
 8007e1e:	6920      	ldr	r0, [r4, #16]
 8007e20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e24:	f104 0314 	add.w	r3, r4, #20
 8007e28:	f019 091f 	ands.w	r9, r9, #31
 8007e2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007e34:	d02f      	beq.n	8007e96 <__lshift+0xc6>
 8007e36:	f1c9 0e20 	rsb	lr, r9, #32
 8007e3a:	468a      	mov	sl, r1
 8007e3c:	f04f 0c00 	mov.w	ip, #0
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	fa02 f209 	lsl.w	r2, r2, r9
 8007e46:	ea42 020c 	orr.w	r2, r2, ip
 8007e4a:	f84a 2b04 	str.w	r2, [sl], #4
 8007e4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e52:	4298      	cmp	r0, r3
 8007e54:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e58:	d8f2      	bhi.n	8007e40 <__lshift+0x70>
 8007e5a:	1b03      	subs	r3, r0, r4
 8007e5c:	3b15      	subs	r3, #21
 8007e5e:	f023 0303 	bic.w	r3, r3, #3
 8007e62:	3304      	adds	r3, #4
 8007e64:	f104 0215 	add.w	r2, r4, #21
 8007e68:	4290      	cmp	r0, r2
 8007e6a:	bf38      	it	cc
 8007e6c:	2304      	movcc	r3, #4
 8007e6e:	f841 c003 	str.w	ip, [r1, r3]
 8007e72:	f1bc 0f00 	cmp.w	ip, #0
 8007e76:	d001      	beq.n	8007e7c <__lshift+0xac>
 8007e78:	f108 0602 	add.w	r6, r8, #2
 8007e7c:	3e01      	subs	r6, #1
 8007e7e:	4638      	mov	r0, r7
 8007e80:	612e      	str	r6, [r5, #16]
 8007e82:	4621      	mov	r1, r4
 8007e84:	f7ff fd88 	bl	8007998 <_Bfree>
 8007e88:	4628      	mov	r0, r5
 8007e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e8e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e92:	3301      	adds	r3, #1
 8007e94:	e7c1      	b.n	8007e1a <__lshift+0x4a>
 8007e96:	3904      	subs	r1, #4
 8007e98:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e9c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ea0:	4298      	cmp	r0, r3
 8007ea2:	d8f9      	bhi.n	8007e98 <__lshift+0xc8>
 8007ea4:	e7ea      	b.n	8007e7c <__lshift+0xac>
 8007ea6:	bf00      	nop
 8007ea8:	08008a74 	.word	0x08008a74
 8007eac:	08008b17 	.word	0x08008b17

08007eb0 <__mcmp>:
 8007eb0:	b530      	push	{r4, r5, lr}
 8007eb2:	6902      	ldr	r2, [r0, #16]
 8007eb4:	690c      	ldr	r4, [r1, #16]
 8007eb6:	1b12      	subs	r2, r2, r4
 8007eb8:	d10e      	bne.n	8007ed8 <__mcmp+0x28>
 8007eba:	f100 0314 	add.w	r3, r0, #20
 8007ebe:	3114      	adds	r1, #20
 8007ec0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ec4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ec8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007ecc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007ed0:	42a5      	cmp	r5, r4
 8007ed2:	d003      	beq.n	8007edc <__mcmp+0x2c>
 8007ed4:	d305      	bcc.n	8007ee2 <__mcmp+0x32>
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	4610      	mov	r0, r2
 8007eda:	bd30      	pop	{r4, r5, pc}
 8007edc:	4283      	cmp	r3, r0
 8007ede:	d3f3      	bcc.n	8007ec8 <__mcmp+0x18>
 8007ee0:	e7fa      	b.n	8007ed8 <__mcmp+0x28>
 8007ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ee6:	e7f7      	b.n	8007ed8 <__mcmp+0x28>

08007ee8 <__mdiff>:
 8007ee8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eec:	460c      	mov	r4, r1
 8007eee:	4606      	mov	r6, r0
 8007ef0:	4611      	mov	r1, r2
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	4690      	mov	r8, r2
 8007ef6:	f7ff ffdb 	bl	8007eb0 <__mcmp>
 8007efa:	1e05      	subs	r5, r0, #0
 8007efc:	d110      	bne.n	8007f20 <__mdiff+0x38>
 8007efe:	4629      	mov	r1, r5
 8007f00:	4630      	mov	r0, r6
 8007f02:	f7ff fd09 	bl	8007918 <_Balloc>
 8007f06:	b930      	cbnz	r0, 8007f16 <__mdiff+0x2e>
 8007f08:	4b3a      	ldr	r3, [pc, #232]	; (8007ff4 <__mdiff+0x10c>)
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	f240 2132 	movw	r1, #562	; 0x232
 8007f10:	4839      	ldr	r0, [pc, #228]	; (8007ff8 <__mdiff+0x110>)
 8007f12:	f7fd fa6f 	bl	80053f4 <__assert_func>
 8007f16:	2301      	movs	r3, #1
 8007f18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f20:	bfa4      	itt	ge
 8007f22:	4643      	movge	r3, r8
 8007f24:	46a0      	movge	r8, r4
 8007f26:	4630      	mov	r0, r6
 8007f28:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f2c:	bfa6      	itte	ge
 8007f2e:	461c      	movge	r4, r3
 8007f30:	2500      	movge	r5, #0
 8007f32:	2501      	movlt	r5, #1
 8007f34:	f7ff fcf0 	bl	8007918 <_Balloc>
 8007f38:	b920      	cbnz	r0, 8007f44 <__mdiff+0x5c>
 8007f3a:	4b2e      	ldr	r3, [pc, #184]	; (8007ff4 <__mdiff+0x10c>)
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f42:	e7e5      	b.n	8007f10 <__mdiff+0x28>
 8007f44:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f48:	6926      	ldr	r6, [r4, #16]
 8007f4a:	60c5      	str	r5, [r0, #12]
 8007f4c:	f104 0914 	add.w	r9, r4, #20
 8007f50:	f108 0514 	add.w	r5, r8, #20
 8007f54:	f100 0e14 	add.w	lr, r0, #20
 8007f58:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f5c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f60:	f108 0210 	add.w	r2, r8, #16
 8007f64:	46f2      	mov	sl, lr
 8007f66:	2100      	movs	r1, #0
 8007f68:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f70:	fa1f f883 	uxth.w	r8, r3
 8007f74:	fa11 f18b 	uxtah	r1, r1, fp
 8007f78:	0c1b      	lsrs	r3, r3, #16
 8007f7a:	eba1 0808 	sub.w	r8, r1, r8
 8007f7e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f82:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f86:	fa1f f888 	uxth.w	r8, r8
 8007f8a:	1419      	asrs	r1, r3, #16
 8007f8c:	454e      	cmp	r6, r9
 8007f8e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f92:	f84a 3b04 	str.w	r3, [sl], #4
 8007f96:	d8e7      	bhi.n	8007f68 <__mdiff+0x80>
 8007f98:	1b33      	subs	r3, r6, r4
 8007f9a:	3b15      	subs	r3, #21
 8007f9c:	f023 0303 	bic.w	r3, r3, #3
 8007fa0:	3304      	adds	r3, #4
 8007fa2:	3415      	adds	r4, #21
 8007fa4:	42a6      	cmp	r6, r4
 8007fa6:	bf38      	it	cc
 8007fa8:	2304      	movcc	r3, #4
 8007faa:	441d      	add	r5, r3
 8007fac:	4473      	add	r3, lr
 8007fae:	469e      	mov	lr, r3
 8007fb0:	462e      	mov	r6, r5
 8007fb2:	4566      	cmp	r6, ip
 8007fb4:	d30e      	bcc.n	8007fd4 <__mdiff+0xec>
 8007fb6:	f10c 0203 	add.w	r2, ip, #3
 8007fba:	1b52      	subs	r2, r2, r5
 8007fbc:	f022 0203 	bic.w	r2, r2, #3
 8007fc0:	3d03      	subs	r5, #3
 8007fc2:	45ac      	cmp	ip, r5
 8007fc4:	bf38      	it	cc
 8007fc6:	2200      	movcc	r2, #0
 8007fc8:	441a      	add	r2, r3
 8007fca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007fce:	b17b      	cbz	r3, 8007ff0 <__mdiff+0x108>
 8007fd0:	6107      	str	r7, [r0, #16]
 8007fd2:	e7a3      	b.n	8007f1c <__mdiff+0x34>
 8007fd4:	f856 8b04 	ldr.w	r8, [r6], #4
 8007fd8:	fa11 f288 	uxtah	r2, r1, r8
 8007fdc:	1414      	asrs	r4, r2, #16
 8007fde:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007fe2:	b292      	uxth	r2, r2
 8007fe4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007fe8:	f84e 2b04 	str.w	r2, [lr], #4
 8007fec:	1421      	asrs	r1, r4, #16
 8007fee:	e7e0      	b.n	8007fb2 <__mdiff+0xca>
 8007ff0:	3f01      	subs	r7, #1
 8007ff2:	e7ea      	b.n	8007fca <__mdiff+0xe2>
 8007ff4:	08008a74 	.word	0x08008a74
 8007ff8:	08008b17 	.word	0x08008b17

08007ffc <__ulp>:
 8007ffc:	b082      	sub	sp, #8
 8007ffe:	ed8d 0b00 	vstr	d0, [sp]
 8008002:	9b01      	ldr	r3, [sp, #4]
 8008004:	4912      	ldr	r1, [pc, #72]	; (8008050 <__ulp+0x54>)
 8008006:	4019      	ands	r1, r3
 8008008:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800800c:	2900      	cmp	r1, #0
 800800e:	dd05      	ble.n	800801c <__ulp+0x20>
 8008010:	2200      	movs	r2, #0
 8008012:	460b      	mov	r3, r1
 8008014:	ec43 2b10 	vmov	d0, r2, r3
 8008018:	b002      	add	sp, #8
 800801a:	4770      	bx	lr
 800801c:	4249      	negs	r1, r1
 800801e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008022:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008026:	f04f 0200 	mov.w	r2, #0
 800802a:	f04f 0300 	mov.w	r3, #0
 800802e:	da04      	bge.n	800803a <__ulp+0x3e>
 8008030:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008034:	fa41 f300 	asr.w	r3, r1, r0
 8008038:	e7ec      	b.n	8008014 <__ulp+0x18>
 800803a:	f1a0 0114 	sub.w	r1, r0, #20
 800803e:	291e      	cmp	r1, #30
 8008040:	bfda      	itte	le
 8008042:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008046:	fa20 f101 	lsrle.w	r1, r0, r1
 800804a:	2101      	movgt	r1, #1
 800804c:	460a      	mov	r2, r1
 800804e:	e7e1      	b.n	8008014 <__ulp+0x18>
 8008050:	7ff00000 	.word	0x7ff00000

08008054 <__b2d>:
 8008054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008056:	6905      	ldr	r5, [r0, #16]
 8008058:	f100 0714 	add.w	r7, r0, #20
 800805c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008060:	1f2e      	subs	r6, r5, #4
 8008062:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008066:	4620      	mov	r0, r4
 8008068:	f7ff fd48 	bl	8007afc <__hi0bits>
 800806c:	f1c0 0320 	rsb	r3, r0, #32
 8008070:	280a      	cmp	r0, #10
 8008072:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80080f0 <__b2d+0x9c>
 8008076:	600b      	str	r3, [r1, #0]
 8008078:	dc14      	bgt.n	80080a4 <__b2d+0x50>
 800807a:	f1c0 0e0b 	rsb	lr, r0, #11
 800807e:	fa24 f10e 	lsr.w	r1, r4, lr
 8008082:	42b7      	cmp	r7, r6
 8008084:	ea41 030c 	orr.w	r3, r1, ip
 8008088:	bf34      	ite	cc
 800808a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800808e:	2100      	movcs	r1, #0
 8008090:	3015      	adds	r0, #21
 8008092:	fa04 f000 	lsl.w	r0, r4, r0
 8008096:	fa21 f10e 	lsr.w	r1, r1, lr
 800809a:	ea40 0201 	orr.w	r2, r0, r1
 800809e:	ec43 2b10 	vmov	d0, r2, r3
 80080a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080a4:	42b7      	cmp	r7, r6
 80080a6:	bf3a      	itte	cc
 80080a8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080ac:	f1a5 0608 	subcc.w	r6, r5, #8
 80080b0:	2100      	movcs	r1, #0
 80080b2:	380b      	subs	r0, #11
 80080b4:	d017      	beq.n	80080e6 <__b2d+0x92>
 80080b6:	f1c0 0c20 	rsb	ip, r0, #32
 80080ba:	fa04 f500 	lsl.w	r5, r4, r0
 80080be:	42be      	cmp	r6, r7
 80080c0:	fa21 f40c 	lsr.w	r4, r1, ip
 80080c4:	ea45 0504 	orr.w	r5, r5, r4
 80080c8:	bf8c      	ite	hi
 80080ca:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80080ce:	2400      	movls	r4, #0
 80080d0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80080d4:	fa01 f000 	lsl.w	r0, r1, r0
 80080d8:	fa24 f40c 	lsr.w	r4, r4, ip
 80080dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80080e0:	ea40 0204 	orr.w	r2, r0, r4
 80080e4:	e7db      	b.n	800809e <__b2d+0x4a>
 80080e6:	ea44 030c 	orr.w	r3, r4, ip
 80080ea:	460a      	mov	r2, r1
 80080ec:	e7d7      	b.n	800809e <__b2d+0x4a>
 80080ee:	bf00      	nop
 80080f0:	3ff00000 	.word	0x3ff00000

080080f4 <__d2b>:
 80080f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080f8:	4689      	mov	r9, r1
 80080fa:	2101      	movs	r1, #1
 80080fc:	ec57 6b10 	vmov	r6, r7, d0
 8008100:	4690      	mov	r8, r2
 8008102:	f7ff fc09 	bl	8007918 <_Balloc>
 8008106:	4604      	mov	r4, r0
 8008108:	b930      	cbnz	r0, 8008118 <__d2b+0x24>
 800810a:	4602      	mov	r2, r0
 800810c:	4b25      	ldr	r3, [pc, #148]	; (80081a4 <__d2b+0xb0>)
 800810e:	4826      	ldr	r0, [pc, #152]	; (80081a8 <__d2b+0xb4>)
 8008110:	f240 310a 	movw	r1, #778	; 0x30a
 8008114:	f7fd f96e 	bl	80053f4 <__assert_func>
 8008118:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800811c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008120:	bb35      	cbnz	r5, 8008170 <__d2b+0x7c>
 8008122:	2e00      	cmp	r6, #0
 8008124:	9301      	str	r3, [sp, #4]
 8008126:	d028      	beq.n	800817a <__d2b+0x86>
 8008128:	4668      	mov	r0, sp
 800812a:	9600      	str	r6, [sp, #0]
 800812c:	f7ff fd06 	bl	8007b3c <__lo0bits>
 8008130:	9900      	ldr	r1, [sp, #0]
 8008132:	b300      	cbz	r0, 8008176 <__d2b+0x82>
 8008134:	9a01      	ldr	r2, [sp, #4]
 8008136:	f1c0 0320 	rsb	r3, r0, #32
 800813a:	fa02 f303 	lsl.w	r3, r2, r3
 800813e:	430b      	orrs	r3, r1
 8008140:	40c2      	lsrs	r2, r0
 8008142:	6163      	str	r3, [r4, #20]
 8008144:	9201      	str	r2, [sp, #4]
 8008146:	9b01      	ldr	r3, [sp, #4]
 8008148:	61a3      	str	r3, [r4, #24]
 800814a:	2b00      	cmp	r3, #0
 800814c:	bf14      	ite	ne
 800814e:	2202      	movne	r2, #2
 8008150:	2201      	moveq	r2, #1
 8008152:	6122      	str	r2, [r4, #16]
 8008154:	b1d5      	cbz	r5, 800818c <__d2b+0x98>
 8008156:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800815a:	4405      	add	r5, r0
 800815c:	f8c9 5000 	str.w	r5, [r9]
 8008160:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008164:	f8c8 0000 	str.w	r0, [r8]
 8008168:	4620      	mov	r0, r4
 800816a:	b003      	add	sp, #12
 800816c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008170:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008174:	e7d5      	b.n	8008122 <__d2b+0x2e>
 8008176:	6161      	str	r1, [r4, #20]
 8008178:	e7e5      	b.n	8008146 <__d2b+0x52>
 800817a:	a801      	add	r0, sp, #4
 800817c:	f7ff fcde 	bl	8007b3c <__lo0bits>
 8008180:	9b01      	ldr	r3, [sp, #4]
 8008182:	6163      	str	r3, [r4, #20]
 8008184:	2201      	movs	r2, #1
 8008186:	6122      	str	r2, [r4, #16]
 8008188:	3020      	adds	r0, #32
 800818a:	e7e3      	b.n	8008154 <__d2b+0x60>
 800818c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008190:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008194:	f8c9 0000 	str.w	r0, [r9]
 8008198:	6918      	ldr	r0, [r3, #16]
 800819a:	f7ff fcaf 	bl	8007afc <__hi0bits>
 800819e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081a2:	e7df      	b.n	8008164 <__d2b+0x70>
 80081a4:	08008a74 	.word	0x08008a74
 80081a8:	08008b17 	.word	0x08008b17

080081ac <__ratio>:
 80081ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b0:	4688      	mov	r8, r1
 80081b2:	4669      	mov	r1, sp
 80081b4:	4681      	mov	r9, r0
 80081b6:	f7ff ff4d 	bl	8008054 <__b2d>
 80081ba:	a901      	add	r1, sp, #4
 80081bc:	4640      	mov	r0, r8
 80081be:	ec55 4b10 	vmov	r4, r5, d0
 80081c2:	f7ff ff47 	bl	8008054 <__b2d>
 80081c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80081ce:	eba3 0c02 	sub.w	ip, r3, r2
 80081d2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80081d6:	1a9b      	subs	r3, r3, r2
 80081d8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80081dc:	ec51 0b10 	vmov	r0, r1, d0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	bfd6      	itet	le
 80081e4:	460a      	movle	r2, r1
 80081e6:	462a      	movgt	r2, r5
 80081e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80081ec:	468b      	mov	fp, r1
 80081ee:	462f      	mov	r7, r5
 80081f0:	bfd4      	ite	le
 80081f2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80081f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80081fa:	4620      	mov	r0, r4
 80081fc:	ee10 2a10 	vmov	r2, s0
 8008200:	465b      	mov	r3, fp
 8008202:	4639      	mov	r1, r7
 8008204:	f7f8 fb3a 	bl	800087c <__aeabi_ddiv>
 8008208:	ec41 0b10 	vmov	d0, r0, r1
 800820c:	b003      	add	sp, #12
 800820e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008212 <__copybits>:
 8008212:	3901      	subs	r1, #1
 8008214:	b570      	push	{r4, r5, r6, lr}
 8008216:	1149      	asrs	r1, r1, #5
 8008218:	6914      	ldr	r4, [r2, #16]
 800821a:	3101      	adds	r1, #1
 800821c:	f102 0314 	add.w	r3, r2, #20
 8008220:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008224:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008228:	1f05      	subs	r5, r0, #4
 800822a:	42a3      	cmp	r3, r4
 800822c:	d30c      	bcc.n	8008248 <__copybits+0x36>
 800822e:	1aa3      	subs	r3, r4, r2
 8008230:	3b11      	subs	r3, #17
 8008232:	f023 0303 	bic.w	r3, r3, #3
 8008236:	3211      	adds	r2, #17
 8008238:	42a2      	cmp	r2, r4
 800823a:	bf88      	it	hi
 800823c:	2300      	movhi	r3, #0
 800823e:	4418      	add	r0, r3
 8008240:	2300      	movs	r3, #0
 8008242:	4288      	cmp	r0, r1
 8008244:	d305      	bcc.n	8008252 <__copybits+0x40>
 8008246:	bd70      	pop	{r4, r5, r6, pc}
 8008248:	f853 6b04 	ldr.w	r6, [r3], #4
 800824c:	f845 6f04 	str.w	r6, [r5, #4]!
 8008250:	e7eb      	b.n	800822a <__copybits+0x18>
 8008252:	f840 3b04 	str.w	r3, [r0], #4
 8008256:	e7f4      	b.n	8008242 <__copybits+0x30>

08008258 <__any_on>:
 8008258:	f100 0214 	add.w	r2, r0, #20
 800825c:	6900      	ldr	r0, [r0, #16]
 800825e:	114b      	asrs	r3, r1, #5
 8008260:	4298      	cmp	r0, r3
 8008262:	b510      	push	{r4, lr}
 8008264:	db11      	blt.n	800828a <__any_on+0x32>
 8008266:	dd0a      	ble.n	800827e <__any_on+0x26>
 8008268:	f011 011f 	ands.w	r1, r1, #31
 800826c:	d007      	beq.n	800827e <__any_on+0x26>
 800826e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008272:	fa24 f001 	lsr.w	r0, r4, r1
 8008276:	fa00 f101 	lsl.w	r1, r0, r1
 800827a:	428c      	cmp	r4, r1
 800827c:	d10b      	bne.n	8008296 <__any_on+0x3e>
 800827e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008282:	4293      	cmp	r3, r2
 8008284:	d803      	bhi.n	800828e <__any_on+0x36>
 8008286:	2000      	movs	r0, #0
 8008288:	bd10      	pop	{r4, pc}
 800828a:	4603      	mov	r3, r0
 800828c:	e7f7      	b.n	800827e <__any_on+0x26>
 800828e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008292:	2900      	cmp	r1, #0
 8008294:	d0f5      	beq.n	8008282 <__any_on+0x2a>
 8008296:	2001      	movs	r0, #1
 8008298:	e7f6      	b.n	8008288 <__any_on+0x30>
 800829a:	0000      	movs	r0, r0
 800829c:	0000      	movs	r0, r0
	...

080082a0 <nan>:
 80082a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80082a8 <nan+0x8>
 80082a4:	4770      	bx	lr
 80082a6:	bf00      	nop
 80082a8:	00000000 	.word	0x00000000
 80082ac:	7ff80000 	.word	0x7ff80000

080082b0 <_raise_r>:
 80082b0:	291f      	cmp	r1, #31
 80082b2:	b538      	push	{r3, r4, r5, lr}
 80082b4:	4604      	mov	r4, r0
 80082b6:	460d      	mov	r5, r1
 80082b8:	d904      	bls.n	80082c4 <_raise_r+0x14>
 80082ba:	2316      	movs	r3, #22
 80082bc:	6003      	str	r3, [r0, #0]
 80082be:	f04f 30ff 	mov.w	r0, #4294967295
 80082c2:	bd38      	pop	{r3, r4, r5, pc}
 80082c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80082c6:	b112      	cbz	r2, 80082ce <_raise_r+0x1e>
 80082c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082cc:	b94b      	cbnz	r3, 80082e2 <_raise_r+0x32>
 80082ce:	4620      	mov	r0, r4
 80082d0:	f000 f830 	bl	8008334 <_getpid_r>
 80082d4:	462a      	mov	r2, r5
 80082d6:	4601      	mov	r1, r0
 80082d8:	4620      	mov	r0, r4
 80082da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082de:	f000 b817 	b.w	8008310 <_kill_r>
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d00a      	beq.n	80082fc <_raise_r+0x4c>
 80082e6:	1c59      	adds	r1, r3, #1
 80082e8:	d103      	bne.n	80082f2 <_raise_r+0x42>
 80082ea:	2316      	movs	r3, #22
 80082ec:	6003      	str	r3, [r0, #0]
 80082ee:	2001      	movs	r0, #1
 80082f0:	e7e7      	b.n	80082c2 <_raise_r+0x12>
 80082f2:	2400      	movs	r4, #0
 80082f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80082f8:	4628      	mov	r0, r5
 80082fa:	4798      	blx	r3
 80082fc:	2000      	movs	r0, #0
 80082fe:	e7e0      	b.n	80082c2 <_raise_r+0x12>

08008300 <raise>:
 8008300:	4b02      	ldr	r3, [pc, #8]	; (800830c <raise+0xc>)
 8008302:	4601      	mov	r1, r0
 8008304:	6818      	ldr	r0, [r3, #0]
 8008306:	f7ff bfd3 	b.w	80082b0 <_raise_r>
 800830a:	bf00      	nop
 800830c:	2000000c 	.word	0x2000000c

08008310 <_kill_r>:
 8008310:	b538      	push	{r3, r4, r5, lr}
 8008312:	4d07      	ldr	r5, [pc, #28]	; (8008330 <_kill_r+0x20>)
 8008314:	2300      	movs	r3, #0
 8008316:	4604      	mov	r4, r0
 8008318:	4608      	mov	r0, r1
 800831a:	4611      	mov	r1, r2
 800831c:	602b      	str	r3, [r5, #0]
 800831e:	f7f9 f94d 	bl	80015bc <_kill>
 8008322:	1c43      	adds	r3, r0, #1
 8008324:	d102      	bne.n	800832c <_kill_r+0x1c>
 8008326:	682b      	ldr	r3, [r5, #0]
 8008328:	b103      	cbz	r3, 800832c <_kill_r+0x1c>
 800832a:	6023      	str	r3, [r4, #0]
 800832c:	bd38      	pop	{r3, r4, r5, pc}
 800832e:	bf00      	nop
 8008330:	20000584 	.word	0x20000584

08008334 <_getpid_r>:
 8008334:	f7f9 b93a 	b.w	80015ac <_getpid>

08008338 <__sread>:
 8008338:	b510      	push	{r4, lr}
 800833a:	460c      	mov	r4, r1
 800833c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008340:	f000 f8a0 	bl	8008484 <_read_r>
 8008344:	2800      	cmp	r0, #0
 8008346:	bfab      	itete	ge
 8008348:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800834a:	89a3      	ldrhlt	r3, [r4, #12]
 800834c:	181b      	addge	r3, r3, r0
 800834e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008352:	bfac      	ite	ge
 8008354:	6563      	strge	r3, [r4, #84]	; 0x54
 8008356:	81a3      	strhlt	r3, [r4, #12]
 8008358:	bd10      	pop	{r4, pc}

0800835a <__swrite>:
 800835a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800835e:	461f      	mov	r7, r3
 8008360:	898b      	ldrh	r3, [r1, #12]
 8008362:	05db      	lsls	r3, r3, #23
 8008364:	4605      	mov	r5, r0
 8008366:	460c      	mov	r4, r1
 8008368:	4616      	mov	r6, r2
 800836a:	d505      	bpl.n	8008378 <__swrite+0x1e>
 800836c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008370:	2302      	movs	r3, #2
 8008372:	2200      	movs	r2, #0
 8008374:	f000 f874 	bl	8008460 <_lseek_r>
 8008378:	89a3      	ldrh	r3, [r4, #12]
 800837a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800837e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008382:	81a3      	strh	r3, [r4, #12]
 8008384:	4632      	mov	r2, r6
 8008386:	463b      	mov	r3, r7
 8008388:	4628      	mov	r0, r5
 800838a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800838e:	f000 b823 	b.w	80083d8 <_write_r>

08008392 <__sseek>:
 8008392:	b510      	push	{r4, lr}
 8008394:	460c      	mov	r4, r1
 8008396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800839a:	f000 f861 	bl	8008460 <_lseek_r>
 800839e:	1c43      	adds	r3, r0, #1
 80083a0:	89a3      	ldrh	r3, [r4, #12]
 80083a2:	bf15      	itete	ne
 80083a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80083a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80083aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80083ae:	81a3      	strheq	r3, [r4, #12]
 80083b0:	bf18      	it	ne
 80083b2:	81a3      	strhne	r3, [r4, #12]
 80083b4:	bd10      	pop	{r4, pc}

080083b6 <__sclose>:
 80083b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ba:	f000 b81f 	b.w	80083fc <_close_r>

080083be <__ascii_wctomb>:
 80083be:	b149      	cbz	r1, 80083d4 <__ascii_wctomb+0x16>
 80083c0:	2aff      	cmp	r2, #255	; 0xff
 80083c2:	bf85      	ittet	hi
 80083c4:	238a      	movhi	r3, #138	; 0x8a
 80083c6:	6003      	strhi	r3, [r0, #0]
 80083c8:	700a      	strbls	r2, [r1, #0]
 80083ca:	f04f 30ff 	movhi.w	r0, #4294967295
 80083ce:	bf98      	it	ls
 80083d0:	2001      	movls	r0, #1
 80083d2:	4770      	bx	lr
 80083d4:	4608      	mov	r0, r1
 80083d6:	4770      	bx	lr

080083d8 <_write_r>:
 80083d8:	b538      	push	{r3, r4, r5, lr}
 80083da:	4d07      	ldr	r5, [pc, #28]	; (80083f8 <_write_r+0x20>)
 80083dc:	4604      	mov	r4, r0
 80083de:	4608      	mov	r0, r1
 80083e0:	4611      	mov	r1, r2
 80083e2:	2200      	movs	r2, #0
 80083e4:	602a      	str	r2, [r5, #0]
 80083e6:	461a      	mov	r2, r3
 80083e8:	f7f9 f91f 	bl	800162a <_write>
 80083ec:	1c43      	adds	r3, r0, #1
 80083ee:	d102      	bne.n	80083f6 <_write_r+0x1e>
 80083f0:	682b      	ldr	r3, [r5, #0]
 80083f2:	b103      	cbz	r3, 80083f6 <_write_r+0x1e>
 80083f4:	6023      	str	r3, [r4, #0]
 80083f6:	bd38      	pop	{r3, r4, r5, pc}
 80083f8:	20000584 	.word	0x20000584

080083fc <_close_r>:
 80083fc:	b538      	push	{r3, r4, r5, lr}
 80083fe:	4d06      	ldr	r5, [pc, #24]	; (8008418 <_close_r+0x1c>)
 8008400:	2300      	movs	r3, #0
 8008402:	4604      	mov	r4, r0
 8008404:	4608      	mov	r0, r1
 8008406:	602b      	str	r3, [r5, #0]
 8008408:	f7f9 f92b 	bl	8001662 <_close>
 800840c:	1c43      	adds	r3, r0, #1
 800840e:	d102      	bne.n	8008416 <_close_r+0x1a>
 8008410:	682b      	ldr	r3, [r5, #0]
 8008412:	b103      	cbz	r3, 8008416 <_close_r+0x1a>
 8008414:	6023      	str	r3, [r4, #0]
 8008416:	bd38      	pop	{r3, r4, r5, pc}
 8008418:	20000584 	.word	0x20000584

0800841c <_fstat_r>:
 800841c:	b538      	push	{r3, r4, r5, lr}
 800841e:	4d07      	ldr	r5, [pc, #28]	; (800843c <_fstat_r+0x20>)
 8008420:	2300      	movs	r3, #0
 8008422:	4604      	mov	r4, r0
 8008424:	4608      	mov	r0, r1
 8008426:	4611      	mov	r1, r2
 8008428:	602b      	str	r3, [r5, #0]
 800842a:	f7f9 f926 	bl	800167a <_fstat>
 800842e:	1c43      	adds	r3, r0, #1
 8008430:	d102      	bne.n	8008438 <_fstat_r+0x1c>
 8008432:	682b      	ldr	r3, [r5, #0]
 8008434:	b103      	cbz	r3, 8008438 <_fstat_r+0x1c>
 8008436:	6023      	str	r3, [r4, #0]
 8008438:	bd38      	pop	{r3, r4, r5, pc}
 800843a:	bf00      	nop
 800843c:	20000584 	.word	0x20000584

08008440 <_isatty_r>:
 8008440:	b538      	push	{r3, r4, r5, lr}
 8008442:	4d06      	ldr	r5, [pc, #24]	; (800845c <_isatty_r+0x1c>)
 8008444:	2300      	movs	r3, #0
 8008446:	4604      	mov	r4, r0
 8008448:	4608      	mov	r0, r1
 800844a:	602b      	str	r3, [r5, #0]
 800844c:	f7f9 f925 	bl	800169a <_isatty>
 8008450:	1c43      	adds	r3, r0, #1
 8008452:	d102      	bne.n	800845a <_isatty_r+0x1a>
 8008454:	682b      	ldr	r3, [r5, #0]
 8008456:	b103      	cbz	r3, 800845a <_isatty_r+0x1a>
 8008458:	6023      	str	r3, [r4, #0]
 800845a:	bd38      	pop	{r3, r4, r5, pc}
 800845c:	20000584 	.word	0x20000584

08008460 <_lseek_r>:
 8008460:	b538      	push	{r3, r4, r5, lr}
 8008462:	4d07      	ldr	r5, [pc, #28]	; (8008480 <_lseek_r+0x20>)
 8008464:	4604      	mov	r4, r0
 8008466:	4608      	mov	r0, r1
 8008468:	4611      	mov	r1, r2
 800846a:	2200      	movs	r2, #0
 800846c:	602a      	str	r2, [r5, #0]
 800846e:	461a      	mov	r2, r3
 8008470:	f7f9 f91e 	bl	80016b0 <_lseek>
 8008474:	1c43      	adds	r3, r0, #1
 8008476:	d102      	bne.n	800847e <_lseek_r+0x1e>
 8008478:	682b      	ldr	r3, [r5, #0]
 800847a:	b103      	cbz	r3, 800847e <_lseek_r+0x1e>
 800847c:	6023      	str	r3, [r4, #0]
 800847e:	bd38      	pop	{r3, r4, r5, pc}
 8008480:	20000584 	.word	0x20000584

08008484 <_read_r>:
 8008484:	b538      	push	{r3, r4, r5, lr}
 8008486:	4d07      	ldr	r5, [pc, #28]	; (80084a4 <_read_r+0x20>)
 8008488:	4604      	mov	r4, r0
 800848a:	4608      	mov	r0, r1
 800848c:	4611      	mov	r1, r2
 800848e:	2200      	movs	r2, #0
 8008490:	602a      	str	r2, [r5, #0]
 8008492:	461a      	mov	r2, r3
 8008494:	f7f9 f8ac 	bl	80015f0 <_read>
 8008498:	1c43      	adds	r3, r0, #1
 800849a:	d102      	bne.n	80084a2 <_read_r+0x1e>
 800849c:	682b      	ldr	r3, [r5, #0]
 800849e:	b103      	cbz	r3, 80084a2 <_read_r+0x1e>
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	bd38      	pop	{r3, r4, r5, pc}
 80084a4:	20000584 	.word	0x20000584

080084a8 <_init>:
 80084a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084aa:	bf00      	nop
 80084ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ae:	bc08      	pop	{r3}
 80084b0:	469e      	mov	lr, r3
 80084b2:	4770      	bx	lr

080084b4 <_fini>:
 80084b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b6:	bf00      	nop
 80084b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ba:	bc08      	pop	{r3}
 80084bc:	469e      	mov	lr, r3
 80084be:	4770      	bx	lr
