/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Jul 17 17:02:58 2008
 *                 MD5 Checksum         9220767de76c9afe7a462b5b55e5d2ff
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3548/rdb/b0/bchp_clkgen.h $
 * 
 * Hydra_Software_Devel/1   7/17/08 6:48p maivu
 * PR 44921: Initial B0 files
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - Clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PWRDN_CTRL_0                 0x00060000 /* Power Down Control Register #0 */
#define BCHP_CLKGEN_PWRDN_CTRL_1                 0x00060004 /* Power Down Control Register #1 */
#define BCHP_CLKGEN_PWRDN_CTRL_2                 0x00060008 /* Power Down Control Register #2 */
#define BCHP_CLKGEN_PWRDN_CTRL_3                 0x0006000c /* Power Down Control Register #3 */
#define BCHP_CLKGEN_PAD_CLOCK                    0x00060010 /* PAD Clock Control Register */
#define BCHP_CLKGEN_MISC                         0x00060014 /* clock_gen block output clock selection */
#define BCHP_CLKGEN_PLL_TEST_CTRL                0x0006001c /* PLL_TEST_CTRL Control Register */
#define BCHP_CLKGEN_AVD_CTRL                     0x00060020 /* AVD PLL reset, enable and powerdown */
#define BCHP_CLKGEN_GEN_CTRL                     0x00060024 /* GEN_PLL control bits used for ECO */
#define BCHP_CLKGEN_MAIN_PLL_CTRL                0x00060028 /* Main PLL Control Register */
#define BCHP_CLKGEN_PM_CTRL                      0x0006002c /* MIPS Powerdon Request Register */
#define BCHP_CLKGEN_PM_IRQ_INV                   0x00060030 /* Power Management IRQ Polarity Inversion */
#define BCHP_CLKGEN_PM_WAIT_CNT                  0x00060034 /* Power Management Wait counter in place of Wait for MIPS IRQ */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL              0x00060038 /* AC_CTRL for D2CDIFF */
#define BCHP_CLKGEN_LOCK                         0x0006044c /* PLL lock status */
#define BCHP_CLKGEN_LOCK_CNTR_RESET              0x00060048 /* VCXO Lock Counter Reset */
#define BCHP_CLKGEN_AVD_LOCK_CNT                 0x00060058 /* AVD PLL Lock Counter */
#define BCHP_CLKGEN_CPU_LOCK_CNT                 0x0006005c /* CPU PLL Lock Counter */
#define BCHP_CLKGEN_MAIN_LOCK_CNT                0x00060060 /* MAIN PLL Lock Counter */
#define BCHP_CLKGEN_REVISION                     0x00060064 /* Chip Revision */
#define BCHP_CLKGEN_SCRATCH_REG                  0x00060068 /* Scratch Register */

/***************************************************************************
 *PWRDN_CTRL_0 - Power Down Control Register #0
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_0 :: reserved_for_eco0 [31:31] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved_for_eco0_MASK            0x80000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved_for_eco0_SHIFT           31

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_CPU [30:30] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_CPU_MASK       0x40000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_CPU_SHIFT      30

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_CGM [29:29] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_CGM_MASK       0x20000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_CGM_SHIFT      29

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_MEMC32 [28:28] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_MEMC32_MASK    0x10000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_MEMC32_SHIFT   28

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_VEC [27:27] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VEC_MASK       0x08000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VEC_SHIFT      27

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_VCXO [26:26] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VCXO_MASK      0x04000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VCXO_SHIFT     26

/* CLKGEN :: PWRDN_CTRL_0 :: reserved_for_eco1 [25:25] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved_for_eco1_MASK            0x02000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved_for_eco1_SHIFT           25

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_OB [24:24] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_OB_MASK        0x01000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_OB_SHIFT       24

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_IFD [23:23] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_IFD_MASK       0x00800000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_IFD_SHIFT      23

/* CLKGEN :: PWRDN_CTRL_0 :: reserved_for_eco2 [22:20] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved_for_eco2_MASK            0x00700000
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved_for_eco2_SHIFT           20

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_SUN [19:19] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_SUN_MASK       0x00080000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_SUN_SHIFT      19

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_XPT [18:18] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_XPT_MASK       0x00040000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_XPT_SHIFT      18

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_VDECF [17:17] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VDECF_MASK     0x00020000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VDECF_SHIFT    17

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_VDECB [16:16] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VDECB_MASK     0x00010000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_VDECB_SHIFT    16

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_USB [15:15] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_USB_MASK       0x00008000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_USB_SHIFT      15

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_RPTD [14:14] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_RPTD_MASK      0x00004000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_RPTD_SHIFT     14

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_PCVBI [13:13] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_PCVBI_MASK     0x00002000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_PCVBI_SHIFT    13

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_HIF [12:12] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_HIF_MASK       0x00001000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_HIF_SHIFT      12

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_GFX [11:11] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_GFX_MASK       0x00000800
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_GFX_SHIFT      11

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_ENET [10:10] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_ENET_MASK      0x00000400
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_ENET_SHIFT     10

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_DVPHR [09:09] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_DVPHR_MASK     0x00000200
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_DVPHR_SHIFT    9

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_DVPDL [08:08] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_DVPDL_MASK     0x00000100
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_DVPDL_SHIFT    8

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_DS [07:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_DS_MASK        0x00000080
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_DS_SHIFT       7

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_BVNM [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_BVNM_MASK      0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_BVNM_SHIFT     6

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_BVNE [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_BVNE_MASK      0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_BVNE_SHIFT     5

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_BVND [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_BVND_MASK      0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_BVND_SHIFT     4

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_AP [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_AP_MASK        0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_AP_SHIFT       3

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_TDAC_CG_VEC [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_TDAC_CG_VEC_MASK  0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_TDAC_CG_VEC_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_AVD [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_AVD_MASK       0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_AVD_SHIFT      1

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_AIO [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_AIO_MASK       0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_AIO_SHIFT      0

/***************************************************************************
 *PWRDN_CTRL_1 - Power Down Control Register #1
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_1 :: reserved_for_eco0 [31:30] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco0_MASK            0xc0000000
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco0_SHIFT           30

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_CGM [29:29] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_CGM_MASK       0x20000000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_CGM_SHIFT      29

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_MEMC32 [28:28] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_MEMC32_MASK    0x10000000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_MEMC32_SHIFT   28

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_VEC [27:27] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VEC_MASK       0x08000000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VEC_SHIFT      27

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_VCXO [26:26] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VCXO_MASK      0x04000000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VCXO_SHIFT     26

/* CLKGEN :: PWRDN_CTRL_1 :: reserved_for_eco1 [25:25] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco1_MASK            0x02000000
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco1_SHIFT           25

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_OB [24:24] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_OB_MASK        0x01000000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_OB_SHIFT       24

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_IFD [23:23] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_IFD_MASK       0x00800000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_IFD_SHIFT      23

/* CLKGEN :: PWRDN_CTRL_1 :: reserved_for_eco2 [22:20] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco2_MASK            0x00700000
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco2_SHIFT           20

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_SUN [19:19] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_SUN_MASK       0x00080000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_SUN_SHIFT      19

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_XPT [18:18] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_XPT_MASK       0x00040000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_XPT_SHIFT      18

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_VDECF [17:17] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VDECF_MASK     0x00020000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VDECF_SHIFT    17

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_VDECB [16:16] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VDECB_MASK     0x00010000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_VDECB_SHIFT    16

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_USB [15:15] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_USB_MASK       0x00008000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_USB_SHIFT      15

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_RPTD [14:14] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_RPTD_MASK      0x00004000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_RPTD_SHIFT     14

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_PCVBI [13:13] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_PCVBI_MASK     0x00002000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_PCVBI_SHIFT    13

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_HIF [12:12] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_HIF_MASK       0x00001000
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_HIF_SHIFT      12

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_GFX [11:11] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_GFX_MASK       0x00000800
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_GFX_SHIFT      11

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_ENET [10:10] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_ENET_MASK      0x00000400
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_ENET_SHIFT     10

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_DVPHR [09:09] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_DVPHR_MASK     0x00000200
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_DVPHR_SHIFT    9

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_DVPDL [08:08] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_DVPDL_MASK     0x00000100
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_DVPDL_SHIFT    8

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_DS [07:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_DS_MASK        0x00000080
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_DS_SHIFT       7

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_BVNM [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_BVNM_MASK      0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_BVNM_SHIFT     6

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_BVNE [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_BVNE_MASK      0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_BVNE_SHIFT     5

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_BVND [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_BVND_MASK      0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_BVND_SHIFT     4

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_AP [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_AP_MASK        0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_AP_SHIFT       3

/* CLKGEN :: PWRDN_CTRL_1 :: reserved_for_eco3 [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco3_MASK            0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_1_reserved_for_eco3_SHIFT           2

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_AVD [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_AVD_MASK       0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_AVD_SHIFT      1

/* CLKGEN :: PWRDN_CTRL_1 :: PWRDN_CLOCK_108_CG_AIO [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_AIO_MASK       0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_1_PWRDN_CLOCK_108_CG_AIO_SHIFT      0

/***************************************************************************
 *PWRDN_CTRL_2 - Power Down Control Register #2
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_2 :: reserved_for_eco0 [31:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_2_reserved_for_eco0_MASK            0xffffffc0
#define BCHP_CLKGEN_PWRDN_CTRL_2_reserved_for_eco0_SHIFT           6

/* CLKGEN :: PWRDN_CTRL_2 :: PWRDN_PINMUX_CLOCK_108_CG_PCVBI [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_PCVBI_MASK 0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_PCVBI_SHIFT 5

/* CLKGEN :: PWRDN_CTRL_2 :: PWRDN_PINMUX_CLOCK_108_CG_XPT [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_XPT_MASK 0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_XPT_SHIFT 4

/* CLKGEN :: PWRDN_CTRL_2 :: PWRDN_PINMUX_CLOCK_108_CG_HIF [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_HIF_MASK 0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_HIF_SHIFT 3

/* CLKGEN :: PWRDN_CTRL_2 :: PWRDN_PINMUX_CLOCK_108_CG_BVNE [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_BVNE_MASK 0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_BVNE_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_2 :: PWRDN_PINMUX_CLOCK_108_CG_DVPHR [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_DVPHR_MASK 0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_DVPHR_SHIFT 1

/* CLKGEN :: PWRDN_CTRL_2 :: PWRDN_PINMUX_CLOCK_108_CG_BSP [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_BSP_MASK 0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_2_PWRDN_PINMUX_CLOCK_108_CG_BSP_SHIFT 0

/***************************************************************************
 *PWRDN_CTRL_3 - Power Down Control Register #3
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_3 :: reserved_for_eco0 [31:27] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_reserved_for_eco0_MASK            0xf8000000
#define BCHP_CLKGEN_PWRDN_CTRL_3_reserved_for_eco0_SHIFT           27

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_CPU_CG_CGM [26:26] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_CPU_CG_CGM_MASK       0x04000000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_CPU_CG_CGM_SHIFT      26

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_CG_VDECF [25:25] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_VDECF_MASK      0x02000000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_VDECF_SHIFT     25

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_CG_VDECB [24:24] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_VDECB_MASK      0x01000000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_VDECB_SHIFT     24

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_250_CG_AVD [23:23] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_250_CG_AVD_MASK       0x00800000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_250_CG_AVD_SHIFT      23

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_259P2_CG_DVPHR [22:22] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_259P2_CG_DVPHR_MASK   0x00400000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_259P2_CG_DVPHR_SHIFT  22

/* CLKGEN :: PWRDN_CTRL_3 :: reserved_for_eco1 [21:21] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_reserved_for_eco1_MASK            0x00200000
#define BCHP_CLKGEN_PWRDN_CTRL_3_reserved_for_eco1_SHIFT           21

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_33_92_CG_HIF [20:20] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_33_92_CG_HIF_MASK     0x00100000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_33_92_CG_HIF_SHIFT    20

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_VCXOB_CG_PAD [19:19] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_VCXOB_CG_PAD_MASK  0x00080000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_VCXOB_CG_PAD_SHIFT 19

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_VCXOA_CG_PAD [18:18] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_VCXOA_CG_PAD_MASK  0x00040000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_VCXOA_CG_PAD_SHIFT 18

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_EBI_CG_PAD [17:17] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_EBI_CG_PAD_MASK    0x00020000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_EBI_CG_PAD_SHIFT   17

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_9_CG_JTAG [16:16] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_9_CG_JTAG_MASK        0x00010000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_9_CG_JTAG_SHIFT       16

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_20P25_CG_XPT [15:15] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_20P25_CG_XPT_MASK     0x00008000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_20P25_CG_XPT_SHIFT    15

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_25_CG_ENET [14:14] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_25_CG_ENET_MASK       0x00004000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_25_CG_ENET_SHIFT      14

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_CG_XPT [13:13] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_XPT_MASK        0x00002000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_XPT_SHIFT       13

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_9_OTP_CG_DVPHR [12:12] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_9_OTP_CG_DVPHR_MASK   0x00001000
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_9_OTP_CG_DVPHR_SHIFT  12

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_VCXO_CG_VEC [11:11] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_VCXO_CG_VEC_MASK   0x00000800
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_VCXO_CG_VEC_SHIFT  11

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_40_27_SC_CG_SUN [10:10] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_40_27_SC_CG_SUN_MASK  0x00000400
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_40_27_SC_CG_SUN_SHIFT 10

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_40P5_CG_XPT [09:09] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_40P5_CG_XPT_MASK      0x00000200
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_40P5_CG_XPT_SHIFT     9

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_54_CG_XPT [08:08] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_54_CG_XPT_MASK        0x00000100
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_54_CG_XPT_SHIFT       8

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_54_CG_IFD [07:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_54_CG_IFD_MASK        0x00000080
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_54_CG_IFD_SHIFT       7

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_72_108_CG_AP [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_72_108_CG_AP_MASK     0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_72_108_CG_AP_SHIFT    6

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_54_72_CG_OB [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_54_72_CG_OB_MASK      0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_54_72_CG_OB_SHIFT     5

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_772K_POD2TX_TX_CG_SUN [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_772K_POD2TX_TX_CG_SUN_MASK 0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_772K_POD2TX_TX_CG_SUN_SHIFT 4

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_81_CG_XPT [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_81_CG_XPT_MASK        0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_81_CG_XPT_SHIFT       3

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_CG_DVPHR [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_DVPHR_MASK      0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_DVPHR_SHIFT     2

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_27_CG_SUN [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_SUN_MASK        0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_27_CG_SUN_SHIFT       1

/* CLKGEN :: PWRDN_CTRL_3 :: PWRDN_CLOCK_189_CG_RPTD [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_189_CG_RPTD_MASK      0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_3_PWRDN_CLOCK_189_CG_RPTD_SHIFT     0

/***************************************************************************
 *PAD_CLOCK - PAD Clock Control Register
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK :: reserved0 [31:16] */
#define BCHP_CLKGEN_PAD_CLOCK_reserved0_MASK                       0xffff0000
#define BCHP_CLKGEN_PAD_CLOCK_reserved0_SHIFT                      16

/* CLKGEN :: PAD_CLOCK :: VCXO_27B_TEST_MODE [15:15] */
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27B_TEST_MODE_MASK              0x00008000
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27B_TEST_MODE_SHIFT             15

/* CLKGEN :: PAD_CLOCK :: VCXO_27B_TEST_SEL [14:10] */
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27B_TEST_SEL_MASK               0x00007c00
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27B_TEST_SEL_SHIFT              10

/* CLKGEN :: PAD_CLOCK :: VCXO_27A_TEST_MODE [09:09] */
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27A_TEST_MODE_MASK              0x00000200
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27A_TEST_MODE_SHIFT             9

/* CLKGEN :: PAD_CLOCK :: VCXO_27A_TEST_SEL [08:04] */
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27A_TEST_SEL_MASK               0x000001f0
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27A_TEST_SEL_SHIFT              4

/* CLKGEN :: PAD_CLOCK :: INV_VCXO_27B_OUTCLK [03:03] */
#define BCHP_CLKGEN_PAD_CLOCK_INV_VCXO_27B_OUTCLK_MASK             0x00000008
#define BCHP_CLKGEN_PAD_CLOCK_INV_VCXO_27B_OUTCLK_SHIFT            3

/* CLKGEN :: PAD_CLOCK :: VCXO_27B_OUTCLK_SEL [02:02] */
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27B_OUTCLK_SEL_MASK             0x00000004
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27B_OUTCLK_SEL_SHIFT            2

/* CLKGEN :: PAD_CLOCK :: INV_VCXO_27A_OUTCLK [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_INV_VCXO_27A_OUTCLK_MASK             0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_INV_VCXO_27A_OUTCLK_SHIFT            1

/* CLKGEN :: PAD_CLOCK :: VCXO_27A_OUTCLK_SEL [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27A_OUTCLK_SEL_MASK             0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27A_OUTCLK_SEL_SHIFT            0

/***************************************************************************
 *MISC - clock_gen block output clock selection
 ***************************************************************************/
/* CLKGEN :: MISC :: reserved0 [31:03] */
#define BCHP_CLKGEN_MISC_reserved0_MASK                            0xfffffff8
#define BCHP_CLKGEN_MISC_reserved0_SHIFT                           3

/* CLKGEN :: MISC :: AP_CLK_SEL [02:01] */
#define BCHP_CLKGEN_MISC_AP_CLK_SEL_MASK                           0x00000006
#define BCHP_CLKGEN_MISC_AP_CLK_SEL_SHIFT                          1

/* CLKGEN :: MISC :: OB_CLK_SEL [00:00] */
#define BCHP_CLKGEN_MISC_OB_CLK_SEL_MASK                           0x00000001
#define BCHP_CLKGEN_MISC_OB_CLK_SEL_SHIFT                          0

/***************************************************************************
 *PLL_TEST_CTRL - PLL_TEST_CTRL Control Register
 ***************************************************************************/
/* CLKGEN :: PLL_TEST_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_CLKGEN_PLL_TEST_CTRL_reserved0_SHIFT                  2

/* CLKGEN :: PLL_TEST_CTRL :: LIMITER_EN_DIFFOSC [01:01] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_LIMITER_EN_DIFFOSC_MASK          0x00000002
#define BCHP_CLKGEN_PLL_TEST_CTRL_LIMITER_EN_DIFFOSC_SHIFT         1

/* CLKGEN :: PLL_TEST_CTRL :: TEST_EN_DIFFOSC [00:00] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_TEST_EN_DIFFOSC_MASK             0x00000001
#define BCHP_CLKGEN_PLL_TEST_CTRL_TEST_EN_DIFFOSC_SHIFT            0

/***************************************************************************
 *AVD_CTRL - AVD PLL reset, enable and powerdown
 ***************************************************************************/
/* CLKGEN :: AVD_CTRL :: reserved0 [31:03] */
#define BCHP_CLKGEN_AVD_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_CLKGEN_AVD_CTRL_reserved0_SHIFT                       3

/* CLKGEN :: AVD_CTRL :: POWERDOWN [02:02] */
#define BCHP_CLKGEN_AVD_CTRL_POWERDOWN_MASK                        0x00000004
#define BCHP_CLKGEN_AVD_CTRL_POWERDOWN_SHIFT                       2
#define BCHP_CLKGEN_AVD_CTRL_POWERDOWN_Powerdown                   1
#define BCHP_CLKGEN_AVD_CTRL_POWERDOWN_Normal                      0

/* CLKGEN :: AVD_CTRL :: CLOCK_ENA [01:01] */
#define BCHP_CLKGEN_AVD_CTRL_CLOCK_ENA_MASK                        0x00000002
#define BCHP_CLKGEN_AVD_CTRL_CLOCK_ENA_SHIFT                       1
#define BCHP_CLKGEN_AVD_CTRL_CLOCK_ENA_Enable                      1
#define BCHP_CLKGEN_AVD_CTRL_CLOCK_ENA_Disable                     0

/* CLKGEN :: AVD_CTRL :: RESET [00:00] */
#define BCHP_CLKGEN_AVD_CTRL_RESET_MASK                            0x00000001
#define BCHP_CLKGEN_AVD_CTRL_RESET_SHIFT                           0
#define BCHP_CLKGEN_AVD_CTRL_RESET_Reset                           1
#define BCHP_CLKGEN_AVD_CTRL_RESET_Normal                          0

/***************************************************************************
 *GEN_CTRL - GEN_PLL control bits used for ECO
 ***************************************************************************/
/* CLKGEN :: GEN_CTRL :: reserved0 [31:26] */
#define BCHP_CLKGEN_GEN_CTRL_reserved0_MASK                        0xfc000000
#define BCHP_CLKGEN_GEN_CTRL_reserved0_SHIFT                       26

/* CLKGEN :: GEN_CTRL :: reserved_for_eco1 [25:02] */
#define BCHP_CLKGEN_GEN_CTRL_reserved_for_eco1_MASK                0x03fffffc
#define BCHP_CLKGEN_GEN_CTRL_reserved_for_eco1_SHIFT               2

/* CLKGEN :: GEN_CTRL :: SC_PLL_REF [01:01] */
#define BCHP_CLKGEN_GEN_CTRL_SC_PLL_REF_MASK                       0x00000002
#define BCHP_CLKGEN_GEN_CTRL_SC_PLL_REF_SHIFT                      1

/* CLKGEN :: GEN_CTRL :: SC_PLL [00:00] */
#define BCHP_CLKGEN_GEN_CTRL_SC_PLL_MASK                           0x00000001
#define BCHP_CLKGEN_GEN_CTRL_SC_PLL_SHIFT                          0

/***************************************************************************
 *MAIN_PLL_CTRL - Main PLL Control Register
 ***************************************************************************/
/* CLKGEN :: MAIN_PLL_CTRL :: RST_STATUS [31:31] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_RST_STATUS_MASK                  0x80000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_RST_STATUS_SHIFT                 31

/* CLKGEN :: MAIN_PLL_CTRL :: BYPASS_PLL_RQ [30:30] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_BYPASS_PLL_RQ_MASK               0x40000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_BYPASS_PLL_RQ_SHIFT              30

/* CLKGEN :: MAIN_PLL_CTRL :: BYPASS_PLL_STATE [29:29] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_BYPASS_PLL_STATE_MASK            0x20000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_BYPASS_PLL_STATE_SHIFT           29
#define BCHP_CLKGEN_MAIN_PLL_CTRL_BYPASS_PLL_STATE_normal_PLL_mode 0
#define BCHP_CLKGEN_MAIN_PLL_CTRL_BYPASS_PLL_STATE_bypassed_PLL_mode 1

/* union - case normal_PLL_mode [28:23] */
/* CLKGEN :: MAIN_PLL_CTRL :: normal_PLL_mode :: PLL_PD [28:28] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_PLL_PD_MASK      0x10000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_PLL_PD_SHIFT     28

/* CLKGEN :: MAIN_PLL_CTRL :: normal_PLL_mode :: A_RST_PLL [27:27] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_A_RST_PLL_MASK   0x08000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_A_RST_PLL_SHIFT  27

/* CLKGEN :: MAIN_PLL_CTRL :: normal_PLL_mode :: D_RST_PLL [26:26] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_D_RST_PLL_MASK   0x04000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_D_RST_PLL_SHIFT  26

/* CLKGEN :: MAIN_PLL_CTRL :: normal_PLL_mode :: CPU_FREQ [25:24] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_CPU_FREQ_MASK    0x03000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_CPU_FREQ_SHIFT   24

/* CLKGEN :: MAIN_PLL_CTRL :: normal_PLL_mode :: OVERRIDE_CPU_FREQ_PIN_STRAP [23:23] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_OVERRIDE_CPU_FREQ_PIN_STRAP_MASK 0x00800000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_normal_PLL_mode_OVERRIDE_CPU_FREQ_PIN_STRAP_SHIFT 23

/* union - case bypassed_PLL_mode [28:23] */
/* CLKGEN :: MAIN_PLL_CTRL :: bypassed_PLL_mode :: PLL_PD [28:28] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_PLL_PD_MASK    0x10000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_PLL_PD_SHIFT   28

/* CLKGEN :: MAIN_PLL_CTRL :: bypassed_PLL_mode :: A_RST_PLL [27:27] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_A_RST_PLL_MASK 0x08000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_A_RST_PLL_SHIFT 27

/* CLKGEN :: MAIN_PLL_CTRL :: bypassed_PLL_mode :: D_RST_PLL [26:26] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_D_RST_PLL_MASK 0x04000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_D_RST_PLL_SHIFT 26

/* CLKGEN :: MAIN_PLL_CTRL :: bypassed_PLL_mode :: CPU_FREQ [25:24] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_CPU_FREQ_MASK  0x03000000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_CPU_FREQ_SHIFT 24

/* CLKGEN :: MAIN_PLL_CTRL :: bypassed_PLL_mode :: OVERRIDE_CPU_FREQ_PIN_STRAP [23:23] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_OVERRIDE_CPU_FREQ_PIN_STRAP_MASK 0x00800000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_bypassed_PLL_mode_OVERRIDE_CPU_FREQ_PIN_STRAP_SHIFT 23

/* CLKGEN :: MAIN_PLL_CTRL :: reserved0 [22:18] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_reserved0_MASK                   0x007c0000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_reserved0_SHIFT                  18

/* CLKGEN :: MAIN_PLL_CTRL :: CPU_DLY_CH3 [17:16] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_CPU_DLY_CH3_MASK                 0x00030000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_CPU_DLY_CH3_SHIFT                16

/* CLKGEN :: MAIN_PLL_CTRL :: CPU_DLY_CH2 [15:14] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_CPU_DLY_CH2_MASK                 0x0000c000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_CPU_DLY_CH2_SHIFT                14

/* CLKGEN :: MAIN_PLL_CTRL :: CPU_DLY_CH1 [13:12] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_CPU_DLY_CH1_MASK                 0x00003000
#define BCHP_CLKGEN_MAIN_PLL_CTRL_CPU_DLY_CH1_SHIFT                12

/* CLKGEN :: MAIN_PLL_CTRL :: MAIN_DLY_CH6 [11:10] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH6_MASK                0x00000c00
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH6_SHIFT               10

/* CLKGEN :: MAIN_PLL_CTRL :: MAIN_DLY_CH5 [09:08] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH5_MASK                0x00000300
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH5_SHIFT               8

/* CLKGEN :: MAIN_PLL_CTRL :: MAIN_DLY_CH4 [07:06] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH4_MASK                0x000000c0
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH4_SHIFT               6

/* CLKGEN :: MAIN_PLL_CTRL :: MAIN_DLY_CH3 [05:04] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH3_MASK                0x00000030
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH3_SHIFT               4

/* CLKGEN :: MAIN_PLL_CTRL :: MAIN_DLY_CH2 [03:02] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH2_MASK                0x0000000c
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH2_SHIFT               2

/* CLKGEN :: MAIN_PLL_CTRL :: MAIN_DLY_CH1 [01:00] */
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH1_MASK                0x00000003
#define BCHP_CLKGEN_MAIN_PLL_CTRL_MAIN_DLY_CH1_SHIFT               0

/***************************************************************************
 *PM_CTRL - MIPS Powerdon Request Register
 ***************************************************************************/
/* CLKGEN :: PM_CTRL :: reserved0 [31:08] */
#define BCHP_CLKGEN_PM_CTRL_reserved0_MASK                         0xffffff00
#define BCHP_CLKGEN_PM_CTRL_reserved0_SHIFT                        8

/* CLKGEN :: PM_CTRL :: PM_STATE [07:04] */
#define BCHP_CLKGEN_PM_CTRL_PM_STATE_MASK                          0x000000f0
#define BCHP_CLKGEN_PM_CTRL_PM_STATE_SHIFT                         4

/* CLKGEN :: PM_CTRL :: PM_OVERRIDE [03:03] */
#define BCHP_CLKGEN_PM_CTRL_PM_OVERRIDE_MASK                       0x00000008
#define BCHP_CLKGEN_PM_CTRL_PM_OVERRIDE_SHIFT                      3

/* CLKGEN :: PM_CTRL :: MIPS_PWRDN_STATUS [02:02] */
#define BCHP_CLKGEN_PM_CTRL_MIPS_PWRDN_STATUS_MASK                 0x00000004
#define BCHP_CLKGEN_PM_CTRL_MIPS_PWRDN_STATUS_SHIFT                2

/* CLKGEN :: PM_CTRL :: PLL_PWRDN_RQ [01:01] */
#define BCHP_CLKGEN_PM_CTRL_PLL_PWRDN_RQ_MASK                      0x00000002
#define BCHP_CLKGEN_PM_CTRL_PLL_PWRDN_RQ_SHIFT                     1

/* CLKGEN :: PM_CTRL :: MIPS_PWRDN_RQ [00:00] */
#define BCHP_CLKGEN_PM_CTRL_MIPS_PWRDN_RQ_MASK                     0x00000001
#define BCHP_CLKGEN_PM_CTRL_MIPS_PWRDN_RQ_SHIFT                    0

/***************************************************************************
 *PM_IRQ_INV - Power Management IRQ Polarity Inversion
 ***************************************************************************/
/* CLKGEN :: PM_IRQ_INV :: reserved0 [31:12] */
#define BCHP_CLKGEN_PM_IRQ_INV_reserved0_MASK                      0xfffff000
#define BCHP_CLKGEN_PM_IRQ_INV_reserved0_SHIFT                     12

/* CLKGEN :: PM_IRQ_INV :: EXT_IRQ_B [11:05] */
#define BCHP_CLKGEN_PM_IRQ_INV_EXT_IRQ_B_MASK                      0x00000fe0
#define BCHP_CLKGEN_PM_IRQ_INV_EXT_IRQ_B_SHIFT                     5

/* CLKGEN :: PM_IRQ_INV :: NMI_B [04:04] */
#define BCHP_CLKGEN_PM_IRQ_INV_NMI_B_MASK                          0x00000010
#define BCHP_CLKGEN_PM_IRQ_INV_NMI_B_SHIFT                         4

/* CLKGEN :: PM_IRQ_INV :: RTC [03:03] */
#define BCHP_CLKGEN_PM_IRQ_INV_RTC_MASK                            0x00000008
#define BCHP_CLKGEN_PM_IRQ_INV_RTC_SHIFT                           3

/* CLKGEN :: PM_IRQ_INV :: KPD [02:02] */
#define BCHP_CLKGEN_PM_IRQ_INV_KPD_MASK                            0x00000004
#define BCHP_CLKGEN_PM_IRQ_INV_KPD_SHIFT                           2

/* CLKGEN :: PM_IRQ_INV :: IRR [01:01] */
#define BCHP_CLKGEN_PM_IRQ_INV_IRR_MASK                            0x00000002
#define BCHP_CLKGEN_PM_IRQ_INV_IRR_SHIFT                           1

/* CLKGEN :: PM_IRQ_INV :: CEC [00:00] */
#define BCHP_CLKGEN_PM_IRQ_INV_CEC_MASK                            0x00000001
#define BCHP_CLKGEN_PM_IRQ_INV_CEC_SHIFT                           0

/***************************************************************************
 *PM_WAIT_CNT - Power Management Wait counter in place of Wait for MIPS IRQ
 ***************************************************************************/
/* CLKGEN :: PM_WAIT_CNT :: reserved0 [31:16] */
#define BCHP_CLKGEN_PM_WAIT_CNT_reserved0_MASK                     0xffff0000
#define BCHP_CLKGEN_PM_WAIT_CNT_reserved0_SHIFT                    16

/* CLKGEN :: PM_WAIT_CNT :: COUNTER [15:00] */
#define BCHP_CLKGEN_PM_WAIT_CNT_COUNTER_MASK                       0x0000ffff
#define BCHP_CLKGEN_PM_WAIT_CNT_COUNTER_SHIFT                      0

/***************************************************************************
 *D2CDIFF_AC_CTRL - AC_CTRL for D2CDIFF
 ***************************************************************************/
/* CLKGEN :: D2CDIFF_AC_CTRL :: reserved_for_eco0 [31:21] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_reserved_for_eco0_MASK         0xffe00000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_reserved_for_eco0_SHIFT        21

/* CLKGEN :: D2CDIFF_AC_CTRL :: DVPH_STATUS [20:20] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_DVPH_STATUS_MASK               0x00100000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_DVPH_STATUS_SHIFT              20

/* CLKGEN :: D2CDIFF_AC_CTRL :: RPTD_STATUS [19:19] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_STATUS_MASK               0x00080000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_STATUS_SHIFT              19

/* CLKGEN :: D2CDIFF_AC_CTRL :: AVD_STATUS [18:18] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_STATUS_MASK                0x00040000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_STATUS_SHIFT               18

/* CLKGEN :: D2CDIFF_AC_CTRL :: MIPS_STATUS [17:17] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_STATUS_MASK               0x00020000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_STATUS_SHIFT              17

/* CLKGEN :: D2CDIFF_AC_CTRL :: MAIN_STATUS [16:16] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_STATUS_MASK               0x00010000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_STATUS_SHIFT              16

/* CLKGEN :: D2CDIFF_AC_CTRL :: reserved_for_eco1 [15:05] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_reserved_for_eco1_MASK         0x0000ffe0
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_reserved_for_eco1_SHIFT        5

/* CLKGEN :: D2CDIFF_AC_CTRL :: DVPH_XOR [04:04] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_DVPH_XOR_MASK                  0x00000010
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_DVPH_XOR_SHIFT                 4

/* CLKGEN :: D2CDIFF_AC_CTRL :: RPTD_XOR [03:03] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_XOR_MASK                  0x00000008
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_XOR_SHIFT                 3

/* CLKGEN :: D2CDIFF_AC_CTRL :: AVD_XOR [02:02] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_XOR_MASK                   0x00000004
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_XOR_SHIFT                  2

/* CLKGEN :: D2CDIFF_AC_CTRL :: MIPS_XOR [01:01] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_XOR_MASK                  0x00000002
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_XOR_SHIFT                 1

/* CLKGEN :: D2CDIFF_AC_CTRL :: MAIN_XOR [00:00] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_XOR_MASK                  0x00000001
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_XOR_SHIFT                 0

/***************************************************************************
 *LOCK - PLL lock status
 ***************************************************************************/
/* CLKGEN :: LOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_LOCK_reserved0_MASK                            0xfffffff8
#define BCHP_CLKGEN_LOCK_reserved0_SHIFT                           3

/* CLKGEN :: LOCK :: AVD [02:02] */
#define BCHP_CLKGEN_LOCK_AVD_MASK                                  0x00000004
#define BCHP_CLKGEN_LOCK_AVD_SHIFT                                 2

/* CLKGEN :: LOCK :: CPU [01:01] */
#define BCHP_CLKGEN_LOCK_CPU_MASK                                  0x00000002
#define BCHP_CLKGEN_LOCK_CPU_SHIFT                                 1

/* CLKGEN :: LOCK :: MAIN [00:00] */
#define BCHP_CLKGEN_LOCK_MAIN_MASK                                 0x00000001
#define BCHP_CLKGEN_LOCK_MAIN_SHIFT                                0

/***************************************************************************
 *LOCK_CNTR_RESET - VCXO Lock Counter Reset
 ***************************************************************************/
/* CLKGEN :: LOCK_CNTR_RESET :: reserved0 [31:03] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_reserved0_MASK                 0xfffffff8
#define BCHP_CLKGEN_LOCK_CNTR_RESET_reserved0_SHIFT                3

/* CLKGEN :: LOCK_CNTR_RESET :: AVD [02:02] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_AVD_MASK                       0x00000004
#define BCHP_CLKGEN_LOCK_CNTR_RESET_AVD_SHIFT                      2

/* CLKGEN :: LOCK_CNTR_RESET :: CPU [01:01] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_CPU_MASK                       0x00000002
#define BCHP_CLKGEN_LOCK_CNTR_RESET_CPU_SHIFT                      1

/* CLKGEN :: LOCK_CNTR_RESET :: MAIN [00:00] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_MAIN_MASK                      0x00000001
#define BCHP_CLKGEN_LOCK_CNTR_RESET_MAIN_SHIFT                     0

/***************************************************************************
 *AVD_LOCK_CNT - AVD PLL Lock Counter
 ***************************************************************************/
/* CLKGEN :: AVD_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLKGEN_AVD_LOCK_CNT_reserved0_MASK                    0xfffff000
#define BCHP_CLKGEN_AVD_LOCK_CNT_reserved0_SHIFT                   12

/* CLKGEN :: AVD_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLKGEN_AVD_LOCK_CNT_COUNT_MASK                        0x00000fff
#define BCHP_CLKGEN_AVD_LOCK_CNT_COUNT_SHIFT                       0

/***************************************************************************
 *CPU_LOCK_CNT - CPU PLL Lock Counter
 ***************************************************************************/
/* CLKGEN :: CPU_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLKGEN_CPU_LOCK_CNT_reserved0_MASK                    0xfffff000
#define BCHP_CLKGEN_CPU_LOCK_CNT_reserved0_SHIFT                   12

/* CLKGEN :: CPU_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLKGEN_CPU_LOCK_CNT_COUNT_MASK                        0x00000fff
#define BCHP_CLKGEN_CPU_LOCK_CNT_COUNT_SHIFT                       0

/***************************************************************************
 *MAIN_LOCK_CNT - MAIN PLL Lock Counter
 ***************************************************************************/
/* CLKGEN :: MAIN_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLKGEN_MAIN_LOCK_CNT_reserved0_MASK                   0xfffff000
#define BCHP_CLKGEN_MAIN_LOCK_CNT_reserved0_SHIFT                  12

/* CLKGEN :: MAIN_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLKGEN_MAIN_LOCK_CNT_COUNT_MASK                       0x00000fff
#define BCHP_CLKGEN_MAIN_LOCK_CNT_COUNT_SHIFT                      0

/***************************************************************************
 *REVISION - Chip Revision
 ***************************************************************************/
/* CLKGEN :: REVISION :: reserved0 [31:16] */
#define BCHP_CLKGEN_REVISION_reserved0_MASK                        0xffff0000
#define BCHP_CLKGEN_REVISION_reserved0_SHIFT                       16

/* CLKGEN :: REVISION :: MAJOR [15:08] */
#define BCHP_CLKGEN_REVISION_MAJOR_MASK                            0x0000ff00
#define BCHP_CLKGEN_REVISION_MAJOR_SHIFT                           8

/* CLKGEN :: REVISION :: MINOR [07:00] */
#define BCHP_CLKGEN_REVISION_MINOR_MASK                            0x000000ff
#define BCHP_CLKGEN_REVISION_MINOR_SHIFT                           0

/***************************************************************************
 *SCRATCH_REG - Scratch Register
 ***************************************************************************/
/* CLKGEN :: SCRATCH_REG :: VALUE [31:00] */
#define BCHP_CLKGEN_SCRATCH_REG_VALUE_MASK                         0xffffffff
#define BCHP_CLKGEN_SCRATCH_REG_VALUE_SHIFT                        0

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
