0.6
2017.2
Jun 15 2017
18:52:51
E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sim_1/new/Test_bench.v,1574053594,verilog,,,,Test_Bench,,,,,,,,
E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sources_1/new/LAB6.v,1574054527,verilog,,,,LAB6;clock_divider_10000,,,,,,,,
E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sources_1/new/Register.v,1574046553,verilog,,,,Reg,,,,,,,,
E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sources_1/new/SSD.v,1574052828,verilog,,,,SSD,,,,,,,,
