0.6
2019.2
Nov  6 2019
21:57:16
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/trace_tb.v,1693562310,verilog,,,,tb_top,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.v,1693549267,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v,,clk_pll,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v,1693549267,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/sim/data_ram.v,1693549257,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1693549264,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v,,inst_ram,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v,1693548882,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v,,bridge_1x2,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v,1693548882,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v,,confreg,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v,1693574671,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v,,ALU,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v,1693575067,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v,,D_E,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v,1693575067,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v,,E_M,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v,1693571661,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v,,F_D,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v,1693474052,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v,,M_W,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v,1693574782,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v,,control,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v,1693572001,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/regfile.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signextend.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pre_read.v,mycpu_top,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v,1693559133,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/forwarding_unit .v,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v;D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v,PC;RAM;ROM;cpu_part;is_stall;judge_is_jmp;mux2_1_32;mux2_1_5;pc_plus;pc_plus4,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/forwarding_unit .v,1693479603,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v,,forwarding_unit,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v,1693548468,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pre_read.v,,jal_mux_32;jal_mux_5,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pre_read.v,1693563120,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/regfile.v,,pre_read,,,,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/regfile.v,1693363167,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signextend.v,,regfile,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signextend.v,1693538643,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v,,signextend,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v,1693548882,verilog,,D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/trace_tb.v,,teach_soc_top,,,../../../../teach_soc.srcs/sources_1/ip/clk_pll,,,,,
