// Seed: 4243213094
module module_0 (
    inout logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3 = id_1;
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    input logic id_2
);
  logic id_3;
  type_7(
      id_1, (1), id_0, 1
  );
  assign id_1 = 1;
  assign id_1 = 1'b0;
endmodule
