Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Sep 14 02:52:50 2025
| Host         : kc-ThinkPad-T14-Gen-5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file lab3_control_sets_placed.rpt
| Design       : lab3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           16 |
|     10 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              76 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | led[15]_i_1_n_0                     |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[8]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[7]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[6]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[5]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[4]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[3]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[2]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[1]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[14]_i_1_n_0                     |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[13]_i_1_n_0                     |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[12]_i_1_n_0                     |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[11]_i_1_n_0                     |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[10]_i_1_n_0                     |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[0]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | led[9]_i_1_n_0                      |                    |                1 |              2 |
|  clk_IBUF_BUFG | startup_state2_out                  |                    |                2 |             10 |
|  clk_IBUF_BUFG | FSM_onehot_display_state[4]_i_1_n_0 |                    |                2 |             10 |
|  clk_IBUF_BUFG | seg[7]_i_1_n_0                      |                    |                4 |             24 |
|  clk_IBUF_BUFG | p_1_in0                             | startup_state2_out |                7 |             54 |
|  clk_IBUF_BUFG |                                     |                    |               11 |             70 |
+----------------+-------------------------------------+--------------------+------------------+----------------+


