[2021-09-09 10:03:20,884]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 10:03:20,885]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:24,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; ".

Peak memory: 15704064 bytes

[2021-09-09 10:03:24,051]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:24,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36327424 bytes

[2021-09-09 10:03:24,244]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 10:03:24,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:24,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2146
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2146
score:100
	Report mapping result:
		klut_size()     :2283
		klut.num_gates():2146
		max delay       :6
		max area        :2146
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :176
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :1970
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 19558400 bytes

[2021-09-09 10:03:24,580]mapper_test.py:220:[INFO]: area: 2146 level: 6
[2021-09-09 12:03:15,275]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 12:03:15,275]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:03:18,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; ".

Peak memory: 16015360 bytes

[2021-09-09 12:03:18,455]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:03:18,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36429824 bytes

[2021-09-09 12:03:18,648]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 12:03:18,648]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:03:21,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2146
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2146
score:100
	Report mapping result:
		klut_size()     :2283
		klut.num_gates():2146
		max delay       :6
		max area        :2146
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :176
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :1970
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 47890432 bytes

[2021-09-09 12:03:21,906]mapper_test.py:220:[INFO]: area: 2146 level: 6
[2021-09-09 13:33:16,123]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 13:33:16,124]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:33:19,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; ".

Peak memory: 15818752 bytes

[2021-09-09 13:33:19,279]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:33:19,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36556800 bytes

[2021-09-09 13:33:19,471]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 13:33:19,472]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:33:22,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2268
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :2268
score:100
	Report mapping result:
		klut_size()     :2405
		klut.num_gates():2268
		max delay       :6
		max area        :2268
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :180
		LUT fanins:3	 numbers :124
		LUT fanins:4	 numbers :1964
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 47886336 bytes

[2021-09-09 13:33:22,768]mapper_test.py:220:[INFO]: area: 2268 level: 6
[2021-09-09 15:08:02,759]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 15:08:02,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:02,760]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:02,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36495360 bytes

[2021-09-09 15:08:02,972]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 15:08:02,972]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:06,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 47816704 bytes

[2021-09-09 15:08:06,530]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-09 15:37:06,910]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 15:37:06,911]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:06,911]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:07,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36270080 bytes

[2021-09-09 15:37:07,156]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 15:37:07,156]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:10,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 47816704 bytes

[2021-09-09 15:37:10,708]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-09 16:15:10,631]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 16:15:10,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:10,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:10,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36192256 bytes

[2021-09-09 16:15:10,841]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 16:15:10,842]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:14,397]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 48033792 bytes

[2021-09-09 16:15:14,398]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-09 16:49:54,203]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 16:49:54,203]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:54,203]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:54,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36409344 bytes

[2021-09-09 16:49:54,446]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 16:49:54,446]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:57,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 47808512 bytes

[2021-09-09 16:49:57,960]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-09 17:26:15,055]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-09 17:26:15,056]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:15,056]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:15,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36126720 bytes

[2021-09-09 17:26:15,300]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-09 17:26:15,300]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:18,856]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 47951872 bytes

[2021-09-09 17:26:18,856]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-13 23:31:06,770]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-13 23:31:06,770]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:06,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:06,996]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36085760 bytes

[2021-09-13 23:31:07,010]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-13 23:31:07,011]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:09,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 30220288 bytes

[2021-09-13 23:31:09,958]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-13 23:42:32,659]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-13 23:42:32,660]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:32,660]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:32,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36077568 bytes

[2021-09-13 23:42:32,866]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-13 23:42:32,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:33,183]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 18829312 bytes

[2021-09-13 23:42:33,183]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-14 09:00:57,075]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-14 09:00:57,075]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:57,075]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:57,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35934208 bytes

[2021-09-14 09:00:57,298]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-14 09:00:57,299]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:00,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 47869952 bytes

[2021-09-14 09:01:00,431]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-14 09:21:31,330]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-14 09:21:31,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:31,331]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:31,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35971072 bytes

[2021-09-14 09:21:31,569]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-14 09:21:31,569]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:31,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 19464192 bytes

[2021-09-14 09:21:31,881]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-15 15:34:17,110]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-15 15:34:17,111]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:17,111]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:17,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36118528 bytes

[2021-09-15 15:34:17,335]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-15 15:34:17,335]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:20,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 34820096 bytes

[2021-09-15 15:34:20,042]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-15 15:54:52,036]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-15 15:54:52,037]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:52,037]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:52,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36151296 bytes

[2021-09-15 15:54:52,211]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-15 15:54:52,211]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:52,478]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 10752000 bytes

[2021-09-15 15:54:52,478]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-18 14:04:46,834]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-18 14:04:46,835]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:46,835]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:47,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35799040 bytes

[2021-09-18 14:04:47,012]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-18 14:04:47,012]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:49,643]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 37855232 bytes

[2021-09-18 14:04:49,643]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-18 16:29:21,247]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-18 16:29:21,247]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:21,247]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:21,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36237312 bytes

[2021-09-18 16:29:21,423]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-18 16:29:21,423]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:24,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 29814784 bytes

[2021-09-18 16:29:24,113]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-22 08:59:25,361]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-22 08:59:25,361]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:25,362]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:25,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36098048 bytes

[2021-09-22 08:59:25,535]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-22 08:59:25,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:26,963]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 19841024 bytes

[2021-09-22 08:59:26,963]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-22 11:28:01,149]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-22 11:28:01,149]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:01,150]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:01,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36106240 bytes

[2021-09-22 11:28:01,324]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-22 11:28:01,324]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:03,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 19718144 bytes

[2021-09-22 11:28:03,952]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-23 16:47:05,048]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-23 16:47:05,048]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:05,048]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:05,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36278272 bytes

[2021-09-23 16:47:05,225]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-23 16:47:05,225]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:08,032]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 21016576 bytes

[2021-09-23 16:47:08,033]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-23 17:10:03,982]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-23 17:10:03,983]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:03,983]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:04,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36110336 bytes

[2021-09-23 17:10:04,210]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-23 17:10:04,211]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:06,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 19886080 bytes

[2021-09-23 17:10:06,863]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-23 18:11:39,464]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-23 18:11:39,465]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:39,465]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:39,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35930112 bytes

[2021-09-23 18:11:39,697]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-23 18:11:39,697]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:42,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 21147648 bytes

[2021-09-23 18:11:42,493]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-27 16:38:47,474]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-27 16:38:47,475]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:47,475]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:47,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36179968 bytes

[2021-09-27 16:38:47,652]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-27 16:38:47,652]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:50,453]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 20942848 bytes

[2021-09-27 16:38:50,453]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-27 17:45:31,401]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-27 17:45:31,401]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:31,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:31,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36024320 bytes

[2021-09-27 17:45:31,603]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-27 17:45:31,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:34,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
balancing!
	current map manager:
		current min nodes:3277
		current min depth:12
rewriting!
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 20860928 bytes

[2021-09-27 17:45:34,334]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-28 02:11:45,039]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-28 02:11:45,039]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:45,039]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:45,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35917824 bytes

[2021-09-28 02:11:45,211]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-28 02:11:45,212]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:47,922]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 21172224 bytes

[2021-09-28 02:11:47,922]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-28 16:51:09,252]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-28 16:51:09,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:09,253]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:09,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36388864 bytes

[2021-09-28 16:51:09,430]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-28 16:51:09,430]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:12,063]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 19988480 bytes

[2021-09-28 16:51:12,064]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-09-28 17:30:11,863]mapper_test.py:79:[INFO]: run case "bar"
[2021-09-28 17:30:11,863]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:11,864]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:12,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35811328 bytes

[2021-09-28 17:30:12,098]mapper_test.py:156:[INFO]: area: 1349 level: 6
[2021-09-28 17:30:12,098]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:14,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 35577856 bytes

[2021-09-28 17:30:14,709]mapper_test.py:220:[INFO]: area: 1540 level: 6
[2021-10-09 10:42:47,914]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-09 10:42:47,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:47,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:48,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36179968 bytes

[2021-10-09 10:42:48,089]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-09 10:42:48,089]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:48,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 11771904 bytes

[2021-10-09 10:42:48,809]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-09 11:25:20,653]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-09 11:25:20,653]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:20,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:20,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36065280 bytes

[2021-10-09 11:25:20,835]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-09 11:25:20,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:21,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 13365248 bytes

[2021-10-09 11:25:21,538]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-09 16:33:23,974]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-09 16:33:23,977]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:23,977]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:24,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35979264 bytes

[2021-10-09 16:33:24,155]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-09 16:33:24,155]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:25,378]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 15339520 bytes

[2021-10-09 16:33:25,379]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-09 16:50:27,402]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-09 16:50:27,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:27,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:27,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36175872 bytes

[2021-10-09 16:50:27,624]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-09 16:50:27,625]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:28,846]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 15392768 bytes

[2021-10-09 16:50:28,847]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-12 11:01:32,626]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-12 11:01:32,626]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:32,626]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:32,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36077568 bytes

[2021-10-12 11:01:32,858]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-12 11:01:32,858]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:35,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 17354752 bytes

[2021-10-12 11:01:35,707]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-12 11:19:36,919]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-12 11:19:36,919]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:36,919]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:37,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35926016 bytes

[2021-10-12 11:19:37,155]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-12 11:19:37,155]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:37,913]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 11587584 bytes

[2021-10-12 11:19:37,914]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-12 13:37:00,967]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-12 13:37:00,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:00,968]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:01,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36024320 bytes

[2021-10-12 13:37:01,209]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-12 13:37:01,209]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:04,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 17543168 bytes

[2021-10-12 13:37:04,115]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-12 15:07:40,203]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-12 15:07:40,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:40,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:40,428]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36110336 bytes

[2021-10-12 15:07:40,442]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-12 15:07:40,442]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:43,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 17457152 bytes

[2021-10-12 15:07:43,246]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-12 18:52:38,006]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-12 18:52:38,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:38,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:38,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36261888 bytes

[2021-10-12 18:52:38,235]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-12 18:52:38,235]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:41,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 16244736 bytes

[2021-10-12 18:52:41,077]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-18 11:46:09,833]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-18 11:46:09,833]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:09,834]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:10,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36306944 bytes

[2021-10-18 11:46:10,073]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-18 11:46:10,073]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:12,920]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 16289792 bytes

[2021-10-18 11:46:12,921]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-18 12:04:24,040]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-18 12:04:24,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:24,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:24,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36040704 bytes

[2021-10-18 12:04:24,229]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-18 12:04:24,229]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:24,410]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 9375744 bytes

[2021-10-18 12:04:24,411]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-19 14:12:20,342]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-19 14:12:20,343]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:20,343]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:20,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36323328 bytes

[2021-10-19 14:12:20,525]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-19 14:12:20,526]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:20,699]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 9281536 bytes

[2021-10-19 14:12:20,699]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-22 13:34:41,042]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-22 13:34:41,042]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:41,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:41,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36360192 bytes

[2021-10-22 13:34:41,222]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-22 13:34:41,222]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:41,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 12279808 bytes

[2021-10-22 13:34:41,904]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-22 13:55:33,765]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-22 13:55:33,765]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:33,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:33,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35979264 bytes

[2021-10-22 13:55:33,945]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-22 13:55:33,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:34,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 12496896 bytes

[2021-10-22 13:55:34,626]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-22 14:02:41,417]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-22 14:02:41,417]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:41,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:41,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36188160 bytes

[2021-10-22 14:02:41,600]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-22 14:02:41,600]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:41,776]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 9383936 bytes

[2021-10-22 14:02:41,776]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-22 14:06:02,292]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-22 14:06:02,292]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:02,293]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:02,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36159488 bytes

[2021-10-22 14:06:02,531]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-22 14:06:02,531]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:02,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 9383936 bytes

[2021-10-22 14:06:02,708]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-23 13:35:36,378]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-23 13:35:36,379]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:36,379]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:36,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35962880 bytes

[2021-10-23 13:35:36,559]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-23 13:35:36,559]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:39,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1628
score:100
	Report mapping result:
		klut_size()     :1765
		klut.num_gates():1628
		max delay       :6
		max area        :1628
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :246
		LUT fanins:3	 numbers :408
		LUT fanins:4	 numbers :974
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 16465920 bytes

[2021-10-23 13:35:39,305]mapper_test.py:224:[INFO]: area: 1628 level: 6
[2021-10-24 17:47:16,648]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-24 17:47:16,648]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:16,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:16,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36159488 bytes

[2021-10-24 17:47:16,832]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-24 17:47:16,832]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:19,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1628
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 16330752 bytes

[2021-10-24 17:47:19,663]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-24 18:07:41,942]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-24 18:07:41,942]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:41,943]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:42,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36319232 bytes

[2021-10-24 18:07:42,177]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-24 18:07:42,177]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:44,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
	current map manager:
		current min nodes:3277
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1540
score:100
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 16330752 bytes

[2021-10-24 18:07:44,979]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-26 10:25:55,376]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-26 10:25:55,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:55,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:55,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36155392 bytes

[2021-10-26 10:25:55,563]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-26 10:25:55,564]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:55,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	current map manager:
		current min nodes:3277
		current min depth:12
	Report mapping result:
		klut_size()     :2090
		klut.num_gates():1953
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :853
		LUT fanins:4	 numbers :1027
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 9310208 bytes

[2021-10-26 10:25:55,799]mapper_test.py:224:[INFO]: area: 1953 level: 6
[2021-10-26 11:05:36,354]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-26 11:05:36,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:36,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:36,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36102144 bytes

[2021-10-26 11:05:36,541]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-26 11:05:36,541]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:39,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2090
		klut.num_gates():1953
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :853
		LUT fanins:4	 numbers :1027
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 15872000 bytes

[2021-10-26 11:05:39,488]mapper_test.py:224:[INFO]: area: 1953 level: 6
[2021-10-26 11:26:15,723]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-26 11:26:15,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:15,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:15,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35995648 bytes

[2021-10-26 11:26:15,956]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-26 11:26:15,956]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:18,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2094
		klut.num_gates():1957
		max delay       :6
		max area        :1628
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :126
		LUT fanins:3	 numbers :817
		LUT fanins:4	 numbers :1014
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 16015360 bytes

[2021-10-26 11:26:18,756]mapper_test.py:224:[INFO]: area: 1957 level: 6
[2021-10-26 12:24:21,706]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-26 12:24:21,706]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:21,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:21,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36089856 bytes

[2021-10-26 12:24:21,889]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-26 12:24:21,889]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:24,685]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 16007168 bytes

[2021-10-26 12:24:24,686]mapper_test.py:224:[INFO]: area: 1540 level: 6
[2021-10-26 14:13:23,337]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-26 14:13:23,337]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:23,337]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:23,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35889152 bytes

[2021-10-26 14:13:23,518]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-26 14:13:23,518]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:23,718]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2090
		klut.num_gates():1953
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :853
		LUT fanins:4	 numbers :1027
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 9273344 bytes

[2021-10-26 14:13:23,718]mapper_test.py:224:[INFO]: area: 1953 level: 6
[2021-10-29 16:10:28,474]mapper_test.py:79:[INFO]: run case "bar"
[2021-10-29 16:10:28,474]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:28,474]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:28,645]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35934208 bytes

[2021-10-29 16:10:28,660]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-10-29 16:10:28,661]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:28,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2663
		klut.num_gates():2526
		max delay       :6
		max area        :2526
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :262
		LUT fanins:3	 numbers :917
		LUT fanins:4	 numbers :1347
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
Peak memory: 9027584 bytes

[2021-10-29 16:10:28,868]mapper_test.py:224:[INFO]: area: 2526 level: 6
[2021-11-03 09:52:22,075]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-03 09:52:22,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:22,075]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:22,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36003840 bytes

[2021-11-03 09:52:22,260]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-03 09:52:22,260]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:22,649]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2663
		klut.num_gates():2526
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :262
		LUT fanins:3	 numbers :917
		LUT fanins:4	 numbers :1347
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig_output.v
	Peak memory: 10608640 bytes

[2021-11-03 09:52:22,650]mapper_test.py:226:[INFO]: area: 2526 level: 6
[2021-11-03 10:04:33,046]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-03 10:04:33,046]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:33,046]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:33,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35885056 bytes

[2021-11-03 10:04:33,235]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-03 10:04:33,235]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:33,646]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2829
		klut.num_gates():2692
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :263
		LUT fanins:3	 numbers :828
		LUT fanins:4	 numbers :1601
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig_output.v
	Peak memory: 10518528 bytes

[2021-11-03 10:04:33,647]mapper_test.py:226:[INFO]: area: 2692 level: 6
[2021-11-03 13:44:33,020]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-03 13:44:33,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:33,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:33,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35958784 bytes

[2021-11-03 13:44:33,205]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-03 13:44:33,205]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:33,614]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2829
		klut.num_gates():2692
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :263
		LUT fanins:3	 numbers :828
		LUT fanins:4	 numbers :1601
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig_output.v
	Peak memory: 10743808 bytes

[2021-11-03 13:44:33,614]mapper_test.py:226:[INFO]: area: 2692 level: 6
[2021-11-03 13:50:48,083]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-03 13:50:48,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:48,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:48,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35905536 bytes

[2021-11-03 13:50:48,267]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-03 13:50:48,268]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:48,676]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :2829
		klut.num_gates():2692
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :263
		LUT fanins:3	 numbers :828
		LUT fanins:4	 numbers :1601
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig_output.v
	Peak memory: 10600448 bytes

[2021-11-03 13:50:48,677]mapper_test.py:226:[INFO]: area: 2692 level: 6
[2021-11-04 15:57:45,512]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-04 15:57:45,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:45,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:45,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36048896 bytes

[2021-11-04 15:57:45,695]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-04 15:57:45,695]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:46,107]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :1927
		klut.num_gates():1790
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :502
		LUT fanins:4	 numbers :1221
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig_output.v
	Peak memory: 10625024 bytes

[2021-11-04 15:57:46,108]mapper_test.py:226:[INFO]: area: 1790 level: 6
[2021-11-16 12:28:33,942]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-16 12:28:33,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:33,943]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:34,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36077568 bytes

[2021-11-16 12:28:34,125]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-16 12:28:34,125]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:34,347]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.070708 secs
	Report mapping result:
		klut_size()     :1927
		klut.num_gates():1790
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :502
		LUT fanins:4	 numbers :1221
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 9166848 bytes

[2021-11-16 12:28:34,347]mapper_test.py:228:[INFO]: area: 1790 level: 6
[2021-11-16 14:17:31,780]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-16 14:17:31,780]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:31,780]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:31,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36237312 bytes

[2021-11-16 14:17:31,967]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-16 14:17:31,968]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:32,185]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.06956 secs
	Report mapping result:
		klut_size()     :1927
		klut.num_gates():1790
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :502
		LUT fanins:4	 numbers :1221
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 9089024 bytes

[2021-11-16 14:17:32,185]mapper_test.py:228:[INFO]: area: 1790 level: 6
[2021-11-16 14:23:52,791]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-16 14:23:52,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:52,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:52,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36114432 bytes

[2021-11-16 14:23:52,983]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-16 14:23:52,983]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:53,268]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.073592 secs
	Report mapping result:
		klut_size()     :1927
		klut.num_gates():1790
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :502
		LUT fanins:4	 numbers :1221
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 9248768 bytes

[2021-11-16 14:23:53,269]mapper_test.py:228:[INFO]: area: 1790 level: 6
[2021-11-17 16:36:30,860]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-17 16:36:30,860]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:30,861]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:31,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35979264 bytes

[2021-11-17 16:36:31,048]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-17 16:36:31,049]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:31,270]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.070241 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 9433088 bytes

[2021-11-17 16:36:31,271]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-18 10:19:07,838]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-18 10:19:07,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:07,839]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:08,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35893248 bytes

[2021-11-18 10:19:08,025]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-18 10:19:08,025]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:08,293]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.121147 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 11378688 bytes

[2021-11-18 10:19:08,293]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-23 16:11:58,456]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-23 16:11:58,456]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:58,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:58,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36208640 bytes

[2021-11-23 16:11:58,642]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-23 16:11:58,642]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:58,917]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.1145 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 10338304 bytes

[2021-11-23 16:11:58,918]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-23 16:42:57,149]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-23 16:42:57,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:57,149]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:57,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36118528 bytes

[2021-11-23 16:42:57,344]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-23 16:42:57,344]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:57,610]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.115241 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 10223616 bytes

[2021-11-23 16:42:57,611]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-24 11:39:09,927]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-24 11:39:09,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:09,928]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:10,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36167680 bytes

[2021-11-24 11:39:10,160]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-24 11:39:10,161]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:10,313]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.002846 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 8994816 bytes

[2021-11-24 11:39:10,313]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-24 12:02:23,910]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-24 12:02:23,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:23,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:24,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36118528 bytes

[2021-11-24 12:02:24,093]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-24 12:02:24,093]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:24,241]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.002808 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 9216000 bytes

[2021-11-24 12:02:24,242]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-24 12:06:10,202]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-24 12:06:10,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:10,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:10,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35966976 bytes

[2021-11-24 12:06:10,381]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-24 12:06:10,381]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:10,596]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.069886 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 9506816 bytes

[2021-11-24 12:06:10,597]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-24 12:11:46,194]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-24 12:11:46,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:46,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:46,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35852288 bytes

[2021-11-24 12:11:46,380]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-24 12:11:46,380]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:46,541]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
[i] total time =  0.02 secs
Mapping time: 0.01888 secs
	Report mapping result:
		klut_size()     :1354
		klut.num_gates():1217
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :319
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :642
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 16056320 bytes

[2021-11-24 12:11:46,541]mapper_test.py:228:[INFO]: area: 1217 level: 7
[2021-11-24 12:58:09,115]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-24 12:58:09,117]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:09,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:09,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35962880 bytes

[2021-11-24 12:58:09,301]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-24 12:58:09,301]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:09,518]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.06986 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 9527296 bytes

[2021-11-24 12:58:09,518]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-24 13:12:38,299]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-24 13:12:38,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:38,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:38,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 35962880 bytes

[2021-11-24 13:12:38,482]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-24 13:12:38,482]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:41,204]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.070317 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 16052224 bytes

[2021-11-24 13:12:41,204]mapper_test.py:228:[INFO]: area: 1540 level: 6
[2021-11-24 13:35:30,234]mapper_test.py:79:[INFO]: run case "bar"
[2021-11-24 13:35:30,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:30,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:30,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3141.  Ch =     0.  Total mem =    0.47 MB. Peak cut mem =    0.15 MB.
P:  Del =    6.00.  Ar =    1540.0.  Edge =     5128.  Cut =    19072.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    17674.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4937.  Cut =    11337.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1349.0.  Edge =     4685.  Cut =    11073.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %
Peak memory: 36225024 bytes

[2021-11-24 13:35:30,469]mapper_test.py:160:[INFO]: area: 1349 level: 6
[2021-11-24 13:35:30,469]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:33,118]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
Mapping time: 0.002786 secs
	Report mapping result:
		klut_size()     :1677
		klut.num_gates():1540
		max delay       :6
		max area        :1540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :768
		LUT fanins:4	 numbers :640
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v
	Peak memory: 15958016 bytes

[2021-11-24 13:35:33,119]mapper_test.py:228:[INFO]: area: 1540 level: 6
