-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crypto_kem_enc_hls is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ct_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ct_V_ce1 : OUT STD_LOGIC;
    ct_V_we1 : OUT STD_LOGIC;
    ct_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ss_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ss_V_ce0 : OUT STD_LOGIC;
    ss_V_we0 : OUT STD_LOGIC;
    ss_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    pk_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pk_V_ce0 : OUT STD_LOGIC;
    pk_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    prng_seed_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    prng_seed_V_ce0 : OUT STD_LOGIC;
    prng_seed_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    seed_bytesize_V : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of crypto_kem_enc_hls is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "crypto_kem_enc_hls,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a100t-ftg256-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.489000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=7365,HLS_SYN_LUT=21784,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (40 downto 0) := "00000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (40 downto 0) := "00000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (40 downto 0) := "00000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (40 downto 0) := "00000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (40 downto 0) := "00000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (40 downto 0) := "00000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (40 downto 0) := "00001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (40 downto 0) := "00010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (40 downto 0) := "00100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (40 downto 0) := "01000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (40 downto 0) := "10000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv14_10 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_const_lv14_1151 : STD_LOGIC_VECTOR (13 downto 0) := "01000101010001";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_8A0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000100010100000";
    constant ap_const_lv64_8A1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000100010100001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln137_fu_794_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln137_reg_898 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_805_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_V_reg_906 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln887_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln802_fu_846_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln802_reg_916 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i_fu_861_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_924 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal zext_ln285_fu_867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln285_reg_929 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln284_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal i_2_fu_887_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_2_reg_948 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal zext_ln285_1_fu_893_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln285_1_reg_953 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln284_1_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal store_rs_encode_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal store_rs_encode_V_ce0 : STD_LOGIC;
    signal store_rs_encode_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal store_rs_encode_V_ce1 : STD_LOGIC;
    signal store_rs_encode_V_we1 : STD_LOGIC;
    signal state_seedexpander_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_seedexpander_V_ce0 : STD_LOGIC;
    signal state_seedexpander_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal state_seedexpander_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_seedexpander_V_ce1 : STD_LOGIC;
    signal state_seedexpander_V_we1 : STD_LOGIC;
    signal state_seedexpander_V_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal state_prng_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_prng_V_ce0 : STD_LOGIC;
    signal state_prng_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal state_prng_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_prng_V_ce1 : STD_LOGIC;
    signal state_prng_V_we1 : STD_LOGIC;
    signal state_prng_V_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mc_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mc_V_ce0 : STD_LOGIC;
    signal mc_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mc_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mc_V_ce1 : STD_LOGIC;
    signal mc_V_we1 : STD_LOGIC;
    signal mc_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mc_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal theta_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal theta_V_ce0 : STD_LOGIC;
    signal theta_V_we0 : STD_LOGIC;
    signal theta_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal theta_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_V_ce0 : STD_LOGIC;
    signal d_V_we0 : STD_LOGIC;
    signal d_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal store_A_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal store_A_V_ce0 : STD_LOGIC;
    signal store_A_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal store_A_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal store_A_V_ce1 : STD_LOGIC;
    signal store_A_V_we1 : STD_LOGIC;
    signal store_A_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal store_B_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal store_B_V_ce0 : STD_LOGIC;
    signal store_B_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal store_B_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal store_B_V_ce1 : STD_LOGIC;
    signal store_B_V_we1 : STD_LOGIC;
    signal store_B_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal store_C_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal store_C_V_ce0 : STD_LOGIC;
    signal store_C_V_we0 : STD_LOGIC;
    signal store_C_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal store_C_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal h_s_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal h_s_V_ce0 : STD_LOGIC;
    signal h_s_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal h_s_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal h_s_V_ce1 : STD_LOGIC;
    signal h_s_V_we1 : STD_LOGIC;
    signal h_s_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal random_vector_A_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal random_vector_A_V_ce0 : STD_LOGIC;
    signal random_vector_A_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal random_vector_A_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal random_vector_A_V_ce1 : STD_LOGIC;
    signal random_vector_A_V_we1 : STD_LOGIC;
    signal random_vector_A_V_d1 : STD_LOGIC_VECTOR (14 downto 0);
    signal random_vector_B_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal random_vector_B_V_ce0 : STD_LOGIC;
    signal random_vector_B_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal random_vector_B_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal random_vector_B_V_ce1 : STD_LOGIC;
    signal random_vector_B_V_we1 : STD_LOGIC;
    signal random_vector_B_V_d1 : STD_LOGIC_VECTOR (14 downto 0);
    signal store_seeds_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal store_seeds_V_ce0 : STD_LOGIC;
    signal store_seeds_V_we0 : STD_LOGIC;
    signal store_seeds_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal store_seeds_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_shake_prng_fu_527_ap_start : STD_LOGIC;
    signal grp_shake_prng_fu_527_ap_done : STD_LOGIC;
    signal grp_shake_prng_fu_527_ap_idle : STD_LOGIC;
    signal grp_shake_prng_fu_527_ap_ready : STD_LOGIC;
    signal grp_shake_prng_fu_527_output_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_shake_prng_fu_527_output_V_ce0 : STD_LOGIC;
    signal grp_shake_prng_fu_527_output_V_we0 : STD_LOGIC;
    signal grp_shake_prng_fu_527_output_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_shake_prng_fu_527_state_prng_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_shake_prng_fu_527_state_prng_V_ce0 : STD_LOGIC;
    signal grp_shake_prng_fu_527_state_prng_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_shake_prng_fu_527_state_prng_V_ce1 : STD_LOGIC;
    signal grp_shake_prng_fu_527_state_prng_V_we1 : STD_LOGIC;
    signal grp_shake_prng_fu_527_state_prng_V_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_vect_mul_add_fu_569_ap_start : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_ap_done : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_ap_idle : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_ap_ready : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_o_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_mul_add_fu_569_o_V_ce0 : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_o_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_mul_add_fu_569_o_V_ce1 : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_o_V_we1 : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_o_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_vect_mul_add_fu_569_a1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_vect_mul_add_fu_569_a1_V_ce0 : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_a2_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_mul_add_fu_569_a2_V_ce0 : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_a2_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_mul_add_fu_569_a2_V_ce1 : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_a2_V_we1 : STD_LOGIC;
    signal grp_vect_mul_add_fu_569_a2_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_vect_mul_add_fu_569_a3_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_mul_add_fu_569_a3_V_ce0 : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_ap_start : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_ap_done : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_ap_idle : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_ap_ready : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_cdw_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_reed_solomon_encode_fu_590_cdw_V_ce0 : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_cdw_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_reed_solomon_encode_fu_590_cdw_V_ce1 : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_cdw_V_we1 : STD_LOGIC;
    signal grp_reed_solomon_encode_fu_590_cdw_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reed_solomon_encode_fu_590_msg_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_reed_solomon_encode_fu_590_msg_V_ce0 : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_ap_start : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_ap_done : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_ap_idle : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_ap_ready : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_cdw_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_reed_muller_encode_fu_608_cdw_V_ce0 : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_cdw_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_reed_muller_encode_fu_608_cdw_V_ce1 : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_cdw_V_we1 : STD_LOGIC;
    signal grp_reed_muller_encode_fu_608_cdw_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reed_muller_encode_fu_608_msg_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_reed_muller_encode_fu_608_msg_V_ce0 : STD_LOGIC;
    signal grp_vect_add_fu_634_ap_start : STD_LOGIC;
    signal grp_vect_add_fu_634_ap_done : STD_LOGIC;
    signal grp_vect_add_fu_634_ap_idle : STD_LOGIC;
    signal grp_vect_add_fu_634_ap_ready : STD_LOGIC;
    signal grp_vect_add_fu_634_o_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_vect_add_fu_634_o_V_ce0 : STD_LOGIC;
    signal grp_vect_add_fu_634_o_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_vect_add_fu_634_o_V_ce1 : STD_LOGIC;
    signal grp_vect_add_fu_634_o_V_we1 : STD_LOGIC;
    signal grp_vect_add_fu_634_o_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_vect_add_fu_634_v2_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_add_fu_634_v2_V_ce0 : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_ap_start : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_ap_done : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_ap_idle : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_ap_ready : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_v_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_vect_set_random_fixe_fu_649_v_V_ce0 : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_v_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_vect_set_random_fixe_fu_649_v_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_vect_set_random_fixe_fu_649_v_V_ce1 : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_v_V_we1 : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_v_V_d1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce0 : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce1 : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_state_seedexpander_V_we1 : STD_LOGIC;
    signal grp_vect_set_random_fixe_fu_649_state_seedexpander_V_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_shake256_512_ds_fu_669_ap_start : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_ap_done : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_ap_idle : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_ap_ready : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_output_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_shake256_512_ds_fu_669_output_V_ce0 : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_output_V_we0 : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_output_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_shake256_512_ds_fu_669_input_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_shake256_512_ds_fu_669_input_V_ce0 : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_input_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_shake256_512_ds_fu_669_input_V_ce1 : STD_LOGIC;
    signal grp_shake256_512_ds_fu_669_inlen_V : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_shake256_512_ds_fu_669_domain_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_shake_prng_init_fu_699_ap_start : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_ap_done : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_ap_idle : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_ap_ready : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_entropy_input_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shake_prng_init_fu_699_entropy_input_V_ce0 : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_shake_prng_state_array_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce0 : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_shake_prng_state_array_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce1 : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_shake_prng_state_array_V_we1 : STD_LOGIC;
    signal grp_shake_prng_init_fu_699_shake_prng_state_array_V_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_seedexpander_mult_ty_fu_721_ap_start : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_ap_done : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_ap_idle : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_ap_ready : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_output_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_seedexpander_mult_ty_fu_721_output_V_ce1 : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_output_V_we1 : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_output_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_seedexpander_mult_ty_fu_721_state_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_seedexpander_mult_ty_fu_721_state_V_2_ce0 : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_state_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_seedexpander_mult_ty_fu_721_state_V_2_ce1 : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_state_V_2_we1 : STD_LOGIC;
    signal grp_seedexpander_mult_ty_fu_721_state_V_2_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_seedexpander_init_fu_741_ap_start : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_ap_done : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_ap_idle : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_ap_ready : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_seed_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_seedexpander_init_fu_741_seed_V_ce0 : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_state_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_seedexpander_init_fu_741_state_V_2_ce0 : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_state_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_seedexpander_init_fu_741_state_V_2_ce1 : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_state_V_2_we1 : STD_LOGIC;
    signal grp_seedexpander_init_fu_741_state_V_2_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_hqc_ciphertext_to_st_fu_761_ap_start : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_ap_done : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_ap_idle : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_ap_ready : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_u_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_hqc_ciphertext_to_st_fu_761_u_V_ce0 : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_d_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_hqc_ciphertext_to_st_fu_761_d_V_ce0 : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_ct_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_hqc_ciphertext_to_st_fu_761_ct_V_ce1 : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_ct_V_we1 : STD_LOGIC;
    signal grp_hqc_ciphertext_to_st_fu_761_ct_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hqc_public_key_from_s_fu_769_ap_start : STD_LOGIC;
    signal grp_hqc_public_key_from_s_fu_769_ap_done : STD_LOGIC;
    signal grp_hqc_public_key_from_s_fu_769_ap_idle : STD_LOGIC;
    signal grp_hqc_public_key_from_s_fu_769_ap_ready : STD_LOGIC;
    signal grp_hqc_public_key_from_s_fu_769_s_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_hqc_public_key_from_s_fu_769_s_V_ce1 : STD_LOGIC;
    signal grp_hqc_public_key_from_s_fu_769_s_V_we1 : STD_LOGIC;
    signal grp_hqc_public_key_from_s_fu_769_s_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hqc_public_key_from_s_fu_769_pk_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hqc_public_key_from_s_fu_769_pk_V_ce0 : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_ap_start : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_ap_done : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_ap_idle : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_ap_ready : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_v_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_set_random_fixe_1_fu_776_v_V_ce0 : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_v_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_set_random_fixe_1_fu_776_v_V_ce1 : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_v_V_we1 : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_v_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_ce0 : STD_LOGIC;
    signal grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_vect_copyresize_1_fu_782_ap_start : STD_LOGIC;
    signal grp_vect_copyresize_1_fu_782_ap_done : STD_LOGIC;
    signal grp_vect_copyresize_1_fu_782_ap_idle : STD_LOGIC;
    signal grp_vect_copyresize_1_fu_782_ap_ready : STD_LOGIC;
    signal grp_vect_copyresize_1_fu_782_o_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_vect_copyresize_1_fu_782_o_V_ce0 : STD_LOGIC;
    signal grp_vect_copyresize_1_fu_782_o_V_we0 : STD_LOGIC;
    signal grp_vect_copyresize_1_fu_782_o_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_vect_copyresize_1_fu_782_v_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_vect_copyresize_1_fu_782_v_V_ce0 : STD_LOGIC;
    signal grp_vect_copyresize_fu_788_ap_start : STD_LOGIC;
    signal grp_vect_copyresize_fu_788_ap_done : STD_LOGIC;
    signal grp_vect_copyresize_fu_788_ap_idle : STD_LOGIC;
    signal grp_vect_copyresize_fu_788_ap_ready : STD_LOGIC;
    signal grp_vect_copyresize_fu_788_o_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_vect_copyresize_fu_788_o_V_ce1 : STD_LOGIC;
    signal grp_vect_copyresize_fu_788_o_V_we1 : STD_LOGIC;
    signal grp_vect_copyresize_fu_788_o_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_vect_copyresize_fu_788_v_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_vect_copyresize_fu_788_v_V_ce0 : STD_LOGIC;
    signal t_V_reg_493 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_0_i_reg_505 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal i_0_i19_reg_516 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_shake_prng_fu_527_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_vect_mul_add_fu_569_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_reed_solomon_encode_fu_590_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_reed_muller_encode_fu_608_ap_start_reg : STD_LOGIC := '0';
    signal grp_vect_add_fu_634_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_vect_set_random_fixe_fu_649_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_shake256_512_ds_fu_669_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_shake_prng_init_fu_699_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_seedexpander_mult_ty_fu_721_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_seedexpander_init_fu_741_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_hqc_ciphertext_to_st_fu_761_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_hqc_public_key_from_s_fu_769_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_vect_set_random_fixe_1_fu_776_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_vect_copyresize_1_fu_782_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_vect_copyresize_fu_788_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln544_58_fu_819_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln717_fu_876_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln556_fu_824_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_828_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln808_fu_836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_fu_840_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln717_fu_872_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_block_state21_on_subcall_done : BOOLEAN;
    signal ap_block_state29_on_subcall_done : BOOLEAN;
    signal ap_block_state31_on_subcall_done : BOOLEAN;
    signal ap_block_state33_on_subcall_done : BOOLEAN;

   -- Channel A
  signal ap_start_A         : std_logic;
  signal ap_done_A          : std_logic;
  signal ap_idle_A          : std_logic;
  signal ap_ready_A         : std_logic;
  signal state_V_address0_A : std_logic_vector (4 downto 0);
  signal state_V_ce0_A      : std_logic;
  signal state_V_q0_A       : std_logic_vector (63 downto 0);
  signal state_V_address1_A : std_logic_vector (4 downto 0);
  signal state_V_ce1_A      : std_logic;
  signal state_V_we1_A      : std_logic;
  signal state_V_d1_A       : std_logic_vector (63 downto 0);
  -- Channel B
  signal ap_start_B         : std_logic;
  signal ap_done_B          : std_logic;
  signal ap_idle_B          : std_logic;
  signal ap_ready_B         : std_logic;
  signal state_V_address0_B : std_logic_vector (4 downto 0);
  signal state_V_ce0_B      : std_logic;
  signal state_V_q0_B       : std_logic_vector (63 downto 0);
  signal state_V_address1_B : std_logic_vector (4 downto 0);
  signal state_V_ce1_B      : std_logic;
  signal state_V_we1_B      : std_logic;
  signal state_V_d1_B       : std_logic_vector (63 downto 0);
  -- Channel C
  signal ap_start_C         : std_logic;
  signal ap_done_C          : std_logic;
  signal ap_idle_C          : std_logic;
  signal ap_ready_C         : std_logic;
  signal state_V_address0_C : std_logic_vector (4 downto 0);
  signal state_V_ce0_C      : std_logic;
  signal state_V_q0_C       : std_logic_vector (63 downto 0);
  signal state_V_address1_C : std_logic_vector (4 downto 0);
  signal state_V_ce1_C      : std_logic;
  signal state_V_we1_C      : std_logic;
  signal state_V_d1_C       : std_logic_vector (63 downto 0);
  -- Channel D
  signal ap_start_D         : std_logic;
  signal ap_done_D          : std_logic;
  signal ap_idle_D          : std_logic;
  signal ap_ready_D         : std_logic;
  signal state_V_address0_D : std_logic_vector (4 downto 0);
  signal state_V_ce0_D      : std_logic;
  signal state_V_q0_D       : std_logic_vector (63 downto 0);
  signal state_V_address1_D : std_logic_vector (4 downto 0);
  signal state_V_ce1_D      : std_logic;
  signal state_V_we1_D      : std_logic;
  signal state_V_d1_D       : std_logic_vector (63 downto 0);
  -- Channel E
  signal ap_start_E         : std_logic;
  signal ap_done_E          : std_logic;
  signal ap_idle_E          : std_logic;
  signal ap_ready_E         : std_logic;
  signal state_V_address0_E : std_logic_vector (4 downto 0);
  signal state_V_ce0_E      : std_logic;
  signal state_V_q0_E       : std_logic_vector (63 downto 0);
  signal state_V_address1_E : std_logic_vector (4 downto 0);
  signal state_V_ce1_E      : std_logic;
  signal state_V_we1_E      : std_logic;
  signal state_V_d1_E       : std_logic_vector (63 downto 0);
  
  component KeccakF1600_StatePer is
    port (
      ap_clk             : in  std_logic;
      ap_rst             : in  std_logic;
      -- Channel A
      ap_start_A         : in  std_logic;
      ap_done_A          : out std_logic;
      ap_idle_A          : out std_logic;
      ap_ready_A         : out std_logic;
      state_V_address0_A : out std_logic_vector (4 downto 0);
      state_V_ce0_A      : out std_logic;
      state_V_q0_A       : in  std_logic_vector (63 downto 0);
      state_V_address1_A : out std_logic_vector (4 downto 0);
      state_V_ce1_A      : out std_logic;
      state_V_we1_A      : out std_logic;
      state_V_d1_A       : out std_logic_vector (63 downto 0);
      -- Channel B
      ap_start_B         : in  std_logic;
      ap_done_B          : out std_logic;
      ap_idle_B          : out std_logic;
      ap_ready_B         : out std_logic;
      state_V_address0_B : out std_logic_vector (4 downto 0);
      state_V_ce0_B      : out std_logic;
      state_V_q0_B       : in  std_logic_vector (63 downto 0);
      state_V_address1_B : out std_logic_vector (4 downto 0);
      state_V_ce1_B      : out std_logic;
      state_V_we1_B      : out std_logic;
      state_V_d1_B       : out std_logic_vector (63 downto 0);
      -- Channel C
      ap_start_C         : in  std_logic;
      ap_done_C          : out std_logic;
      ap_idle_C          : out std_logic;
      ap_ready_C         : out std_logic;
      state_V_address0_C : out std_logic_vector (4 downto 0);
      state_V_ce0_C      : out std_logic;
      state_V_q0_C       : in  std_logic_vector (63 downto 0);
      state_V_address1_C : out std_logic_vector (4 downto 0);
      state_V_ce1_C      : out std_logic;
      state_V_we1_C      : out std_logic;
      state_V_d1_C       : out std_logic_vector (63 downto 0);
      -- Channel D
      ap_start_D         : in  std_logic;
      ap_done_D          : out std_logic;
      ap_idle_D          : out std_logic;
      ap_ready_D         : out std_logic;
      state_V_address0_D : out std_logic_vector (4 downto 0);
      state_V_ce0_D      : out std_logic;
      state_V_q0_D       : in  std_logic_vector (63 downto 0);
      state_V_address1_D : out std_logic_vector (4 downto 0);
      state_V_ce1_D      : out std_logic;
      state_V_we1_D      : out std_logic;
      state_V_d1_D       : out std_logic_vector (63 downto 0);
      -- Channel E
      ap_start_E         : in  std_logic;
      ap_done_E          : out std_logic;
      ap_idle_E          : out std_logic;
      ap_ready_E         : out std_logic;
      state_V_address0_E : out std_logic_vector (4 downto 0);
      state_V_ce0_E      : out std_logic;
      state_V_q0_E       : in  std_logic_vector (63 downto 0);
      state_V_address1_E : out std_logic_vector (4 downto 0);
      state_V_ce1_E      : out std_logic;
      state_V_we1_E      : out std_logic;
      state_V_d1_E       : out std_logic_vector (63 downto 0)
      );
  end component;
  
    component shake_prng IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        state_prng_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_prng_V_ce0 : OUT STD_LOGIC;
        state_prng_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_prng_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_prng_V_ce1 : OUT STD_LOGIC;
        state_prng_V_we1 : OUT STD_LOGIC;
        state_prng_V_d1 : OUT STD_LOGIC_VECTOR (63 downto 0) ;
	  -- Channel to KeccakF1600_StatePermute
      ap_start_permute              : out std_logic;
      ap_done_permute               : in  std_logic;
      ap_idle_permute               : in  std_logic;
      ap_ready_permute              : in  std_logic;
      state_V_address0_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce0_permute           : in  std_logic;
      state_V_q0_permute            : out std_logic_vector (63 downto 0);
      state_V_address1_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce1_permute           : in  std_logic;
      state_V_we1_permute           : in  std_logic;
      state_V_d1_permute            : in  std_logic_vector (63 downto 0)
      );
    end component;


    component vect_mul_add IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        o_V_ce0 : OUT STD_LOGIC;
        o_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        o_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        o_V_ce1 : OUT STD_LOGIC;
        o_V_we1 : OUT STD_LOGIC;
        o_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        a1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        a1_V_ce0 : OUT STD_LOGIC;
        a1_V_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        a2_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        a2_V_ce0 : OUT STD_LOGIC;
        a2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        a2_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        a2_V_ce1 : OUT STD_LOGIC;
        a2_V_we1 : OUT STD_LOGIC;
        a2_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        a3_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        a3_V_ce0 : OUT STD_LOGIC;
        a3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reed_solomon_encode IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cdw_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cdw_V_ce0 : OUT STD_LOGIC;
        cdw_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        cdw_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cdw_V_ce1 : OUT STD_LOGIC;
        cdw_V_we1 : OUT STD_LOGIC;
        cdw_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        msg_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        msg_V_ce0 : OUT STD_LOGIC;
        msg_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reed_muller_encode IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cdw_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        cdw_V_ce0 : OUT STD_LOGIC;
        cdw_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        cdw_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        cdw_V_ce1 : OUT STD_LOGIC;
        cdw_V_we1 : OUT STD_LOGIC;
        cdw_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        msg_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        msg_V_ce0 : OUT STD_LOGIC;
        msg_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vect_add IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        o_V_ce0 : OUT STD_LOGIC;
        o_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        o_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        o_V_ce1 : OUT STD_LOGIC;
        o_V_we1 : OUT STD_LOGIC;
        o_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v2_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v2_V_ce0 : OUT STD_LOGIC;
        v2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vect_set_random_fixe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        v_V_ce0 : OUT STD_LOGIC;
        v_V_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        v_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        v_V_ce1 : OUT STD_LOGIC;
        v_V_we1 : OUT STD_LOGIC;
        v_V_d1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        state_seedexpander_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_seedexpander_V_ce0 : OUT STD_LOGIC;
        state_seedexpander_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_seedexpander_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_seedexpander_V_ce1 : OUT STD_LOGIC;
        state_seedexpander_V_we1 : OUT STD_LOGIC;
        state_seedexpander_V_d1 : OUT STD_LOGIC_VECTOR (63 downto 0) ;
	  -- Channel to KeccakF1600_StatePermute
      ap_start_permute              : out std_logic;
      ap_done_permute               : in  std_logic;
      ap_idle_permute               : in  std_logic;
      ap_ready_permute              : in  std_logic;
      state_V_address0_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce0_permute           : in  std_logic;
      state_V_q0_permute            : out std_logic_vector (63 downto 0);
      state_V_address1_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce1_permute           : in  std_logic;
      state_V_we1_permute           : in  std_logic;
      state_V_d1_permute            : in  std_logic_vector (63 downto 0)
      );
    end component;


    component shake256_512_ds IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        input_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        input_V_ce1 : OUT STD_LOGIC;
        input_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        inlen_V : IN STD_LOGIC_VECTOR (13 downto 0);
        domain_V : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component shake_prng_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        entropy_input_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        entropy_input_V_ce0 : OUT STD_LOGIC;
        entropy_input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        enlen_V : IN STD_LOGIC_VECTOR (6 downto 0);
        shake_prng_state_array_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        shake_prng_state_array_V_ce0 : OUT STD_LOGIC;
        shake_prng_state_array_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        shake_prng_state_array_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        shake_prng_state_array_V_ce1 : OUT STD_LOGIC;
        shake_prng_state_array_V_we1 : OUT STD_LOGIC;
        shake_prng_state_array_V_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
	  -- Channel to KeccakF1600_StatePermute
      ap_start_permute              : out std_logic;
      ap_done_permute               : in  std_logic;
      ap_idle_permute               : in  std_logic;
      ap_ready_permute              : in  std_logic;
      state_V_address0_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce0_permute           : in  std_logic;
      state_V_q0_permute            : out std_logic_vector (63 downto 0);
      state_V_address1_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce1_permute           : in  std_logic;
      state_V_we1_permute           : in  std_logic;
      state_V_d1_permute            : in  std_logic_vector (63 downto 0)
       );
    end component;


    component seedexpander_mult_ty IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_V_ce1 : OUT STD_LOGIC;
        output_V_we1 : OUT STD_LOGIC;
        output_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_V_2_ce0 : OUT STD_LOGIC;
        state_V_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_V_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_V_2_ce1 : OUT STD_LOGIC;
        state_V_2_we1 : OUT STD_LOGIC;
        state_V_2_d1 : OUT STD_LOGIC_VECTOR (63 downto 0) ;
	  -- Channel to KeccakF1600_StatePermute
      ap_start_permute              : out std_logic;
      ap_done_permute               : in  std_logic;
      ap_idle_permute               : in  std_logic;
      ap_ready_permute              : in  std_logic;
      state_V_address0_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce0_permute           : in  std_logic;
      state_V_q0_permute            : out std_logic_vector (63 downto 0);
      state_V_address1_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce1_permute           : in  std_logic;
      state_V_we1_permute           : in  std_logic;
      state_V_d1_permute            : in  std_logic_vector (63 downto 0)
      );
    end component;


    component seedexpander_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        seed_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        seed_V_ce0 : OUT STD_LOGIC;
        seed_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_V_2_ce0 : OUT STD_LOGIC;
        state_V_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_V_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_V_2_ce1 : OUT STD_LOGIC;
        state_V_2_we1 : OUT STD_LOGIC;
        state_V_2_d1 : OUT STD_LOGIC_VECTOR (63 downto 0) ;
	  -- Channel to KeccakF1600_StatePermute
      ap_start_permute              : out std_logic;
      ap_done_permute               : in  std_logic;
      ap_idle_permute               : in  std_logic;
      ap_ready_permute              : in  std_logic;
      state_V_address0_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce0_permute           : in  std_logic;
      state_V_q0_permute            : out std_logic_vector (63 downto 0);
      state_V_address1_permute      : in  std_logic_vector (4 downto 0);
      state_V_ce1_permute           : in  std_logic;
      state_V_we1_permute           : in  std_logic;
      state_V_d1_permute            : in  std_logic_vector (63 downto 0)
      );
    end component;


    component hqc_ciphertext_to_st IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        u_V_ce0 : OUT STD_LOGIC;
        u_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        d_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        d_V_ce0 : OUT STD_LOGIC;
        d_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ct_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ct_V_ce1 : OUT STD_LOGIC;
        ct_V_we1 : OUT STD_LOGIC;
        ct_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hqc_public_key_from_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        s_V_ce1 : OUT STD_LOGIC;
        s_V_we1 : OUT STD_LOGIC;
        s_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pk_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pk_V_ce0 : OUT STD_LOGIC;
        pk_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component vect_set_random_fixe_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_V_ce0 : OUT STD_LOGIC;
        v_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_V_ce1 : OUT STD_LOGIC;
        v_V_we1 : OUT STD_LOGIC;
        v_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fixed_weight_by_coord_vector_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        fixed_weight_by_coord_vector_V_ce0 : OUT STD_LOGIC;
        fixed_weight_by_coord_vector_V_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component vect_copyresize_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        o_V_ce0 : OUT STD_LOGIC;
        o_V_we0 : OUT STD_LOGIC;
        o_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        v_V_ce0 : OUT STD_LOGIC;
        v_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vect_copyresize IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        o_V_ce1 : OUT STD_LOGIC;
        o_V_we1 : OUT STD_LOGIC;
        o_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_V_ce0 : OUT STD_LOGIC;
        v_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_kem_enc_hltde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_kem_enc_hludo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component crypto_kem_enc_hlwdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_kem_enc_hlxdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component crypto_kem_enc_hlzec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_kem_enc_hlBew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_kem_enc_hlCeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_kem_enc_hlDeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component crypto_kem_enc_hlFfa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin

   KeccakF1600_StatePer_U : KeccakF1600_StatePer
    port map(
      ap_clk             => ap_clk,
      ap_rst             => ap_rst,
      -- Channel A         
      ap_start_A         => ap_start_A,
      ap_done_A          => ap_done_A,
      ap_idle_A          => ap_idle_A,
      ap_ready_A         => ap_ready_A,
      state_V_address0_A => state_V_address0_A,
      state_V_ce0_A      => state_V_ce0_A,
      state_V_q0_A       => state_V_q0_A,
      state_V_address1_A => state_V_address1_A,
      state_V_ce1_A      => state_V_ce1_A,
      state_V_we1_A      => state_V_we1_A,
      state_V_d1_A       => state_V_d1_A,
      -- Channel B         
      ap_start_B         => ap_start_B,
      ap_done_B          => ap_done_B,
      ap_idle_B          => ap_idle_B,
      ap_ready_B         => ap_ready_B,
      state_V_address0_B => state_V_address0_B,
      state_V_ce0_B      => state_V_ce0_B,
      state_V_q0_B       => state_V_q0_B,
      state_V_address1_B => state_V_address1_B,
      state_V_ce1_B      => state_V_ce1_B,
      state_V_we1_B      => state_V_we1_B,
      state_V_d1_B       => state_V_d1_B,
      -- Channel C         
      ap_start_C         => ap_start_C,
      ap_done_C          => ap_done_C,
      ap_idle_C          => ap_idle_C,
      ap_ready_C         => ap_ready_C,
      state_V_address0_C => state_V_address0_C,
      state_V_ce0_C      => state_V_ce0_C,
      state_V_q0_C       => state_V_q0_C,
      state_V_address1_C => state_V_address1_C,
      state_V_ce1_C      => state_V_ce1_C,
      state_V_we1_C      => state_V_we1_C,
      state_V_d1_C       => state_V_d1_C,
      -- Channel D         
      ap_start_D         => ap_start_D,
      ap_done_D          => ap_done_D,
      ap_idle_D          => ap_idle_D,
      ap_ready_D         => ap_ready_D,
      state_V_address0_D => state_V_address0_D,
      state_V_ce0_D      => state_V_ce0_D,
      state_V_q0_D       => state_V_q0_D,
      state_V_address1_D => state_V_address1_D,
      state_V_ce1_D      => state_V_ce1_D,
      state_V_we1_D      => state_V_we1_D,
      state_V_d1_D       => state_V_d1_D,
      -- Channel E         
      ap_start_E         => ap_start_E,
      ap_done_E          => ap_done_E,
      ap_idle_E          => ap_idle_E,
      ap_ready_E         => ap_ready_E,
      state_V_address0_E => state_V_address0_E,
      state_V_ce0_E      => state_V_ce0_E,
      state_V_q0_E       => state_V_q0_E,
      state_V_address1_E => state_V_address1_E,
      state_V_ce1_E      => state_V_ce1_E,
      state_V_we1_E      => state_V_we1_E,
      state_V_d1_E       => state_V_d1_E
      );
	  
    store_rs_encode_V_U : component crypto_kem_enc_hltde
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => store_rs_encode_V_address0,
        ce0 => store_rs_encode_V_ce0,
        q0 => store_rs_encode_V_q0,
        address1 => grp_reed_solomon_encode_fu_590_cdw_V_address1,
        ce1 => store_rs_encode_V_ce1,
        we1 => store_rs_encode_V_we1,
        d1 => grp_reed_solomon_encode_fu_590_cdw_V_d1);

    state_seedexpander_V_U : component crypto_kem_enc_hludo
    generic map (
        DataWidth => 64,
        AddressRange => 26,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_seedexpander_V_address0,
        ce0 => state_seedexpander_V_ce0,
        q0 => state_seedexpander_V_q0,
        address1 => state_seedexpander_V_address1,
        ce1 => state_seedexpander_V_ce1,
        we1 => state_seedexpander_V_we1,
        d1 => state_seedexpander_V_d1);

    state_prng_V_U : component crypto_kem_enc_hludo
    generic map (
        DataWidth => 64,
        AddressRange => 26,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_prng_V_address0,
        ce0 => state_prng_V_ce0,
        q0 => state_prng_V_q0,
        address1 => state_prng_V_address1,
        ce1 => state_prng_V_ce1,
        we1 => state_prng_V_we1,
        d1 => state_prng_V_d1);

    mc_V_U : component crypto_kem_enc_hlwdI
    generic map (
        DataWidth => 8,
        AddressRange => 4433,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mc_V_address0,
        ce0 => mc_V_ce0,
        q0 => mc_V_q0,
        address1 => mc_V_address1,
        ce1 => mc_V_ce1,
        we1 => mc_V_we1,
        d1 => mc_V_d1,
        q1 => mc_V_q1);

    theta_V_U : component crypto_kem_enc_hlxdS
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => theta_V_address0,
        ce0 => theta_V_ce0,
        we0 => theta_V_we0,
        d0 => theta_V_d0,
        q0 => theta_V_q0);

    d_V_U : component crypto_kem_enc_hlxdS
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => d_V_address0,
        ce0 => d_V_ce0,
        we0 => d_V_we0,
        d0 => d_V_d0,
        q0 => d_V_q0);

    store_A_V_U : component crypto_kem_enc_hlzec
    generic map (
        DataWidth => 8,
        AddressRange => 2209,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => store_A_V_address0,
        ce0 => store_A_V_ce0,
        q0 => store_A_V_q0,
        address1 => store_A_V_address1,
        ce1 => store_A_V_ce1,
        we1 => store_A_V_we1,
        d1 => store_A_V_d1);

    store_B_V_U : component crypto_kem_enc_hlzec
    generic map (
        DataWidth => 8,
        AddressRange => 2209,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => store_B_V_address0,
        ce0 => store_B_V_ce0,
        q0 => store_B_V_q0,
        address1 => store_B_V_address1,
        ce1 => store_B_V_ce1,
        we1 => store_B_V_we1,
        d1 => store_B_V_d1);

    store_C_V_U : component crypto_kem_enc_hlBew
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => store_C_V_address0,
        ce0 => store_C_V_ce0,
        we0 => store_C_V_we0,
        d0 => store_C_V_d0,
        q0 => store_C_V_q0);

    h_s_V_U : component crypto_kem_enc_hlCeG
    generic map (
        DataWidth => 8,
        AddressRange => 2210,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => h_s_V_address0,
        ce0 => h_s_V_ce0,
        q0 => h_s_V_q0,
        address1 => h_s_V_address1,
        ce1 => h_s_V_ce1,
        we1 => h_s_V_we1,
        d1 => h_s_V_d1);

    random_vector_A_V_U : component crypto_kem_enc_hlDeQ
    generic map (
        DataWidth => 15,
        AddressRange => 75,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => random_vector_A_V_address0,
        ce0 => random_vector_A_V_ce0,
        q0 => random_vector_A_V_q0,
        address1 => random_vector_A_V_address1,
        ce1 => random_vector_A_V_ce1,
        we1 => random_vector_A_V_we1,
        d1 => random_vector_A_V_d1);

    random_vector_B_V_U : component crypto_kem_enc_hlDeQ
    generic map (
        DataWidth => 15,
        AddressRange => 75,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => random_vector_B_V_address0,
        ce0 => random_vector_B_V_ce0,
        q0 => random_vector_B_V_q0,
        address1 => random_vector_B_V_address1,
        ce1 => random_vector_B_V_ce1,
        we1 => random_vector_B_V_we1,
        d1 => random_vector_B_V_d1);

    store_seeds_V_U : component crypto_kem_enc_hlFfa
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => store_seeds_V_address0,
        ce0 => store_seeds_V_ce0,
        we0 => store_seeds_V_we0,
        d0 => store_seeds_V_d0,
        q0 => store_seeds_V_q0);

    grp_shake_prng_fu_527 : component shake_prng
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shake_prng_fu_527_ap_start,
        ap_done => grp_shake_prng_fu_527_ap_done,
        ap_idle => grp_shake_prng_fu_527_ap_idle,
        ap_ready => grp_shake_prng_fu_527_ap_ready,
        output_V_address0 => grp_shake_prng_fu_527_output_V_address0,
        output_V_ce0 => grp_shake_prng_fu_527_output_V_ce0,
        output_V_we0 => grp_shake_prng_fu_527_output_V_we0,
        output_V_d0 => grp_shake_prng_fu_527_output_V_d0,
        state_prng_V_address0 => grp_shake_prng_fu_527_state_prng_V_address0,
        state_prng_V_ce0 => grp_shake_prng_fu_527_state_prng_V_ce0,
        state_prng_V_q0 => state_prng_V_q0,
        state_prng_V_address1 => grp_shake_prng_fu_527_state_prng_V_address1,
        state_prng_V_ce1 => grp_shake_prng_fu_527_state_prng_V_ce1,
        state_prng_V_we1 => grp_shake_prng_fu_527_state_prng_V_we1,
        state_prng_V_d1 => grp_shake_prng_fu_527_state_prng_V_d1,
      -- Channel to KeccakF1600_StatePermute Channel A
      ap_start_permute         => ap_start_A,
      ap_done_permute          => ap_done_A,
      ap_idle_permute          => ap_idle_A,
      ap_ready_permute         => ap_ready_A,
      state_V_address0_permute => state_V_address0_A,
      state_V_ce0_permute      => state_V_ce0_A,
      state_V_q0_permute       => state_V_q0_A,
      state_V_address1_permute => state_V_address1_A,
      state_V_ce1_permute      => state_V_ce1_A,
      state_V_we1_permute      => state_V_we1_A,
      state_V_d1_permute       => state_V_d1_A
      );

    grp_vect_mul_add_fu_569 : component vect_mul_add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_vect_mul_add_fu_569_ap_start,
        ap_done => grp_vect_mul_add_fu_569_ap_done,
        ap_idle => grp_vect_mul_add_fu_569_ap_idle,
        ap_ready => grp_vect_mul_add_fu_569_ap_ready,
        o_V_address0 => grp_vect_mul_add_fu_569_o_V_address0,
        o_V_ce0 => grp_vect_mul_add_fu_569_o_V_ce0,
        o_V_q0 => store_A_V_q0,
        o_V_address1 => grp_vect_mul_add_fu_569_o_V_address1,
        o_V_ce1 => grp_vect_mul_add_fu_569_o_V_ce1,
        o_V_we1 => grp_vect_mul_add_fu_569_o_V_we1,
        o_V_d1 => grp_vect_mul_add_fu_569_o_V_d1,
        a1_V_address0 => grp_vect_mul_add_fu_569_a1_V_address0,
        a1_V_ce0 => grp_vect_mul_add_fu_569_a1_V_ce0,
        a1_V_q0 => random_vector_A_V_q0,
        a2_V_address0 => grp_vect_mul_add_fu_569_a2_V_address0,
        a2_V_ce0 => grp_vect_mul_add_fu_569_a2_V_ce0,
        a2_V_q0 => h_s_V_q0,
        a2_V_address1 => grp_vect_mul_add_fu_569_a2_V_address1,
        a2_V_ce1 => grp_vect_mul_add_fu_569_a2_V_ce1,
        a2_V_we1 => grp_vect_mul_add_fu_569_a2_V_we1,
        a2_V_d1 => grp_vect_mul_add_fu_569_a2_V_d1,
        a3_V_address0 => grp_vect_mul_add_fu_569_a3_V_address0,
        a3_V_ce0 => grp_vect_mul_add_fu_569_a3_V_ce0,
        a3_V_q0 => store_B_V_q0);

    grp_reed_solomon_encode_fu_590 : component reed_solomon_encode
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reed_solomon_encode_fu_590_ap_start,
        ap_done => grp_reed_solomon_encode_fu_590_ap_done,
        ap_idle => grp_reed_solomon_encode_fu_590_ap_idle,
        ap_ready => grp_reed_solomon_encode_fu_590_ap_ready,
        cdw_V_address0 => grp_reed_solomon_encode_fu_590_cdw_V_address0,
        cdw_V_ce0 => grp_reed_solomon_encode_fu_590_cdw_V_ce0,
        cdw_V_q0 => store_rs_encode_V_q0,
        cdw_V_address1 => grp_reed_solomon_encode_fu_590_cdw_V_address1,
        cdw_V_ce1 => grp_reed_solomon_encode_fu_590_cdw_V_ce1,
        cdw_V_we1 => grp_reed_solomon_encode_fu_590_cdw_V_we1,
        cdw_V_d1 => grp_reed_solomon_encode_fu_590_cdw_V_d1,
        msg_V_address0 => grp_reed_solomon_encode_fu_590_msg_V_address0,
        msg_V_ce0 => grp_reed_solomon_encode_fu_590_msg_V_ce0,
        msg_V_q0 => store_C_V_q0);

    grp_reed_muller_encode_fu_608 : component reed_muller_encode
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reed_muller_encode_fu_608_ap_start,
        ap_done => grp_reed_muller_encode_fu_608_ap_done,
        ap_idle => grp_reed_muller_encode_fu_608_ap_idle,
        ap_ready => grp_reed_muller_encode_fu_608_ap_ready,
        cdw_V_address0 => grp_reed_muller_encode_fu_608_cdw_V_address0,
        cdw_V_ce0 => grp_reed_muller_encode_fu_608_cdw_V_ce0,
        cdw_V_q0 => mc_V_q0,
        cdw_V_address1 => grp_reed_muller_encode_fu_608_cdw_V_address1,
        cdw_V_ce1 => grp_reed_muller_encode_fu_608_cdw_V_ce1,
        cdw_V_we1 => grp_reed_muller_encode_fu_608_cdw_V_we1,
        cdw_V_d1 => grp_reed_muller_encode_fu_608_cdw_V_d1,
        msg_V_address0 => grp_reed_muller_encode_fu_608_msg_V_address0,
        msg_V_ce0 => grp_reed_muller_encode_fu_608_msg_V_ce0,
        msg_V_q0 => store_rs_encode_V_q0);

    grp_vect_add_fu_634 : component vect_add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_vect_add_fu_634_ap_start,
        ap_done => grp_vect_add_fu_634_ap_done,
        ap_idle => grp_vect_add_fu_634_ap_idle,
        ap_ready => grp_vect_add_fu_634_ap_ready,
        o_V_address0 => grp_vect_add_fu_634_o_V_address0,
        o_V_ce0 => grp_vect_add_fu_634_o_V_ce0,
        o_V_q0 => mc_V_q0,
        o_V_address1 => grp_vect_add_fu_634_o_V_address1,
        o_V_ce1 => grp_vect_add_fu_634_o_V_ce1,
        o_V_we1 => grp_vect_add_fu_634_o_V_we1,
        o_V_d1 => grp_vect_add_fu_634_o_V_d1,
        v2_V_address0 => grp_vect_add_fu_634_v2_V_address0,
        v2_V_ce0 => grp_vect_add_fu_634_v2_V_ce0,
        v2_V_q0 => store_A_V_q0);

    grp_vect_set_random_fixe_fu_649 : component vect_set_random_fixe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_vect_set_random_fixe_fu_649_ap_start,
        ap_done => grp_vect_set_random_fixe_fu_649_ap_done,
        ap_idle => grp_vect_set_random_fixe_fu_649_ap_idle,
        ap_ready => grp_vect_set_random_fixe_fu_649_ap_ready,
        v_V_address0 => grp_vect_set_random_fixe_fu_649_v_V_address0,
        v_V_ce0 => grp_vect_set_random_fixe_fu_649_v_V_ce0,
        v_V_q0 => grp_vect_set_random_fixe_fu_649_v_V_q0,
        v_V_address1 => grp_vect_set_random_fixe_fu_649_v_V_address1,
        v_V_ce1 => grp_vect_set_random_fixe_fu_649_v_V_ce1,
        v_V_we1 => grp_vect_set_random_fixe_fu_649_v_V_we1,
        v_V_d1 => grp_vect_set_random_fixe_fu_649_v_V_d1,
        state_seedexpander_V_address0 => grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address0,
        state_seedexpander_V_ce0 => grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce0,
        state_seedexpander_V_q0 => state_seedexpander_V_q0,
        state_seedexpander_V_address1 => grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address1,
        state_seedexpander_V_ce1 => grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce1,
        state_seedexpander_V_we1 => grp_vect_set_random_fixe_fu_649_state_seedexpander_V_we1,
        state_seedexpander_V_d1 => grp_vect_set_random_fixe_fu_649_state_seedexpander_V_d1,
      -- Channel to KeccakF1600_StatePermute Channel B
      ap_start_permute              => ap_start_B,
      ap_done_permute               => ap_done_B,
      ap_idle_permute               => ap_idle_B,
      ap_ready_permute              => ap_ready_B,
      state_V_address0_permute      => state_V_address0_B,
      state_V_ce0_permute           => state_V_ce0_B,
      state_V_q0_permute            => state_V_q0_B,
      state_V_address1_permute      => state_V_address1_B,
      state_V_ce1_permute           => state_V_ce1_B,
      state_V_we1_permute           => state_V_we1_B,
      state_V_d1_permute            => state_V_d1_B
      );

    grp_shake256_512_ds_fu_669 : component shake256_512_ds
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shake256_512_ds_fu_669_ap_start,
        ap_done => grp_shake256_512_ds_fu_669_ap_done,
        ap_idle => grp_shake256_512_ds_fu_669_ap_idle,
        ap_ready => grp_shake256_512_ds_fu_669_ap_ready,
        output_V_address0 => grp_shake256_512_ds_fu_669_output_V_address0,
        output_V_ce0 => grp_shake256_512_ds_fu_669_output_V_ce0,
        output_V_we0 => grp_shake256_512_ds_fu_669_output_V_we0,
        output_V_d0 => grp_shake256_512_ds_fu_669_output_V_d0,
        input_V_address0 => grp_shake256_512_ds_fu_669_input_V_address0,
        input_V_ce0 => grp_shake256_512_ds_fu_669_input_V_ce0,
        input_V_q0 => mc_V_q0,
        input_V_address1 => grp_shake256_512_ds_fu_669_input_V_address1,
        input_V_ce1 => grp_shake256_512_ds_fu_669_input_V_ce1,
        input_V_q1 => mc_V_q1,
        inlen_V => grp_shake256_512_ds_fu_669_inlen_V,
        domain_V => grp_shake256_512_ds_fu_669_domain_V);

    grp_shake_prng_init_fu_699 : component shake_prng_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shake_prng_init_fu_699_ap_start,
        ap_done => grp_shake_prng_init_fu_699_ap_done,
        ap_idle => grp_shake_prng_init_fu_699_ap_idle,
        ap_ready => grp_shake_prng_init_fu_699_ap_ready,
        entropy_input_V_address0 => grp_shake_prng_init_fu_699_entropy_input_V_address0,
        entropy_input_V_ce0 => grp_shake_prng_init_fu_699_entropy_input_V_ce0,
        entropy_input_V_q0 => prng_seed_V_q0,
        enlen_V => trunc_ln137_reg_898,
        shake_prng_state_array_V_address0 => grp_shake_prng_init_fu_699_shake_prng_state_array_V_address0,
        shake_prng_state_array_V_ce0 => grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce0,
        shake_prng_state_array_V_q0 => state_prng_V_q0,
        shake_prng_state_array_V_address1 => grp_shake_prng_init_fu_699_shake_prng_state_array_V_address1,
        shake_prng_state_array_V_ce1 => grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce1,
        shake_prng_state_array_V_we1 => grp_shake_prng_init_fu_699_shake_prng_state_array_V_we1,
        shake_prng_state_array_V_d1 => grp_shake_prng_init_fu_699_shake_prng_state_array_V_d1,
	  -- Channel to KeccakF1600_StatePermute Channel C
	  ap_start_permute         => ap_start_C,
      ap_done_permute          => ap_done_C,
      ap_idle_permute          => ap_idle_C,
      ap_ready_permute         => ap_ready_C,
      state_V_address0_permute => state_V_address0_C,
      state_V_ce0_permute      => state_V_ce0_C,
      state_V_q0_permute       => state_V_q0_C,
      state_V_address1_permute => state_V_address1_C,
      state_V_ce1_permute      => state_V_ce1_C,
      state_V_we1_permute      => state_V_we1_C,
      state_V_d1_permute       => state_V_d1_C
	  );

    grp_seedexpander_mult_ty_fu_721 : component seedexpander_mult_ty
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seedexpander_mult_ty_fu_721_ap_start,
        ap_done => grp_seedexpander_mult_ty_fu_721_ap_done,
        ap_idle => grp_seedexpander_mult_ty_fu_721_ap_idle,
        ap_ready => grp_seedexpander_mult_ty_fu_721_ap_ready,
        output_V_address1 => grp_seedexpander_mult_ty_fu_721_output_V_address1,
        output_V_ce1 => grp_seedexpander_mult_ty_fu_721_output_V_ce1,
        output_V_we1 => grp_seedexpander_mult_ty_fu_721_output_V_we1,
        output_V_d1 => grp_seedexpander_mult_ty_fu_721_output_V_d1,
        state_V_2_address0 => grp_seedexpander_mult_ty_fu_721_state_V_2_address0,
        state_V_2_ce0 => grp_seedexpander_mult_ty_fu_721_state_V_2_ce0,
        state_V_2_q0 => state_seedexpander_V_q0,
        state_V_2_address1 => grp_seedexpander_mult_ty_fu_721_state_V_2_address1,
        state_V_2_ce1 => grp_seedexpander_mult_ty_fu_721_state_V_2_ce1,
        state_V_2_we1 => grp_seedexpander_mult_ty_fu_721_state_V_2_we1,
        state_V_2_d1 => grp_seedexpander_mult_ty_fu_721_state_V_2_d1,
	  -- Channel to KeccakF1600_StatePermute Channel D
	  ap_start_permute         => ap_start_D,
      ap_done_permute          => ap_done_D,
      ap_idle_permute          => ap_idle_D,
      ap_ready_permute         => ap_ready_D,
      state_V_address0_permute => state_V_address0_D,
      state_V_ce0_permute      => state_V_ce0_D,
      state_V_q0_permute       => state_V_q0_D,
      state_V_address1_permute => state_V_address1_D,
      state_V_ce1_permute      => state_V_ce1_D,
      state_V_we1_permute      => state_V_we1_D,
      state_V_d1_permute       => state_V_d1_D
	  );

    grp_seedexpander_init_fu_741 : component seedexpander_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seedexpander_init_fu_741_ap_start,
        ap_done => grp_seedexpander_init_fu_741_ap_done,
        ap_idle => grp_seedexpander_init_fu_741_ap_idle,
        ap_ready => grp_seedexpander_init_fu_741_ap_ready,
        seed_V_address0 => grp_seedexpander_init_fu_741_seed_V_address0,
        seed_V_ce0 => grp_seedexpander_init_fu_741_seed_V_ce0,
        seed_V_q0 => store_seeds_V_q0,
        state_V_2_address0 => grp_seedexpander_init_fu_741_state_V_2_address0,
        state_V_2_ce0 => grp_seedexpander_init_fu_741_state_V_2_ce0,
        state_V_2_q0 => state_seedexpander_V_q0,
        state_V_2_address1 => grp_seedexpander_init_fu_741_state_V_2_address1,
        state_V_2_ce1 => grp_seedexpander_init_fu_741_state_V_2_ce1,
        state_V_2_we1 => grp_seedexpander_init_fu_741_state_V_2_we1,
        state_V_2_d1 => grp_seedexpander_init_fu_741_state_V_2_d1,
      -- Channel to KeccakF1600_StatePermute Channel E
      ap_start_permute         => ap_start_E,
      ap_done_permute          => ap_done_E,
      ap_idle_permute          => ap_idle_E,
      ap_ready_permute         => ap_ready_E,
      state_V_address0_permute => state_V_address0_E,
      state_V_ce0_permute      => state_V_ce0_E,
      state_V_q0_permute       => state_V_q0_E,
      state_V_address1_permute => state_V_address1_E,
      state_V_ce1_permute      => state_V_ce1_E,
      state_V_we1_permute      => state_V_we1_E,
      state_V_d1_permute       => state_V_d1_E
      );

    grp_hqc_ciphertext_to_st_fu_761 : component hqc_ciphertext_to_st
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hqc_ciphertext_to_st_fu_761_ap_start,
        ap_done => grp_hqc_ciphertext_to_st_fu_761_ap_done,
        ap_idle => grp_hqc_ciphertext_to_st_fu_761_ap_idle,
        ap_ready => grp_hqc_ciphertext_to_st_fu_761_ap_ready,
        u_V_address0 => grp_hqc_ciphertext_to_st_fu_761_u_V_address0,
        u_V_ce0 => grp_hqc_ciphertext_to_st_fu_761_u_V_ce0,
        u_V_q0 => mc_V_q0,
        d_V_address0 => grp_hqc_ciphertext_to_st_fu_761_d_V_address0,
        d_V_ce0 => grp_hqc_ciphertext_to_st_fu_761_d_V_ce0,
        d_V_q0 => d_V_q0,
        ct_V_address1 => grp_hqc_ciphertext_to_st_fu_761_ct_V_address1,
        ct_V_ce1 => grp_hqc_ciphertext_to_st_fu_761_ct_V_ce1,
        ct_V_we1 => grp_hqc_ciphertext_to_st_fu_761_ct_V_we1,
        ct_V_d1 => grp_hqc_ciphertext_to_st_fu_761_ct_V_d1);

    grp_hqc_public_key_from_s_fu_769 : component hqc_public_key_from_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hqc_public_key_from_s_fu_769_ap_start,
        ap_done => grp_hqc_public_key_from_s_fu_769_ap_done,
        ap_idle => grp_hqc_public_key_from_s_fu_769_ap_idle,
        ap_ready => grp_hqc_public_key_from_s_fu_769_ap_ready,
        s_V_address1 => grp_hqc_public_key_from_s_fu_769_s_V_address1,
        s_V_ce1 => grp_hqc_public_key_from_s_fu_769_s_V_ce1,
        s_V_we1 => grp_hqc_public_key_from_s_fu_769_s_V_we1,
        s_V_d1 => grp_hqc_public_key_from_s_fu_769_s_V_d1,
        pk_V_address0 => grp_hqc_public_key_from_s_fu_769_pk_V_address0,
        pk_V_ce0 => grp_hqc_public_key_from_s_fu_769_pk_V_ce0,
        pk_V_q0 => pk_V_q0);

    grp_vect_set_random_fixe_1_fu_776 : component vect_set_random_fixe_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_vect_set_random_fixe_1_fu_776_ap_start,
        ap_done => grp_vect_set_random_fixe_1_fu_776_ap_done,
        ap_idle => grp_vect_set_random_fixe_1_fu_776_ap_idle,
        ap_ready => grp_vect_set_random_fixe_1_fu_776_ap_ready,
        v_V_address0 => grp_vect_set_random_fixe_1_fu_776_v_V_address0,
        v_V_ce0 => grp_vect_set_random_fixe_1_fu_776_v_V_ce0,
        v_V_q0 => store_B_V_q0,
        v_V_address1 => grp_vect_set_random_fixe_1_fu_776_v_V_address1,
        v_V_ce1 => grp_vect_set_random_fixe_1_fu_776_v_V_ce1,
        v_V_we1 => grp_vect_set_random_fixe_1_fu_776_v_V_we1,
        v_V_d1 => grp_vect_set_random_fixe_1_fu_776_v_V_d1,
        fixed_weight_by_coord_vector_V_address0 => grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_address0,
        fixed_weight_by_coord_vector_V_ce0 => grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_ce0,
        fixed_weight_by_coord_vector_V_q0 => grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_q0);

    grp_vect_copyresize_1_fu_782 : component vect_copyresize_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_vect_copyresize_1_fu_782_ap_start,
        ap_done => grp_vect_copyresize_1_fu_782_ap_done,
        ap_idle => grp_vect_copyresize_1_fu_782_ap_idle,
        ap_ready => grp_vect_copyresize_1_fu_782_ap_ready,
        o_V_address0 => grp_vect_copyresize_1_fu_782_o_V_address0,
        o_V_ce0 => grp_vect_copyresize_1_fu_782_o_V_ce0,
        o_V_we0 => grp_vect_copyresize_1_fu_782_o_V_we0,
        o_V_d0 => grp_vect_copyresize_1_fu_782_o_V_d0,
        v_V_address0 => grp_vect_copyresize_1_fu_782_v_V_address0,
        v_V_ce0 => grp_vect_copyresize_1_fu_782_v_V_ce0,
        v_V_q0 => mc_V_q0);

    grp_vect_copyresize_fu_788 : component vect_copyresize
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_vect_copyresize_fu_788_ap_start,
        ap_done => grp_vect_copyresize_fu_788_ap_done,
        ap_idle => grp_vect_copyresize_fu_788_ap_idle,
        ap_ready => grp_vect_copyresize_fu_788_ap_ready,
        o_V_address1 => grp_vect_copyresize_fu_788_o_V_address1,
        o_V_ce1 => grp_vect_copyresize_fu_788_o_V_ce1,
        o_V_we1 => grp_vect_copyresize_fu_788_o_V_we1,
        o_V_d1 => grp_vect_copyresize_fu_788_o_V_d1,
        v_V_address0 => grp_vect_copyresize_fu_788_v_V_address0,
        v_V_ce0 => grp_vect_copyresize_fu_788_v_V_ce0,
        v_V_q0 => store_A_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_hqc_ciphertext_to_st_fu_761_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_hqc_ciphertext_to_st_fu_761_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    grp_hqc_ciphertext_to_st_fu_761_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hqc_ciphertext_to_st_fu_761_ap_ready = ap_const_logic_1)) then 
                    grp_hqc_ciphertext_to_st_fu_761_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hqc_public_key_from_s_fu_769_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_hqc_public_key_from_s_fu_769_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_hqc_public_key_from_s_fu_769_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hqc_public_key_from_s_fu_769_ap_ready = ap_const_logic_1)) then 
                    grp_hqc_public_key_from_s_fu_769_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reed_muller_encode_fu_608_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reed_muller_encode_fu_608_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_reed_muller_encode_fu_608_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reed_muller_encode_fu_608_ap_ready = ap_const_logic_1)) then 
                    grp_reed_muller_encode_fu_608_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reed_solomon_encode_fu_590_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reed_solomon_encode_fu_590_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln284_1_fu_881_p2 = ap_const_lv1_1))) then 
                    grp_reed_solomon_encode_fu_590_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reed_solomon_encode_fu_590_ap_ready = ap_const_logic_1)) then 
                    grp_reed_solomon_encode_fu_590_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seedexpander_init_fu_741_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seedexpander_init_fu_741_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln284_1_fu_881_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln284_fu_855_p2 = ap_const_lv1_1)))) then 
                    grp_seedexpander_init_fu_741_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seedexpander_init_fu_741_ap_ready = ap_const_logic_1)) then 
                    grp_seedexpander_init_fu_741_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seedexpander_mult_ty_fu_721_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seedexpander_mult_ty_fu_721_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_seedexpander_mult_ty_fu_721_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seedexpander_mult_ty_fu_721_ap_ready = ap_const_logic_1)) then 
                    grp_seedexpander_mult_ty_fu_721_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shake256_512_ds_fu_669_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shake256_512_ds_fu_669_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln887_fu_799_p2 = ap_const_lv1_1)))) then 
                    grp_shake256_512_ds_fu_669_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shake256_512_ds_fu_669_ap_ready = ap_const_logic_1)) then 
                    grp_shake256_512_ds_fu_669_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shake_prng_fu_527_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shake_prng_fu_527_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_shake_prng_fu_527_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shake_prng_fu_527_ap_ready = ap_const_logic_1)) then 
                    grp_shake_prng_fu_527_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shake_prng_init_fu_699_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shake_prng_init_fu_699_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_shake_prng_init_fu_699_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shake_prng_init_fu_699_ap_ready = ap_const_logic_1)) then 
                    grp_shake_prng_init_fu_699_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_vect_add_fu_634_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_vect_add_fu_634_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_vect_add_fu_634_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_vect_add_fu_634_ap_ready = ap_const_logic_1)) then 
                    grp_vect_add_fu_634_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_vect_copyresize_1_fu_782_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_vect_copyresize_1_fu_782_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_vect_copyresize_1_fu_782_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_vect_copyresize_1_fu_782_ap_ready = ap_const_logic_1)) then 
                    grp_vect_copyresize_1_fu_782_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_vect_copyresize_fu_788_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_vect_copyresize_fu_788_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_vect_copyresize_fu_788_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_vect_copyresize_fu_788_ap_ready = ap_const_logic_1)) then 
                    grp_vect_copyresize_fu_788_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_vect_mul_add_fu_569_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_vect_mul_add_fu_569_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
                    grp_vect_mul_add_fu_569_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_vect_mul_add_fu_569_ap_ready = ap_const_logic_1)) then 
                    grp_vect_mul_add_fu_569_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_vect_set_random_fixe_1_fu_776_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_vect_set_random_fixe_1_fu_776_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                    grp_vect_set_random_fixe_1_fu_776_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_vect_set_random_fixe_1_fu_776_ap_ready = ap_const_logic_1)) then 
                    grp_vect_set_random_fixe_1_fu_776_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_vect_set_random_fixe_fu_649_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_vect_set_random_fixe_fu_649_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
                    grp_vect_set_random_fixe_fu_649_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_vect_set_random_fixe_fu_649_ap_ready = ap_const_logic_1)) then 
                    grp_vect_set_random_fixe_fu_649_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i19_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                i_0_i19_reg_516 <= i_2_reg_948;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i_0_i19_reg_516 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_0_i_reg_505 <= i_reg_924;
            elsif (((grp_vect_copyresize_1_fu_782_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                i_0_i_reg_505 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    t_V_reg_493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                t_V_reg_493 <= i_V_reg_906;
            elsif (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                t_V_reg_493 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                i_2_reg_948 <= i_2_fu_887_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                i_V_reg_906 <= i_V_fu_805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                i_reg_924 <= i_fu_861_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln137_reg_898 <= trunc_ln137_fu_794_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                trunc_ln802_reg_916 <= trunc_ln802_fu_846_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln284_1_fu_881_p2 = ap_const_lv1_0))) then
                    zext_ln285_1_reg_953(2 downto 0) <= zext_ln285_1_fu_893_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln284_fu_855_p2 = ap_const_lv1_0))) then
                    zext_ln285_reg_929(2 downto 0) <= zext_ln285_fu_867_p1(2 downto 0);
            end if;
        end if;
    end process;
    zext_ln285_reg_929(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    zext_ln285_1_reg_953(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, icmp_ln887_fu_799_p2, ap_CS_fsm_state12, icmp_ln284_fu_855_p2, ap_CS_fsm_state19, icmp_ln284_1_fu_881_p2, grp_shake_prng_fu_527_ap_done, grp_vect_add_fu_634_ap_done, grp_vect_set_random_fixe_fu_649_ap_done, grp_shake256_512_ds_fu_669_ap_done, grp_shake_prng_init_fu_699_ap_done, grp_seedexpander_mult_ty_fu_721_ap_done, grp_seedexpander_init_fu_741_ap_done, grp_hqc_ciphertext_to_st_fu_761_ap_done, grp_vect_set_random_fixe_1_fu_776_ap_done, grp_vect_copyresize_1_fu_782_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state21, ap_CS_fsm_state35, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state14, ap_CS_fsm_state41, ap_CS_fsm_state31, ap_CS_fsm_state25, ap_block_state21_on_subcall_done, ap_block_state29_on_subcall_done, ap_block_state31_on_subcall_done, ap_block_state33_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_shake_prng_init_fu_699_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln887_fu_799_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state9 => 
                if (((grp_shake256_512_ds_fu_669_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_vect_copyresize_1_fu_782_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln284_fu_855_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state14 => 
                if (((grp_seedexpander_init_fu_741_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_seedexpander_mult_ty_fu_721_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln284_1_fu_881_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (ap_const_boolean_0 = ap_block_state21_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_vect_set_random_fixe_fu_649_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_vect_set_random_fixe_1_fu_776_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_vect_set_random_fixe_fu_649_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state29) and (ap_const_boolean_0 = ap_block_state29_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (ap_const_boolean_0 = ap_block_state31_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_boolean_0 = ap_block_state33_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_vect_add_fu_634_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_shake256_512_ds_fu_669_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_shake256_512_ds_fu_669_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_hqc_ciphertext_to_st_fu_761_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state21_on_subcall_done_assign_proc : process(grp_reed_solomon_encode_fu_590_ap_done, grp_seedexpander_init_fu_741_ap_done)
    begin
                ap_block_state21_on_subcall_done <= ((grp_seedexpander_init_fu_741_ap_done = ap_const_logic_0) or (grp_reed_solomon_encode_fu_590_ap_done = ap_const_logic_0));
    end process;


    ap_block_state29_on_subcall_done_assign_proc : process(grp_vect_mul_add_fu_569_ap_done, grp_vect_set_random_fixe_fu_649_ap_done)
    begin
                ap_block_state29_on_subcall_done <= ((grp_vect_set_random_fixe_fu_649_ap_done = ap_const_logic_0) or (grp_vect_mul_add_fu_569_ap_done = ap_const_logic_0));
    end process;


    ap_block_state31_on_subcall_done_assign_proc : process(grp_hqc_public_key_from_s_fu_769_ap_done, grp_vect_set_random_fixe_1_fu_776_ap_done, grp_vect_copyresize_fu_788_ap_done)
    begin
                ap_block_state31_on_subcall_done <= ((grp_vect_copyresize_fu_788_ap_done = ap_const_logic_0) or (grp_vect_set_random_fixe_1_fu_776_ap_done = ap_const_logic_0) or (grp_hqc_public_key_from_s_fu_769_ap_done = ap_const_logic_0));
    end process;


    ap_block_state33_on_subcall_done_assign_proc : process(grp_vect_mul_add_fu_569_ap_done, grp_reed_muller_encode_fu_608_ap_done)
    begin
                ap_block_state33_on_subcall_done <= ((grp_reed_muller_encode_fu_608_ap_done = ap_const_logic_0) or (grp_vect_mul_add_fu_569_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_hqc_ciphertext_to_st_fu_761_ap_done, ap_CS_fsm_state41)
    begin
        if (((grp_hqc_ciphertext_to_st_fu_761_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_hqc_ciphertext_to_st_fu_761_ap_done, ap_CS_fsm_state41)
    begin
        if (((grp_hqc_ciphertext_to_st_fu_761_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ct_V_address1 <= grp_hqc_ciphertext_to_st_fu_761_ct_V_address1;
    ct_V_ce1 <= grp_hqc_ciphertext_to_st_fu_761_ct_V_ce1;
    ct_V_d1 <= grp_hqc_ciphertext_to_st_fu_761_ct_V_d1;
    ct_V_we1 <= grp_hqc_ciphertext_to_st_fu_761_ct_V_we1;

    d_V_address0_assign_proc : process(grp_shake256_512_ds_fu_669_output_V_address0, grp_hqc_ciphertext_to_st_fu_761_d_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state37, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            d_V_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            d_V_address0 <= grp_hqc_ciphertext_to_st_fu_761_d_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            d_V_address0 <= grp_shake256_512_ds_fu_669_output_V_address0;
        else 
            d_V_address0 <= "XXX";
        end if; 
    end process;


    d_V_ce0_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_shake256_512_ds_fu_669_output_V_ce0, grp_hqc_ciphertext_to_st_fu_761_d_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state37, ap_CS_fsm_state41)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            d_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            d_V_ce0 <= grp_hqc_ciphertext_to_st_fu_761_d_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            d_V_ce0 <= grp_shake256_512_ds_fu_669_output_V_ce0;
        else 
            d_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    d_V_d0_assign_proc : process(grp_shake256_512_ds_fu_669_output_V_d0, ap_CS_fsm_state5, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            d_V_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            d_V_d0 <= grp_shake256_512_ds_fu_669_output_V_d0;
        else 
            d_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    d_V_we0_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_shake256_512_ds_fu_669_output_V_we0, ap_CS_fsm_state5, ap_CS_fsm_state37)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            d_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            d_V_we0 <= grp_shake256_512_ds_fu_669_output_V_we0;
        else 
            d_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_hqc_ciphertext_to_st_fu_761_ap_start <= grp_hqc_ciphertext_to_st_fu_761_ap_start_reg;
    grp_hqc_public_key_from_s_fu_769_ap_start <= grp_hqc_public_key_from_s_fu_769_ap_start_reg;
    grp_reed_muller_encode_fu_608_ap_start <= grp_reed_muller_encode_fu_608_ap_start_reg;
    grp_reed_solomon_encode_fu_590_ap_start <= grp_reed_solomon_encode_fu_590_ap_start_reg;
    grp_seedexpander_init_fu_741_ap_start <= grp_seedexpander_init_fu_741_ap_start_reg;
    grp_seedexpander_mult_ty_fu_721_ap_start <= grp_seedexpander_mult_ty_fu_721_ap_start_reg;
    grp_shake256_512_ds_fu_669_ap_start <= grp_shake256_512_ds_fu_669_ap_start_reg;

    grp_shake256_512_ds_fu_669_domain_V_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_shake256_512_ds_fu_669_domain_V <= ap_const_lv4_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_shake256_512_ds_fu_669_domain_V <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_shake256_512_ds_fu_669_domain_V <= ap_const_lv4_3;
        else 
            grp_shake256_512_ds_fu_669_domain_V <= "XXXX";
        end if; 
    end process;


    grp_shake256_512_ds_fu_669_inlen_V_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_shake256_512_ds_fu_669_inlen_V <= ap_const_lv14_1151;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_shake256_512_ds_fu_669_inlen_V <= ap_const_lv14_10;
        else 
            grp_shake256_512_ds_fu_669_inlen_V <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_shake_prng_fu_527_ap_start <= grp_shake_prng_fu_527_ap_start_reg;
    grp_shake_prng_init_fu_699_ap_start <= grp_shake_prng_init_fu_699_ap_start_reg;
    grp_vect_add_fu_634_ap_start <= grp_vect_add_fu_634_ap_start_reg;
    grp_vect_copyresize_1_fu_782_ap_start <= grp_vect_copyresize_1_fu_782_ap_start_reg;
    grp_vect_copyresize_fu_788_ap_start <= grp_vect_copyresize_fu_788_ap_start_reg;
    grp_vect_mul_add_fu_569_ap_start <= grp_vect_mul_add_fu_569_ap_start_reg;
    grp_vect_set_random_fixe_1_fu_776_ap_start <= grp_vect_set_random_fixe_1_fu_776_ap_start_reg;

    grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_q0_assign_proc : process(random_vector_A_V_q0, random_vector_B_V_q0, ap_CS_fsm_state31, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_q0 <= random_vector_B_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_q0 <= random_vector_A_V_q0;
        else 
            grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_q0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_vect_set_random_fixe_fu_649_ap_start <= grp_vect_set_random_fixe_fu_649_ap_start_reg;

    grp_vect_set_random_fixe_fu_649_v_V_q0_assign_proc : process(random_vector_A_V_q0, random_vector_B_V_q0, ap_CS_fsm_state29, ap_CS_fsm_state23, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_vect_set_random_fixe_fu_649_v_V_q0 <= random_vector_B_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_vect_set_random_fixe_fu_649_v_V_q0 <= random_vector_A_V_q0;
        else 
            grp_vect_set_random_fixe_fu_649_v_V_q0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    h_s_V_address0_assign_proc : process(ap_CS_fsm_state17, grp_vect_mul_add_fu_569_a2_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            h_s_V_address0 <= ap_const_lv64_8A0(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            h_s_V_address0 <= grp_vect_mul_add_fu_569_a2_V_address0;
        else 
            h_s_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    h_s_V_address1_assign_proc : process(ap_CS_fsm_state17, grp_vect_mul_add_fu_569_a2_V_address1, grp_seedexpander_mult_ty_fu_721_output_V_address1, grp_hqc_public_key_from_s_fu_769_s_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state16, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            h_s_V_address1 <= ap_const_lv64_8A0(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            h_s_V_address1 <= ap_const_lv64_8A1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            h_s_V_address1 <= ap_const_lv64_0(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            h_s_V_address1 <= grp_hqc_public_key_from_s_fu_769_s_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            h_s_V_address1 <= grp_seedexpander_mult_ty_fu_721_output_V_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            h_s_V_address1 <= grp_vect_mul_add_fu_569_a2_V_address1;
        else 
            h_s_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    h_s_V_ce0_assign_proc : process(ap_CS_fsm_state17, grp_vect_mul_add_fu_569_a2_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            h_s_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            h_s_V_ce0 <= grp_vect_mul_add_fu_569_a2_V_ce0;
        else 
            h_s_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    h_s_V_ce1_assign_proc : process(ap_CS_fsm_state17, grp_shake_prng_fu_527_ap_done, grp_vect_mul_add_fu_569_a2_V_ce1, grp_seedexpander_mult_ty_fu_721_output_V_ce1, grp_hqc_public_key_from_s_fu_769_s_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state16, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            h_s_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            h_s_V_ce1 <= grp_hqc_public_key_from_s_fu_769_s_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            h_s_V_ce1 <= grp_seedexpander_mult_ty_fu_721_output_V_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            h_s_V_ce1 <= grp_vect_mul_add_fu_569_a2_V_ce1;
        else 
            h_s_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    h_s_V_d1_assign_proc : process(ap_CS_fsm_state17, grp_vect_mul_add_fu_569_a2_V_d1, grp_seedexpander_mult_ty_fu_721_output_V_d1, grp_hqc_public_key_from_s_fu_769_s_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state16, ap_CS_fsm_state31, zext_ln717_fu_876_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            h_s_V_d1 <= zext_ln717_fu_876_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            h_s_V_d1 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            h_s_V_d1 <= grp_hqc_public_key_from_s_fu_769_s_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            h_s_V_d1 <= grp_seedexpander_mult_ty_fu_721_output_V_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            h_s_V_d1 <= grp_vect_mul_add_fu_569_a2_V_d1;
        else 
            h_s_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    h_s_V_we1_assign_proc : process(ap_CS_fsm_state17, grp_shake_prng_fu_527_ap_done, grp_vect_mul_add_fu_569_a2_V_we1, grp_seedexpander_mult_ty_fu_721_output_V_we1, grp_hqc_public_key_from_s_fu_769_s_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state16, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            h_s_V_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            h_s_V_we1 <= grp_hqc_public_key_from_s_fu_769_s_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            h_s_V_we1 <= grp_seedexpander_mult_ty_fu_721_output_V_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            h_s_V_we1 <= grp_vect_mul_add_fu_569_a2_V_we1;
        else 
            h_s_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    i_2_fu_887_p2 <= std_logic_vector(unsigned(i_0_i19_reg_516) + unsigned(ap_const_lv3_1));
    i_V_fu_805_p2 <= std_logic_vector(unsigned(t_V_reg_493) + unsigned(ap_const_lv5_1));
    i_fu_861_p2 <= std_logic_vector(unsigned(i_0_i_reg_505) + unsigned(ap_const_lv3_1));
    icmp_ln284_1_fu_881_p2 <= "1" when (i_0_i19_reg_516 = ap_const_lv3_5) else "0";
    icmp_ln284_fu_855_p2 <= "1" when (i_0_i_reg_505 = ap_const_lv3_5) else "0";
    icmp_ln887_fu_799_p2 <= "1" when (t_V_reg_493 = ap_const_lv5_10) else "0";

    mc_V_address0_assign_proc : process(grp_reed_muller_encode_fu_608_cdw_V_address0, grp_vect_add_fu_634_o_V_address0, grp_shake256_512_ds_fu_669_input_V_address0, grp_hqc_ciphertext_to_st_fu_761_u_V_address0, grp_vect_copyresize_1_fu_782_v_V_address0, ap_CS_fsm_state11, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mc_V_address0 <= grp_vect_copyresize_1_fu_782_v_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            mc_V_address0 <= grp_hqc_ciphertext_to_st_fu_761_u_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            mc_V_address0 <= grp_shake256_512_ds_fu_669_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            mc_V_address0 <= grp_vect_add_fu_634_o_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mc_V_address0 <= grp_reed_muller_encode_fu_608_cdw_V_address0;
        else 
            mc_V_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    mc_V_address1_assign_proc : process(grp_reed_muller_encode_fu_608_cdw_V_address1, grp_vect_add_fu_634_o_V_address1, grp_shake256_512_ds_fu_669_input_V_address1, grp_vect_copyresize_fu_788_o_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state31, zext_ln544_fu_850_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            mc_V_address1 <= zext_ln544_fu_850_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mc_V_address1 <= ap_const_lv64_0(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            mc_V_address1 <= grp_vect_copyresize_fu_788_o_V_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            mc_V_address1 <= grp_shake256_512_ds_fu_669_input_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            mc_V_address1 <= grp_vect_add_fu_634_o_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mc_V_address1 <= grp_reed_muller_encode_fu_608_cdw_V_address1;
        else 
            mc_V_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    mc_V_ce0_assign_proc : process(grp_reed_muller_encode_fu_608_cdw_V_ce0, grp_vect_add_fu_634_o_V_ce0, grp_shake256_512_ds_fu_669_input_V_ce0, grp_hqc_ciphertext_to_st_fu_761_u_V_ce0, grp_vect_copyresize_1_fu_782_v_V_ce0, ap_CS_fsm_state11, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mc_V_ce0 <= grp_vect_copyresize_1_fu_782_v_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            mc_V_ce0 <= grp_hqc_ciphertext_to_st_fu_761_u_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            mc_V_ce0 <= grp_shake256_512_ds_fu_669_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            mc_V_ce0 <= grp_vect_add_fu_634_o_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mc_V_ce0 <= grp_reed_muller_encode_fu_608_cdw_V_ce0;
        else 
            mc_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mc_V_ce1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_reed_muller_encode_fu_608_cdw_V_ce1, grp_vect_add_fu_634_o_V_ce1, grp_shake256_512_ds_fu_669_input_V_ce1, grp_vect_copyresize_fu_788_o_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            mc_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            mc_V_ce1 <= grp_vect_copyresize_fu_788_o_V_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            mc_V_ce1 <= grp_shake256_512_ds_fu_669_input_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            mc_V_ce1 <= grp_vect_add_fu_634_o_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mc_V_ce1 <= grp_reed_muller_encode_fu_608_cdw_V_ce1;
        else 
            mc_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mc_V_d1_assign_proc : process(trunc_ln802_reg_916, grp_reed_muller_encode_fu_608_cdw_V_d1, grp_vect_add_fu_634_o_V_d1, grp_vect_copyresize_fu_788_o_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            mc_V_d1 <= trunc_ln802_reg_916;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mc_V_d1 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            mc_V_d1 <= grp_vect_copyresize_fu_788_o_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            mc_V_d1 <= grp_vect_add_fu_634_o_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mc_V_d1 <= grp_reed_muller_encode_fu_608_cdw_V_d1;
        else 
            mc_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    mc_V_we1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_reed_muller_encode_fu_608_cdw_V_we1, grp_vect_add_fu_634_o_V_we1, grp_vect_copyresize_fu_788_o_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            mc_V_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            mc_V_we1 <= grp_vect_copyresize_fu_788_o_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            mc_V_we1 <= grp_vect_add_fu_634_o_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mc_V_we1 <= grp_reed_muller_encode_fu_608_cdw_V_we1;
        else 
            mc_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pk_V_address0_assign_proc : process(ap_CS_fsm_state12, zext_ln285_fu_867_p1, grp_hqc_public_key_from_s_fu_769_pk_V_address0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pk_V_address0 <= zext_ln285_fu_867_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            pk_V_address0 <= grp_hqc_public_key_from_s_fu_769_pk_V_address0;
        else 
            pk_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pk_V_ce0_assign_proc : process(ap_CS_fsm_state12, grp_hqc_public_key_from_s_fu_769_pk_V_ce0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            pk_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            pk_V_ce0 <= grp_hqc_public_key_from_s_fu_769_pk_V_ce0;
        else 
            pk_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prng_seed_V_address0 <= grp_shake_prng_init_fu_699_entropy_input_V_address0;
    prng_seed_V_ce0 <= grp_shake_prng_init_fu_699_entropy_input_V_ce0;
    r_V_fu_840_p2 <= std_logic_vector(shift_right(unsigned(store_seeds_V_q0),to_integer(unsigned('0' & zext_ln808_fu_836_p1(31-1 downto 0)))));

    random_vector_A_V_address0_assign_proc : process(grp_vect_mul_add_fu_569_a1_V_address0, grp_vect_set_random_fixe_fu_649_v_V_address0, grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            random_vector_A_V_address0 <= grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            random_vector_A_V_address0 <= grp_vect_set_random_fixe_fu_649_v_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            random_vector_A_V_address0 <= grp_vect_mul_add_fu_569_a1_V_address0;
        else 
            random_vector_A_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    random_vector_A_V_address1_assign_proc : process(grp_vect_set_random_fixe_fu_649_v_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state23, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            random_vector_A_V_address1 <= ap_const_lv64_0(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            random_vector_A_V_address1 <= grp_vect_set_random_fixe_fu_649_v_V_address1;
        else 
            random_vector_A_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    random_vector_A_V_ce0_assign_proc : process(grp_vect_mul_add_fu_569_a1_V_ce0, grp_vect_set_random_fixe_fu_649_v_V_ce0, grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            random_vector_A_V_ce0 <= grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            random_vector_A_V_ce0 <= grp_vect_set_random_fixe_fu_649_v_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            random_vector_A_V_ce0 <= grp_vect_mul_add_fu_569_a1_V_ce0;
        else 
            random_vector_A_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    random_vector_A_V_ce1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_fu_649_v_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state23, ap_CS_fsm_state27)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            random_vector_A_V_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            random_vector_A_V_ce1 <= grp_vect_set_random_fixe_fu_649_v_V_ce1;
        else 
            random_vector_A_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    random_vector_A_V_d1_assign_proc : process(grp_vect_set_random_fixe_fu_649_v_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state23, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            random_vector_A_V_d1 <= ap_const_lv15_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            random_vector_A_V_d1 <= grp_vect_set_random_fixe_fu_649_v_V_d1;
        else 
            random_vector_A_V_d1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    random_vector_A_V_we1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_fu_649_v_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state23, ap_CS_fsm_state27)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            random_vector_A_V_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            random_vector_A_V_we1 <= grp_vect_set_random_fixe_fu_649_v_V_we1;
        else 
            random_vector_A_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    random_vector_B_V_address0_assign_proc : process(grp_vect_set_random_fixe_fu_649_v_V_address0, grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            random_vector_B_V_address0 <= grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            random_vector_B_V_address0 <= grp_vect_set_random_fixe_fu_649_v_V_address0;
        else 
            random_vector_B_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    random_vector_B_V_address1_assign_proc : process(grp_vect_set_random_fixe_fu_649_v_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            random_vector_B_V_address1 <= ap_const_lv64_0(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            random_vector_B_V_address1 <= grp_vect_set_random_fixe_fu_649_v_V_address1;
        else 
            random_vector_B_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    random_vector_B_V_ce0_assign_proc : process(grp_vect_set_random_fixe_fu_649_v_V_ce0, grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            random_vector_B_V_ce0 <= grp_vect_set_random_fixe_1_fu_776_fixed_weight_by_coord_vector_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            random_vector_B_V_ce0 <= grp_vect_set_random_fixe_fu_649_v_V_ce0;
        else 
            random_vector_B_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    random_vector_B_V_ce1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_fu_649_v_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state29)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            random_vector_B_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            random_vector_B_V_ce1 <= grp_vect_set_random_fixe_fu_649_v_V_ce1;
        else 
            random_vector_B_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    random_vector_B_V_d1_assign_proc : process(grp_vect_set_random_fixe_fu_649_v_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            random_vector_B_V_d1 <= ap_const_lv15_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            random_vector_B_V_d1 <= grp_vect_set_random_fixe_fu_649_v_V_d1;
        else 
            random_vector_B_V_d1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    random_vector_B_V_we1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_fu_649_v_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state29)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            random_vector_B_V_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            random_vector_B_V_we1 <= grp_vect_set_random_fixe_fu_649_v_V_we1;
        else 
            random_vector_B_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_828_p3 <= (trunc_ln556_fu_824_p1 & ap_const_lv3_0);
    ss_V_address0 <= grp_shake256_512_ds_fu_669_output_V_address0;

    ss_V_ce0_assign_proc : process(grp_shake256_512_ds_fu_669_output_V_ce0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ss_V_ce0 <= grp_shake256_512_ds_fu_669_output_V_ce0;
        else 
            ss_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ss_V_d0 <= grp_shake256_512_ds_fu_669_output_V_d0;

    ss_V_we0_assign_proc : process(grp_shake256_512_ds_fu_669_output_V_we0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ss_V_we0 <= grp_shake256_512_ds_fu_669_output_V_we0;
        else 
            ss_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_prng_V_address0_assign_proc : process(grp_shake_prng_fu_527_state_prng_V_address0, grp_shake_prng_init_fu_699_shake_prng_state_array_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_prng_V_address0 <= grp_shake_prng_init_fu_699_shake_prng_state_array_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_prng_V_address0 <= grp_shake_prng_fu_527_state_prng_V_address0;
        else 
            state_prng_V_address0 <= "XXXXX";
        end if; 
    end process;


    state_prng_V_address1_assign_proc : process(ap_CS_fsm_state1, grp_shake_prng_fu_527_state_prng_V_address1, grp_shake_prng_init_fu_699_shake_prng_state_array_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            state_prng_V_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_prng_V_address1 <= grp_shake_prng_init_fu_699_shake_prng_state_array_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_prng_V_address1 <= grp_shake_prng_fu_527_state_prng_V_address1;
        else 
            state_prng_V_address1 <= "XXXXX";
        end if; 
    end process;


    state_prng_V_ce0_assign_proc : process(grp_shake_prng_fu_527_state_prng_V_ce0, grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_prng_V_ce0 <= grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_prng_V_ce0 <= grp_shake_prng_fu_527_state_prng_V_ce0;
        else 
            state_prng_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_prng_V_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_shake_prng_fu_527_state_prng_V_ce1, grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            state_prng_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_prng_V_ce1 <= grp_shake_prng_init_fu_699_shake_prng_state_array_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_prng_V_ce1 <= grp_shake_prng_fu_527_state_prng_V_ce1;
        else 
            state_prng_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    state_prng_V_d1_assign_proc : process(ap_CS_fsm_state1, grp_shake_prng_fu_527_state_prng_V_d1, grp_shake_prng_init_fu_699_shake_prng_state_array_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            state_prng_V_d1 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_prng_V_d1 <= grp_shake_prng_init_fu_699_shake_prng_state_array_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_prng_V_d1 <= grp_shake_prng_fu_527_state_prng_V_d1;
        else 
            state_prng_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_prng_V_we1_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_shake_prng_fu_527_state_prng_V_we1, grp_shake_prng_init_fu_699_shake_prng_state_array_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            state_prng_V_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_prng_V_we1 <= grp_shake_prng_init_fu_699_shake_prng_state_array_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_prng_V_we1 <= grp_shake_prng_fu_527_state_prng_V_we1;
        else 
            state_prng_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    state_seedexpander_V_address0_assign_proc : process(grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address0, grp_seedexpander_mult_ty_fu_721_state_V_2_address0, grp_seedexpander_init_fu_741_state_V_2_address0, ap_CS_fsm_state29, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            state_seedexpander_V_address0 <= grp_seedexpander_init_fu_741_state_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_seedexpander_V_address0 <= grp_seedexpander_mult_ty_fu_721_state_V_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            state_seedexpander_V_address0 <= grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address0;
        else 
            state_seedexpander_V_address0 <= "XXXXX";
        end if; 
    end process;


    state_seedexpander_V_address1_assign_proc : process(grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address1, grp_seedexpander_mult_ty_fu_721_state_V_2_address1, grp_seedexpander_init_fu_741_state_V_2_address1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_seedexpander_V_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            state_seedexpander_V_address1 <= grp_seedexpander_init_fu_741_state_V_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_seedexpander_V_address1 <= grp_seedexpander_mult_ty_fu_721_state_V_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            state_seedexpander_V_address1 <= grp_vect_set_random_fixe_fu_649_state_seedexpander_V_address1;
        else 
            state_seedexpander_V_address1 <= "XXXXX";
        end if; 
    end process;


    state_seedexpander_V_ce0_assign_proc : process(grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce0, grp_seedexpander_mult_ty_fu_721_state_V_2_ce0, grp_seedexpander_init_fu_741_state_V_2_ce0, ap_CS_fsm_state29, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            state_seedexpander_V_ce0 <= grp_seedexpander_init_fu_741_state_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_seedexpander_V_ce0 <= grp_seedexpander_mult_ty_fu_721_state_V_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            state_seedexpander_V_ce0 <= grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce0;
        else 
            state_seedexpander_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_seedexpander_V_ce1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce1, grp_seedexpander_mult_ty_fu_721_state_V_2_ce1, grp_seedexpander_init_fu_741_state_V_2_ce1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            state_seedexpander_V_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            state_seedexpander_V_ce1 <= grp_seedexpander_init_fu_741_state_V_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_seedexpander_V_ce1 <= grp_seedexpander_mult_ty_fu_721_state_V_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            state_seedexpander_V_ce1 <= grp_vect_set_random_fixe_fu_649_state_seedexpander_V_ce1;
        else 
            state_seedexpander_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    state_seedexpander_V_d1_assign_proc : process(grp_vect_set_random_fixe_fu_649_state_seedexpander_V_d1, grp_seedexpander_mult_ty_fu_721_state_V_2_d1, grp_seedexpander_init_fu_741_state_V_2_d1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_seedexpander_V_d1 <= ap_const_lv64_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            state_seedexpander_V_d1 <= grp_seedexpander_init_fu_741_state_V_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_seedexpander_V_d1 <= grp_seedexpander_mult_ty_fu_721_state_V_2_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            state_seedexpander_V_d1 <= grp_vect_set_random_fixe_fu_649_state_seedexpander_V_d1;
        else 
            state_seedexpander_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_seedexpander_V_we1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_fu_649_state_seedexpander_V_we1, grp_seedexpander_mult_ty_fu_721_state_V_2_we1, grp_seedexpander_init_fu_741_state_V_2_we1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            state_seedexpander_V_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            state_seedexpander_V_we1 <= grp_seedexpander_init_fu_741_state_V_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_seedexpander_V_we1 <= grp_seedexpander_mult_ty_fu_721_state_V_2_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            state_seedexpander_V_we1 <= grp_vect_set_random_fixe_fu_649_state_seedexpander_V_we1;
        else 
            state_seedexpander_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    store_A_V_address0_assign_proc : process(grp_vect_mul_add_fu_569_o_V_address0, grp_vect_add_fu_634_v2_V_address0, grp_vect_copyresize_fu_788_v_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            store_A_V_address0 <= grp_vect_copyresize_fu_788_v_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            store_A_V_address0 <= grp_vect_add_fu_634_v2_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_A_V_address0 <= grp_vect_mul_add_fu_569_o_V_address0;
        else 
            store_A_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    store_A_V_address1_assign_proc : process(grp_vect_mul_add_fu_569_o_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_A_V_address1 <= ap_const_lv64_0(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_A_V_address1 <= grp_vect_mul_add_fu_569_o_V_address1;
        else 
            store_A_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    store_A_V_ce0_assign_proc : process(grp_vect_mul_add_fu_569_o_V_ce0, grp_vect_add_fu_634_v2_V_ce0, grp_vect_copyresize_fu_788_v_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            store_A_V_ce0 <= grp_vect_copyresize_fu_788_v_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            store_A_V_ce0 <= grp_vect_add_fu_634_v2_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_A_V_ce0 <= grp_vect_mul_add_fu_569_o_V_ce0;
        else 
            store_A_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    store_A_V_ce1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_mul_add_fu_569_o_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            store_A_V_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_A_V_ce1 <= grp_vect_mul_add_fu_569_o_V_ce1;
        else 
            store_A_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    store_A_V_d1_assign_proc : process(grp_vect_mul_add_fu_569_o_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_A_V_d1 <= ap_const_lv8_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_A_V_d1 <= grp_vect_mul_add_fu_569_o_V_d1;
        else 
            store_A_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    store_A_V_we1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_mul_add_fu_569_o_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            store_A_V_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_A_V_we1 <= grp_vect_mul_add_fu_569_o_V_we1;
        else 
            store_A_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    store_B_V_address0_assign_proc : process(grp_vect_mul_add_fu_569_a3_V_address0, grp_vect_set_random_fixe_1_fu_776_v_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state31, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            store_B_V_address0 <= grp_vect_set_random_fixe_1_fu_776_v_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_B_V_address0 <= grp_vect_mul_add_fu_569_a3_V_address0;
        else 
            store_B_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    store_B_V_address1_assign_proc : process(grp_vect_set_random_fixe_1_fu_776_v_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state31, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_B_V_address1 <= ap_const_lv64_0(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            store_B_V_address1 <= grp_vect_set_random_fixe_1_fu_776_v_V_address1;
        else 
            store_B_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    store_B_V_ce0_assign_proc : process(grp_vect_mul_add_fu_569_a3_V_ce0, grp_vect_set_random_fixe_1_fu_776_v_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state31, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            store_B_V_ce0 <= grp_vect_set_random_fixe_1_fu_776_v_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            store_B_V_ce0 <= grp_vect_mul_add_fu_569_a3_V_ce0;
        else 
            store_B_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    store_B_V_ce1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_1_fu_776_v_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state31, ap_CS_fsm_state25)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            store_B_V_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            store_B_V_ce1 <= grp_vect_set_random_fixe_1_fu_776_v_V_ce1;
        else 
            store_B_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    store_B_V_d1_assign_proc : process(grp_vect_set_random_fixe_1_fu_776_v_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state31, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_B_V_d1 <= ap_const_lv8_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            store_B_V_d1 <= grp_vect_set_random_fixe_1_fu_776_v_V_d1;
        else 
            store_B_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    store_B_V_we1_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_set_random_fixe_1_fu_776_v_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state31, ap_CS_fsm_state25)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            store_B_V_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            store_B_V_we1 <= grp_vect_set_random_fixe_1_fu_776_v_V_we1;
        else 
            store_B_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    store_C_V_address0_assign_proc : process(grp_reed_solomon_encode_fu_590_msg_V_address0, grp_vect_copyresize_1_fu_782_o_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_C_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            store_C_V_address0 <= grp_vect_copyresize_1_fu_782_o_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            store_C_V_address0 <= grp_reed_solomon_encode_fu_590_msg_V_address0;
        else 
            store_C_V_address0 <= "XXXX";
        end if; 
    end process;


    store_C_V_ce0_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_reed_solomon_encode_fu_590_msg_V_ce0, grp_vect_copyresize_1_fu_782_o_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state21)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            store_C_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            store_C_V_ce0 <= grp_vect_copyresize_1_fu_782_o_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            store_C_V_ce0 <= grp_reed_solomon_encode_fu_590_msg_V_ce0;
        else 
            store_C_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    store_C_V_d0_assign_proc : process(grp_vect_copyresize_1_fu_782_o_V_d0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_C_V_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            store_C_V_d0 <= grp_vect_copyresize_1_fu_782_o_V_d0;
        else 
            store_C_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    store_C_V_we0_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_vect_copyresize_1_fu_782_o_V_we0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            store_C_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            store_C_V_we0 <= grp_vect_copyresize_1_fu_782_o_V_we0;
        else 
            store_C_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    store_rs_encode_V_address0_assign_proc : process(grp_reed_solomon_encode_fu_590_cdw_V_address0, grp_reed_muller_encode_fu_608_msg_V_address0, ap_CS_fsm_state33, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            store_rs_encode_V_address0 <= grp_reed_muller_encode_fu_608_msg_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            store_rs_encode_V_address0 <= grp_reed_solomon_encode_fu_590_cdw_V_address0;
        else 
            store_rs_encode_V_address0 <= "XXXXXX";
        end if; 
    end process;


    store_rs_encode_V_ce0_assign_proc : process(grp_reed_solomon_encode_fu_590_cdw_V_ce0, grp_reed_muller_encode_fu_608_msg_V_ce0, ap_CS_fsm_state33, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            store_rs_encode_V_ce0 <= grp_reed_muller_encode_fu_608_msg_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            store_rs_encode_V_ce0 <= grp_reed_solomon_encode_fu_590_cdw_V_ce0;
        else 
            store_rs_encode_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    store_rs_encode_V_ce1_assign_proc : process(grp_reed_solomon_encode_fu_590_cdw_V_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            store_rs_encode_V_ce1 <= grp_reed_solomon_encode_fu_590_cdw_V_ce1;
        else 
            store_rs_encode_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    store_rs_encode_V_we1_assign_proc : process(grp_reed_solomon_encode_fu_590_cdw_V_we1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            store_rs_encode_V_we1 <= grp_reed_solomon_encode_fu_590_cdw_V_we1;
        else 
            store_rs_encode_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    store_seeds_V_address0_assign_proc : process(ap_CS_fsm_state6, zext_ln285_reg_929, zext_ln285_1_reg_953, grp_shake_prng_fu_527_output_V_address0, grp_seedexpander_init_fu_741_seed_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state3, ap_CS_fsm_state14, zext_ln544_58_fu_819_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            store_seeds_V_address0 <= zext_ln285_1_reg_953(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            store_seeds_V_address0 <= zext_ln285_reg_929(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            store_seeds_V_address0 <= zext_ln544_58_fu_819_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            store_seeds_V_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            store_seeds_V_address0 <= grp_seedexpander_init_fu_741_seed_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_seeds_V_address0 <= grp_shake_prng_fu_527_output_V_address0;
        else 
            store_seeds_V_address0 <= "XXX";
        end if; 
    end process;


    store_seeds_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_shake_prng_fu_527_output_V_ce0, grp_shake_prng_init_fu_699_ap_done, grp_seedexpander_init_fu_741_seed_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state3, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((grp_shake_prng_init_fu_699_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            store_seeds_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            store_seeds_V_ce0 <= grp_seedexpander_init_fu_741_seed_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_seeds_V_ce0 <= grp_shake_prng_fu_527_output_V_ce0;
        else 
            store_seeds_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    store_seeds_V_d0_assign_proc : process(pk_V_q0, theta_V_q0, grp_shake_prng_fu_527_output_V_d0, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state20, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            store_seeds_V_d0 <= theta_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            store_seeds_V_d0 <= pk_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            store_seeds_V_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_seeds_V_d0 <= grp_shake_prng_fu_527_output_V_d0;
        else 
            store_seeds_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    store_seeds_V_we0_assign_proc : process(grp_shake_prng_fu_527_output_V_we0, grp_shake_prng_init_fu_699_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state13, ap_CS_fsm_state20, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state13) or ((grp_shake_prng_init_fu_699_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            store_seeds_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            store_seeds_V_we0 <= grp_shake_prng_fu_527_output_V_we0;
        else 
            store_seeds_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    theta_V_address0_assign_proc : process(ap_CS_fsm_state19, zext_ln285_1_fu_893_p1, grp_shake256_512_ds_fu_669_output_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            theta_V_address0 <= zext_ln285_1_fu_893_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            theta_V_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            theta_V_address0 <= grp_shake256_512_ds_fu_669_output_V_address0;
        else 
            theta_V_address0 <= "XXX";
        end if; 
    end process;


    theta_V_ce0_assign_proc : process(ap_CS_fsm_state19, grp_shake_prng_fu_527_ap_done, grp_shake256_512_ds_fu_669_output_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or ((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            theta_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            theta_V_ce0 <= grp_shake256_512_ds_fu_669_output_V_ce0;
        else 
            theta_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    theta_V_d0_assign_proc : process(grp_shake256_512_ds_fu_669_output_V_d0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            theta_V_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            theta_V_d0 <= grp_shake256_512_ds_fu_669_output_V_d0;
        else 
            theta_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    theta_V_we0_assign_proc : process(grp_shake_prng_fu_527_ap_done, grp_shake256_512_ds_fu_669_output_V_we0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if (((grp_shake_prng_fu_527_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            theta_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            theta_V_we0 <= grp_shake256_512_ds_fu_669_output_V_we0;
        else 
            theta_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_811_p3 <= t_V_reg_493(3 downto 3);
    trunc_ln137_fu_794_p1 <= seed_bytesize_V(7 - 1 downto 0);
    trunc_ln556_fu_824_p1 <= t_V_reg_493(3 - 1 downto 0);
    trunc_ln717_fu_872_p1 <= h_s_V_q0(5 - 1 downto 0);
    trunc_ln802_fu_846_p1 <= r_V_fu_840_p2(8 - 1 downto 0);
    zext_ln285_1_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i19_reg_516),64));
    zext_ln285_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_505),64));
    zext_ln544_58_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_811_p3),64));
    zext_ln544_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_493),64));
    zext_ln717_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln717_fu_872_p1),8));
    zext_ln808_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_828_p3),64));
end behav;
