Warning (10268): Verilog HDL information at FSM.sv(27): always construct contains both blocking and non-blocking assignments File: C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv Line: 27
