

================================================================
== Vitis HLS Report for 'adder_3by3'
================================================================
* Date:           Thu Apr 10 18:06:53 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        cicada_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  4.019 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.250 ns|  6.250 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     264|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|      55|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      55|     264|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln217_1510_fu_242_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln217_1511_fu_248_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln217_1512_fu_306_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln217_1513_fu_254_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln217_1514_fu_260_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln217_1515_fu_266_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln217_1516_fu_272_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln217_fu_310_p2       |         +|   0|  0|  10|          10|          10|
    |add_ln870_1_fu_190_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln870_2_fu_200_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln870_3_fu_206_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln870_4_fu_216_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln870_5_fu_226_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln870_6_fu_236_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln870_fu_180_p2       |         +|   0|  0|  18|          11|          11|
    |tmp_V_3_fu_284_p2         |         +|   0|  0|  21|          14|          14|
    |icmp_ln1065_fu_300_p2     |      icmp|   0|  0|   9|           4|           1|
    |ap_return                 |    select|   0|  0|  10|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 264|         180|         178|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln217_1510_reg_333  |  10|   0|   10|          0|
    |add_ln217_1511_reg_338  |  10|   0|   10|          0|
    |add_ln217_1516_reg_343  |  10|   0|   10|          0|
    |add_ln870_2_reg_323     |  12|   0|   12|          0|
    |add_ln870_6_reg_328     |  13|   0|   13|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  55|   0|   55|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    adder_3by3|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    adder_3by3|  return value|
|ap_return  |  out|   10|  ap_ctrl_hs|    adder_3by3|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    adder_3by3|  return value|
|p_read1    |   in|   90|     ap_none|       p_read1|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

