// Seed: 1040954354
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3
);
  initial if (1 < 1) @(posedge -1) #id_5;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
  always id_5 = -1 && id_5 & 1 === id_5 && 1;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4
);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_4
  );
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  module_2 modCall_1 ();
  inout wire id_2;
  inout wire id_1;
endmodule
