,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/T-head-Semi/wujian100_open.git,2019-10-19 13:25:30+00:00,IC design and development should be faster，simpler and more reliable,556,T-head-Semi/wujian100_open,216210370,Verilog,wujian100_open,1470,1792,2024-04-11 11:36:48+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/scale-lab/OpenPhySyn.git,2019-10-23 02:03:00+00:00,EDA physical synthesis optimization kit,9,scale-lab/OpenPhySyn,216946917,Verilog,OpenPhySyn,140138,46,2023-11-10 06:50:02+00:00,"['physical-synthesis', 'logic-synthesis', 'physical-design', 'optimization']",https://api.github.com/licenses/bsd-3-clause
2,https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC.git,2019-10-23 12:10:54+00:00,"Source code of the paper ""Low-Cost and Programmable CRC Implementation based on FPGA""",10,FPGA-Networking/Low-Cost-and-Programmable-CRC,217048336,Verilog,Low-Cost-and-Programmable-CRC,13396,33,2024-04-09 08:08:57+00:00,[],None
3,https://github.com/jaywonchung/Verilog-Harvard-CPU.git,2019-09-27 04:20:05+00:00,Verilog implementation of various types of CPUs,5,jaywonchung/Verilog-Harvard-CPU,211235278,Verilog,Verilog-Harvard-CPU,7231,31,2024-03-19 01:39:14+00:00,['cpu'],https://api.github.com/licenses/mit
4,https://github.com/go4retro/UltiMem64.git,2019-09-22 04:19:52+00:00,Commodore 64 Internal RAM Expansion with integrated MMU,4,go4retro/UltiMem64,210089535,Verilog,UltiMem64,628,25,2023-11-19 18:12:18+00:00,[],None
5,https://github.com/go4retro/Nu6510.git,2019-10-03 03:23:37+00:00,65(C)02 to 6510/8500 converter,2,go4retro/Nu6510,212489363,Verilog,Nu6510,61,22,2023-07-30 12:44:36+00:00,[],None
6,https://github.com/ispras/hdl-benchmarks.git,2019-10-03 16:18:13+00:00,"Collection of open HDL modules, subsystems and microprocessors (benchmarks) that are used for related tools testing.",5,ispras/hdl-benchmarks,212624422,Verilog,hdl-benchmarks,37430,21,2024-04-07 02:47:16+00:00,[],
7,https://github.com/lb1244206405/ZYNQ1_FPGA_422_HDLC.git,2019-10-10 08:45:06+00:00,"include hdlc (miao), 422 grapher, 1553b",8,lb1244206405/ZYNQ1_FPGA_422_HDLC,214132106,Verilog,ZYNQ1_FPGA_422_HDLC,127,20,2024-04-07 01:57:11+00:00,[],None
8,https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine.git,2019-10-08 23:52:43+00:00,RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine,8,jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine,213779026,Verilog,64-bit-Universal-Floating-Point-ISA-Compute-Engine,10728,20,2024-03-07 07:51:43+00:00,[],None
9,https://github.com/skiphansen/panog1_opl3.git,2019-10-27 18:51:44+00:00,A port of the OPL3 to the Panologic G1 thin client,4,skiphansen/panog1_opl3,217900861,Verilog,panog1_opl3,1527,17,2023-09-06 08:49:18+00:00,[],None
10,https://github.com/xycfwrj/zynq_axi_ddr_barebone.git,2019-10-18 03:59:51+00:00,minimal code to access ps DDR from PL,7,xycfwrj/zynq_axi_ddr_barebone,215938082,Verilog,zynq_axi_ddr_barebone,12,17,2023-12-05 06:51:21+00:00,[],None
11,https://github.com/Crimsonninja/senior_design_puf.git,2019-10-14 06:22:08+00:00,Repository to store all design and testbench files for Senior Design,8,Crimsonninja/senior_design_puf,214963680,Verilog,senior_design_puf,1648,17,2024-02-20 12:25:57+00:00,"['testbenches', 'systemverilog', 'verilog', 'physical-unclonable-functions', 'ring-oscillator', 'rtl', 'hardware-security', 'hardware-designs', 'xilinx-vivado']",None
12,https://github.com/efabless/raptor_soc_template.git,2019-10-07 15:02:18+00:00,Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.,8,efabless/raptor_soc_template,213413822,Verilog,raptor_soc_template,61,16,2024-04-07 07:01:16+00:00,[],None
13,https://github.com/Storm-Rage0/electronic-organ.git,2019-09-28 06:10:46+00:00,数字逻辑大作业：FPGA的电子琴，基于Nexys 4板，采用Verilog实现,0,Storm-Rage0/electronic-organ,211453272,Verilog,electronic-organ,25,16,2023-12-24 05:32:38+00:00,[],None
14,https://github.com/agranlund/tf534.git,2019-09-25 18:57:08+00:00,Atari firmware for TF530/TF534 accelerator cards,13,agranlund/tf534,210918583,Verilog,tf534,455,14,2023-03-12 20:15:27+00:00,[],https://api.github.com/licenses/gpl-2.0
15,https://github.com/dl9lj/pa.git,2019-10-12 20:23:49+00:00,Power Amplifier with Interface to Hermes Lite 2 (HL2),0,dl9lj/pa,214710447,Verilog,pa,30968,11,2024-01-13 19:05:53+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/Oguzhanka/Digital-Signal-Oscilloscope.git,2019-10-09 16:12:01+00:00,Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Uses a VGA monitor for displaying.,4,Oguzhanka/Digital-Signal-Oscilloscope,213964893,Verilog,Digital-Signal-Oscilloscope,2275,11,2023-11-26 04:19:23+00:00,[],None
17,https://github.com/yuankong11/MIPS_CPU.git,2019-10-08 06:56:39+00:00,一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU,1,yuankong11/MIPS_CPU,213569924,Verilog,MIPS_CPU,41,10,2022-11-15 07:18:00+00:00,[],None
18,https://github.com/MaharshSuryawala/Image-Compression.git,2019-10-02 16:36:56+00:00,Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.,3,MaharshSuryawala/Image-Compression,212390735,Verilog,Image-Compression,9470,10,2023-11-29 12:54:27+00:00,"['matlab', 'jpeg-image-compression', 'verilog', 'fpga']",https://api.github.com/licenses/mit
19,https://github.com/ramachav/Simple-Neural-Network-Accelerator.git,2019-10-22 17:42:14+00:00,"Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerate the inference on a database of 10000 images. The trained model was made using KANN C libraries and the accelerator was synthesized as part of an SoC on an Altera FPGA.",4,ramachav/Simple-Neural-Network-Accelerator,216874322,Verilog,Simple-Neural-Network-Accelerator,204077,9,2023-04-16 02:53:27+00:00,[],None
20,https://github.com/wzc810049078/SRT-4-DIVISION.git,2019-10-26 02:29:41+00:00,RADIX-4 SRT division,6,wzc810049078/SRT-4-DIVISION,217645051,Verilog,SRT-4-DIVISION,14,9,2024-01-27 04:12:21+00:00,[],https://api.github.com/licenses/apache-2.0
21,https://github.com/buttercutter/noc.git,2019-09-30 16:42:17+00:00,A simple spidergon network-on-chip with wormhole switching feature,0,buttercutter/noc,211907249,Verilog,noc,787,9,2023-11-30 03:29:11+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/xjtuiair-cag/Vscale_plus.git,2019-10-24 05:16:10+00:00,A 3-stage in-order single-scalar RISC-V processor,3,xjtuiair-cag/Vscale_plus,217216776,Verilog,Vscale_plus,38,9,2023-12-22 14:12:59+00:00,[],None
23,https://github.com/johnwickerson/mastering_digital_design.git,2019-10-08 15:52:50+00:00,"Course webpage for the MSc ADIC lab on ""Mastering Digital Design""",8,johnwickerson/mastering_digital_design,213687679,Verilog,mastering_digital_design,139026,8,2024-01-05 12:21:10+00:00,[],None
24,https://github.com/os-hxfan/Static_BFP_HW.git,2019-10-07 13:56:27+00:00,This repository contains the hardware implementation for Static BFP convolution on FPGA,1,os-hxfan/Static_BFP_HW,213397499,Verilog,Static_BFP_HW,442,7,2023-04-16 04:20:59+00:00,[],https://api.github.com/licenses/mit
25,https://github.com/ronbakrac/FPGA-Audio-Recorder-Player.git,2019-09-28 20:01:10+00:00,"A project made in Verilog for Xilinx Spartan6 FPGA board. The user interfaces the board through a PC connected via USB and using terminal such as puTTY. The project includes a Picoblze program that will output a menu of options to the users terminal where the user can then select from a list of options. These options include record, play, pause, and delete (audio increase and decrease available on physical buttons on FPGA). This project utilizes the audio codec on the Spartan6 (SM2603), the onboard DDR2 RAM, picoblaze CPU that processes user input to a state, and a finite state machine for the state produced by Picoblaze. For more details, read the readme included.",4,ronbakrac/FPGA-Audio-Recorder-Player,211555059,Verilog,FPGA-Audio-Recorder-Player,59,7,2023-11-27 09:28:20+00:00,[],None
26,https://github.com/sfu-arch/muir-lib.git,2019-10-15 18:35:31+00:00,µIR Chisel library,4,sfu-arch/muir-lib,215370420,Verilog,muir-lib,11389,7,2023-07-21 03:41:39+00:00,[],https://api.github.com/licenses/bsd-3-clause
27,https://github.com/maxs-well/BPSK_verilog.git,2019-10-26 05:44:04+00:00,BPSK verilog implemention,2,maxs-well/BPSK_verilog,217662009,Verilog,BPSK_verilog,65,7,2023-11-15 13:45:14+00:00,"['bpsk', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/gpl-3.0
28,https://github.com/Moridi/ARM.git,2019-10-22 04:11:36+00:00,,0,Moridi/ARM,216721400,Verilog,ARM,121,7,2023-08-21 23:43:06+00:00,[],None
29,https://github.com/stef/nb-fomu-hw.git,2019-09-30 11:48:42+00:00,non-blinky fomu hello world (fpga usb uart demos),2,stef/nb-fomu-hw,211847538,Verilog,nb-fomu-hw,4,6,2023-09-08 17:58:32+00:00,[],
30,https://github.com/MrX-8B/MiSTer-Arcade-Gaplus.git,2019-10-03 04:18:59+00:00,FPGA implementation of Gaplus(Galaga 3) arcade game,0,MrX-8B/MiSTer-Arcade-Gaplus,212495825,Verilog,MiSTer-Arcade-Gaplus,3106,6,2019-12-30 12:05:12+00:00,[],https://api.github.com/licenses/gpl-3.0
31,https://github.com/ZakSN/z_1_rtc.git,2019-10-26 21:12:11+00:00,a real time clock,1,ZakSN/z_1_rtc,217769814,Verilog,z_1_rtc,44,6,2022-08-22 08:30:08+00:00,[],None
32,https://github.com/ARC-MX/X-Core.git,2019-10-12 09:37:16+00:00,an open source 32-bit RISC-V (RV32IM) MCU for Perf-V FPGA Board,6,ARC-MX/X-Core,214620165,,X-Core,942,6,2023-10-19 13:15:25+00:00,[],https://api.github.com/licenses/apache-2.0
33,https://github.com/DeamonYang/daq_ad9221_usb2.0.git,2019-10-02 09:06:41+00:00,,1,DeamonYang/daq_ad9221_usb2.0,212297057,Verilog,daq_ad9221_usb2.0,45,6,2024-01-14 01:40:08+00:00,[],None
34,https://github.com/qz701731tby/MIPS-pipeline-CPU-with-VGA-char-display.git,2019-09-25 08:20:47+00:00,"Using Verilog and based on vivado, I design a 5-level pipeline CPU and a VGA module to display the information of CPU. ",0,qz701731tby/MIPS-pipeline-CPU-with-VGA-char-display,210792680,Verilog,MIPS-pipeline-CPU-with-VGA-char-display,26,5,2023-11-23 00:48:13+00:00,[],None
35,https://github.com/mriosrivas/MIPS_FPGA.git,2019-09-27 21:56:12+00:00,,1,mriosrivas/MIPS_FPGA,211407460,Verilog,MIPS_FPGA,153458,5,2023-04-27 11:55:45+00:00,[],None
36,https://github.com/MrX-8B/MiSTer-Arcade-NinjaKun.git,2019-10-17 19:51:14+00:00,FPGA implementation of Ninja-Kun arcade game,1,MrX-8B/MiSTer-Arcade-NinjaKun,215874117,Verilog,MiSTer-Arcade-NinjaKun,3515,5,2020-06-03 20:44:35+00:00,[],https://api.github.com/licenses/gpl-3.0
37,https://github.com/barryZZJ/Verilog-Exercises.git,2019-10-04 07:54:32+00:00,Digital Logic exercises with BASYS3 board,1,barryZZJ/Verilog-Exercises,212763527,Verilog,Verilog-Exercises,124,5,2023-02-22 18:19:01+00:00,[],https://api.github.com/licenses/gpl-3.0
38,https://github.com/kaihui9791/Cyclone4-Oscilloscope.git,2019-10-11 17:14:58+00:00,A digital oscilloscope based on EP4CE10F17C8 and AD9708/AD9280.,1,kaihui9791/Cyclone4-Oscilloscope,214491501,Verilog,Cyclone4-Oscilloscope,5323,5,2023-09-20 14:43:58+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/MiSTer-devel/Arcade-Druaga_MiSTer.git,2019-10-24 12:13:39+00:00,The Tower of Druaga for MiSTer,12,MiSTer-devel/Arcade-Druaga_MiSTer,217290850,Verilog,Arcade-Druaga_MiSTer,10525,5,2023-10-24 20:03:45+00:00,[],https://api.github.com/licenses/gpl-3.0
40,https://github.com/Antimony5292/CPU-on-FPGA.git,2019-10-14 03:54:31+00:00,开放实验项目,1,Antimony5292/CPU-on-FPGA,214943607,Verilog,CPU-on-FPGA,12,5,2020-07-03 15:00:59+00:00,[],None
41,https://github.com/suoglu/Carry-Save-Multiplier.git,2019-10-17 23:17:55+00:00,Parameterized and 4-bit carry save multiplier design,0,suoglu/Carry-Save-Multiplier,215901856,Verilog,Carry-Save-Multiplier,50,5,2023-12-19 16:06:28+00:00,"['fpga', 'verilog', 'hardware', 'multiplier', 'multipliers']",https://api.github.com/licenses/gpl-3.0
42,https://github.com/MiSTer-devel/Arcade-Pong_MiSTer.git,2019-10-07 16:12:46+00:00,Arcade: Atari Pong (1972) for MiSTer,7,MiSTer-devel/Arcade-Pong_MiSTer,213429379,Verilog,Arcade-Pong_MiSTer,3640,5,2023-07-18 10:43:04+00:00,[],https://api.github.com/licenses/gpl-2.0
43,https://github.com/skiphansen/pano_hello_g1.git,2019-10-25 03:16:08+00:00,"Simple ""Hello World"" base project for Pano Logic G1",0,skiphansen/pano_hello_g1,217441787,Verilog,pano_hello_g1,2328,5,2021-10-10 00:58:21+00:00,"['pano-device', 'xilinx-chip', 'panologic-devices', 'fpga']",https://api.github.com/licenses/gpl-2.0
44,https://github.com/dzuberi/verilog-systolic-array.git,2019-10-05 02:44:00+00:00,Systolic array implementation in RTL for HW acceleration of DNN inference - HWML Spring 2019,1,dzuberi/verilog-systolic-array,212934435,Verilog,verilog-systolic-array,3815,4,2024-03-29 16:18:11+00:00,[],None
45,https://github.com/Hello-Toufu/UART_VLC_Transmission.git,2019-10-15 07:45:28+00:00,UART (9600/115200) to VLC (RS code/Manchester code/8x Sampling Syncronization),5,Hello-Toufu/UART_VLC_Transmission,215238024,Verilog,UART_VLC_Transmission,68463,4,2022-09-01 13:16:27+00:00,[],None
46,https://github.com/Roboy/iceboard.git,2019-09-22 03:20:49+00:00,next level motorboard,5,Roboy/iceboard,210084264,Verilog,iceboard,298490,4,2022-02-10 06:56:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
47,https://github.com/transfer-learning/tl45-softcore.git,2019-10-25 15:28:36+00:00,,0,transfer-learning/tl45-softcore,217563128,Verilog,tl45-softcore,695,4,2020-03-11 16:08:16+00:00,[],None
48,https://github.com/timmy139710/CAD-VLSI-System-Design.git,2019-10-10 03:49:34+00:00,"Computer-Aided VLSI System design, EEE 5022, Spring 2018, National Taiwan University",1,timmy139710/CAD-VLSI-System-Design,214081371,Verilog,CAD-VLSI-System-Design,86838,4,2024-04-01 13:06:54+00:00,[],None
49,https://github.com/piyushkumarhcu/Discrete-Cosine-Transform-FPGA.git,2019-10-04 09:27:43+00:00,Discrete Cosine Transform (DCT) HDL code for FPGA implementation,2,piyushkumarhcu/Discrete-Cosine-Transform-FPGA,212779409,Verilog,Discrete-Cosine-Transform-FPGA,4,4,2024-04-02 07:25:55+00:00,[],None
50,https://github.com/ZhaohengLi/ingenious-mips.git,2019-10-11 10:41:48+00:00,MIPS32处理器 - 清华大学计算机组成原理课程与软件工程课程挑战性联合实验项目,1,ZhaohengLi/ingenious-mips,214410601,Verilog,ingenious-mips,7449,4,2024-01-30 05:45:00+00:00,[],None
51,https://github.com/twweeb/NTHU-LogicDesignLaboratory.git,2019-09-23 05:40:02+00:00,,0,twweeb/NTHU-LogicDesignLaboratory,210272927,Verilog,NTHU-LogicDesignLaboratory,25592,4,2023-08-29 10:00:08+00:00,[],None
52,https://github.com/Clockfix/audio_effects_FPGA.git,2019-10-04 20:29:08+00:00,Audio effect synthesizer on FPGA,3,Clockfix/audio_effects_FPGA,212897440,Verilog,audio_effects_FPGA,940,4,2024-01-13 03:35:58+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/solomspd/RISC-V-CPU.git,2019-10-21 16:30:19+00:00,RISC-V 5-stage pipeline RV32I implementation with forwarding in verilog with drivers to work on xilinx nexus a7 FPGA boards,1,solomspd/RISC-V-CPU,216615048,Verilog,RISC-V-CPU,1210,4,2024-02-25 06:40:20+00:00,"['fpga', 'risc-v', 'rv32i', 'rv32im', 'verilog', 'xilinx-fpga']",https://api.github.com/licenses/gpl-3.0
54,https://github.com/anhtranproj/vlib.git,2019-10-15 22:16:02+00:00,A Verilog library of components commonly used to build more complex RTL designs,1,anhtranproj/vlib,215406378,Verilog,vlib,82,4,2021-05-13 22:31:23+00:00,[],None
55,https://github.com/xuefei-wang/Sound-Generator-Module.git,2019-10-10 16:01:43+00:00,FPGA-based,0,xuefei-wang/Sound-Generator-Module,214226771,Verilog,Sound-Generator-Module,20116,4,2024-01-27 06:18:37+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/MiSTer-devel/Arcade-NinjaKun_MiSTer.git,2019-10-25 11:21:48+00:00,Ninja-Kun for MiSter,8,MiSTer-devel/Arcade-NinjaKun_MiSTer,217518118,Verilog,Arcade-NinjaKun_MiSTer,11639,4,2022-10-10 11:29:57+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/Bh4r4t/32-bit-Divider.git,2019-10-16 21:42:55+00:00,32-bit Divider circuit implemented using Verilog,0,Bh4r4t/32-bit-Divider,215649750,Verilog,32-bit-Divider,9,4,2023-11-03 06:21:23+00:00,"['verilog', '32-bit-divider', 'digital-logic-design']",None
58,https://github.com/grant4001/Sobel_DE10.git,2019-09-25 20:21:02+00:00,,1,grant4001/Sobel_DE10,210933375,Verilog,Sobel_DE10,113657,4,2023-05-19 22:17:22+00:00,[],None
59,https://github.com/nguyentrungduong/ahblite2apb.git,2019-10-03 01:26:54+00:00,AHBLite bus to APB4 bridge,2,nguyentrungduong/ahblite2apb,212475181,Verilog,ahblite2apb,14,4,2023-10-21 08:29:08+00:00,[],None
60,https://github.com/ajackevic/ELEC3875.git,2019-10-26 19:07:53+00:00,Design and implementation of an AES algorithm on an MATLAB & FPGA,0,ajackevic/ELEC3875,217756734,Verilog,ELEC3875,244,4,2024-01-19 10:04:34+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS.git,2019-10-02 16:55:31+00:00,"RISC based 8-bits five stage pipelined processor, operating at 585 MHz clock frequency with 19 I/O pins and 28 instructions having 5 Addressing formats. Tested on Xilinx Artix-7 FPGA.",1,MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS,212394344,Verilog,Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS,5802,3,2022-04-16 21:36:54+00:00,"['verilog', 'vhdl', 'xilinx-fpga', 'xilinx-ise', 'microprocessor', 'opcodes', 'register-bank']",https://api.github.com/licenses/mit
62,https://github.com/Muellegr/FPGA-Max10-SDRAM-Project-1.git,2019-09-25 15:45:50+00:00,FPGA SDRAM ,1,Muellegr/FPGA-Max10-SDRAM-Project-1,210882775,Verilog,FPGA-Max10-SDRAM-Project-1,91,3,2022-05-17 04:30:52+00:00,[],None
63,https://github.com/crusader2000/Verilog-Example-Codes.git,2019-10-01 03:51:57+00:00,This is a list with various combinational and sequential circuits written in Verilog. ,3,crusader2000/Verilog-Example-Codes,212008255,Verilog,Verilog-Example-Codes,38,3,2022-06-23 19:28:21+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/hashirshoaeb/Verilog-Codes.git,2019-10-17 18:18:25+00:00,This repository is to help macOS and linux users who have just started learning verilog.,0,hashirshoaeb/Verilog-Codes,215857983,Verilog,Verilog-Codes,27550,3,2021-09-30 08:26:09+00:00,"['verilog', 'learning-verilog', 'scansion', 'macos', 'linux-users', 'assignment', 'lab-tasks', 'vscode', 'vscode-plugin', 'getting-started']",None
65,https://github.com/piyushkumarhcu/Compressed-Sensing.git,2019-10-02 09:55:38+00:00,"The term Compressed Sensing was conceived by David L. Donoho in 2006. With the leverage of extra information in terms of sparsity, the signal can be reconstructed without performing the usual steps of the Nyquist-Shannon reconstruction algorithm. A wide variety of signals including bio-signals, medical images, and radar signals are sparse in one or more domains.",2,piyushkumarhcu/Compressed-Sensing,212305587,Verilog,Compressed-Sensing,206,3,2022-05-20 07:53:31+00:00,[],None
66,https://github.com/flust/A-game-on-Nexys4.git,2019-10-12 02:23:24+00:00,"A-game-on-Nexys4 with Triaxial accelerator, VGA, Sound sensor, Seven-segment",1,flust/A-game-on-Nexys4,214562769,Verilog,A-game-on-Nexys4,39171,3,2022-11-14 12:17:41+00:00,[],None
67,https://github.com/KlausEusford/Temperature-controller.git,2019-09-25 07:50:37+00:00,FPGA Version,1,KlausEusford/Temperature-controller,210786830,Verilog,Temperature-controller,6149,3,2023-07-14 10:28:16+00:00,[],None
68,https://github.com/M0WUT/Microwave_SDR_PMIC.git,2019-10-06 16:32:41+00:00,Verilog project for Power Management IC,2,M0WUT/Microwave_SDR_PMIC,213203661,Verilog,Microwave_SDR_PMIC,30,3,2023-11-07 08:49:46+00:00,[],None
69,https://github.com/16oh4/FPGA-VLSI.git,2019-10-08 07:54:04+00:00,A collection of designs for FPGA's at RTL level as well as integrated circuits with Cadence Encounter and Virtuoso.,2,16oh4/FPGA-VLSI,213581391,Verilog,FPGA-VLSI,25825,3,2022-06-23 19:56:56+00:00,[],None
70,https://github.com/wsqigo/correlation_signal.git,2019-10-08 08:50:59+00:00,相关信号采集处理传输,2,wsqigo/correlation_signal,213593557,Verilog,correlation_signal,6982,3,2022-09-12 12:48:43+00:00,[],None
71,https://github.com/Ronchy2000/VerilogLearning.git,2019-10-26 16:53:01+00:00,,0,Ronchy2000/VerilogLearning,217740448,Verilog,VerilogLearning,140459,3,2023-03-12 06:38:03+00:00,[],None
72,https://github.com/Cra2yPierr0t/cpu_pipeline.git,2019-09-27 14:40:27+00:00,5段パイプラインのRISC-V CPU,0,Cra2yPierr0t/cpu_pipeline,211339925,Verilog,cpu_pipeline,47,2,2020-08-07 05:25:20+00:00,[],None
73,https://github.com/zwm/sd.git,2019-10-01 12:48:29+00:00,sdio,3,zwm/sd,212094465,Verilog,sd,274,2,2021-10-18 11:34:05+00:00,[],None
74,https://github.com/secworks/snow5.git,2019-09-26 06:59:31+00:00,Hardware implementation of the SNOW-V stream cipher.,1,secworks/snow5,211021798,Verilog,snow5,42,2,2022-01-29 23:25:29+00:00,[],https://api.github.com/licenses/bsd-2-clause
75,https://github.com/danwaisel/PS2Interface_VGAInterface_Verilog.git,2019-09-28 09:28:05+00:00,A Verilog project including PS2 Interface (Keyboard Interface) and VGA Interface. By Dan Waisel and Dan Ram.,0,danwaisel/PS2Interface_VGAInterface_Verilog,211476347,Verilog,PS2Interface_VGAInterface_Verilog,9106,2,2024-02-20 09:42:00+00:00,[],None
76,https://github.com/euvm/simple_spi.git,2019-10-18 14:07:43+00:00,,24,euvm/simple_spi,216038198,Verilog,simple_spi,184,2,2022-03-30 23:15:42+00:00,[],None
77,https://github.com/RomeoMe5/HopfieldFPGA.git,2019-09-25 20:06:40+00:00,Implementation of Hopfield network using Verilog,0,RomeoMe5/HopfieldFPGA,210930943,Verilog,HopfieldFPGA,1318,2,2021-05-16 22:27:47+00:00,"['uart', 'de1-soc', 'verilog', 'icarus-verilog', 'hopfield-network', 'fpga', 'miem', 'hse', 'tearsic', 'neural-network', 'python']",None
78,https://github.com/Eicar/Arcade-Pong_MiSTer.git,2019-10-05 10:33:58+00:00,Arcade: Atari Pong (1972) for MiSTer,0,Eicar/Arcade-Pong_MiSTer,212981921,Verilog,Arcade-Pong_MiSTer,773,2,2020-01-18 03:42:13+00:00,[],https://api.github.com/licenses/gpl-2.0
79,https://github.com/GabrielElkadiki/intro-to-Vivado-workshop.git,2019-09-28 08:52:42+00:00,"IEEE Carleton Intro to Vivado workshop: In this workshop, you will be designing a basic Verilog circuit for the Nexys-A7-100t. The design will make use of clock dividers, multiplexers, bit-shifting and basic logic. The workshop also emphasizes the importance of proper version control and how to achieve it with Vivado.",1,GabrielElkadiki/intro-to-Vivado-workshop,211471959,Verilog,intro-to-Vivado-workshop,45,2,2024-03-04 14:12:51+00:00,"['fpga', 'verilog', 'workshop', 'ieee']",https://api.github.com/licenses/gpl-3.0
80,https://github.com/thata/mhrd.git,2019-10-20 01:25:51+00:00,My MHRD solutions port to Verilog,1,thata/mhrd,216291595,Verilog,mhrd,21,2,2023-06-26 00:09:33+00:00,[],None
81,https://github.com/zsipos/rocket2-litex-verilog.git,2019-10-21 12:16:18+00:00,Precompiled verilog sources of rocket-chip for litex,0,zsipos/rocket2-litex-verilog,216560131,Verilog,rocket2-litex-verilog,72534,2,2022-01-29 07:23:32+00:00,[],None
82,https://github.com/buttercutter/fifo.git,2019-09-24 08:59:53+00:00,A simple synchronous FIFO,0,buttercutter/fifo,210558049,Verilog,fifo,5,2,2021-05-13 21:33:13+00:00,[],None
83,https://github.com/changqiao317/FPGA-Bicubic-interpolation.git,2019-10-10 12:25:02+00:00,use Verilog HDL implemente bicubic interpolation in FPGA,5,changqiao317/FPGA-Bicubic-interpolation,214176324,,FPGA-Bicubic-interpolation,2189,2,2022-09-06 13:31:22+00:00,[],https://api.github.com/licenses/gpl-3.0
84,https://github.com/Akeino/Convolution_systolic_array-.git,2019-10-25 00:17:01+00:00,,1,Akeino/Convolution_systolic_array-,217417370,Verilog,Convolution_systolic_array-,16,2,2021-05-14 10:08:13+00:00,[],None
85,https://github.com/lb1244206405/ZYNQ0_FPGA_422_HDLC.git,2019-10-10 08:40:03+00:00,"include hdlc (miao), 422 grapher, ",0,lb1244206405/ZYNQ0_FPGA_422_HDLC,214130980,Verilog,ZYNQ0_FPGA_422_HDLC,98,2,2024-01-07 10:50:24+00:00,[],None
86,https://github.com/watmes/azhar-soc.git,2019-10-21 20:00:11+00:00,,4,watmes/azhar-soc,216654561,Verilog,azhar-soc,75,2,2022-05-21 13:52:56+00:00,[],https://api.github.com/licenses/gpl-3.0
87,https://github.com/briansune/Spartan_3_sdram_ftf_driver.git,2019-09-23 16:33:03+00:00,,1,briansune/Spartan_3_sdram_ftf_driver,210403374,Verilog,Spartan_3_sdram_ftf_driver,16138,2,2023-07-25 14:29:14+00:00,"['fpga', 'tft', 'sdram', 'uart']",https://api.github.com/licenses/gpl-2.0
88,https://github.com/MiSTer-devel/Arcade-Gaplus_MiSTer.git,2019-10-26 02:01:06+00:00,Gaplus for MiSTer,7,MiSTer-devel/Arcade-Gaplus_MiSTer,217642438,Verilog,Arcade-Gaplus_MiSTer,5435,2,2023-03-15 03:24:46+00:00,[],https://api.github.com/licenses/gpl-3.0
89,https://github.com/naqashnvd/Verilog.git,2019-10-13 22:22:24+00:00,Verilog HDL labs implemented on Altera DE1 board,0,naqashnvd/Verilog,214902632,Verilog,Verilog,789,2,2023-12-21 00:52:19+00:00,[],None
90,https://github.com/JamesLiao714/DLD-verilog.git,2019-10-06 06:48:46+00:00,,0,JamesLiao714/DLD-verilog,213121497,Verilog,DLD-verilog,11035,2,2022-02-23 13:31:52+00:00,[],None
91,https://github.com/porchio/Nintendo-ALU.git,2019-09-23 18:37:25+00:00,Popeye ALU in Verilog,0,porchio/Nintendo-ALU,210426548,Verilog,Nintendo-ALU,12,2,2019-11-16 00:33:21+00:00,[],https://api.github.com/licenses/gpl-3.0
92,https://github.com/raunaks42/ParallelPrefixAdder.git,2019-09-24 20:12:55+00:00,Alternate implementation of Brent-Kung Adder,1,raunaks42/ParallelPrefixAdder,210689382,Verilog,ParallelPrefixAdder,256,2,2021-07-17 08:01:37+00:00,[],None
93,https://github.com/dajoariando/UltraSound_HDLv1_2019_Quartus.git,2019-09-30 00:59:36+00:00,UltraSound controller for PCB v2 by George E,0,dajoariando/UltraSound_HDLv1_2019_Quartus,211748033,Verilog,UltraSound_HDLv1_2019_Quartus,10217,2,2022-06-16 06:20:14+00:00,[],None
94,https://github.com/Kitsunetic/Verilog-Fast-Image-Scaling.git,2019-10-27 02:38:47+00:00,2020 semi-conductor programming class. Fast Image Scaling using Verilog HDL,1,Kitsunetic/Verilog-Fast-Image-Scaling,217795952,Verilog,Verilog-Fast-Image-Scaling,976,2,2023-03-30 11:03:42+00:00,[],None
95,https://github.com/michaelboyadjian/ECE253-Labs.git,2019-10-10 18:55:48+00:00,Verilog and ARM Assembly labs for second year Digital and Computer Systems (ECE253) course at the University of Toronto,2,michaelboyadjian/ECE253-Labs,214261988,Verilog,ECE253-Labs,605,2,2023-10-07 01:36:51+00:00,[],None
96,https://github.com/nyLiao/Whac-A-Mole-FPGA.git,2019-09-25 02:18:43+00:00,A project by Verilog HDL to play the whac-a-mole game on BASYS 2 FPGA board.,0,nyLiao/Whac-A-Mole-FPGA,210737016,Verilog,Whac-A-Mole-FPGA,328,2,2023-06-16 13:54:05+00:00,"['fpga', 'verilog-hdl', 'whack-a-mole', 'game']",https://api.github.com/licenses/mit
97,https://github.com/maoa3/wujian100_open.git,2019-10-23 08:48:56+00:00,,0,maoa3/wujian100_open,217011098,Verilog,wujian100_open,1184,2,2020-05-01 07:08:26+00:00,[],https://api.github.com/licenses/mit
98,https://github.com/moisutsu-playground/csjikken2-2.git,2019-10-24 05:39:58+00:00,,1,moisutsu-playground/csjikken2-2,217219726,Verilog,csjikken2-2,144480,2,2020-11-19 05:53:50+00:00,[],None
99,https://github.com/drivertrain/ALUNeedIsLove.git,2019-09-22 18:24:09+00:00,Repo for the vhdl group project,0,drivertrain/ALUNeedIsLove,210194440,Verilog,ALUNeedIsLove,26634,2,2021-05-11 23:23:27+00:00,[],None
100,https://github.com/akaFunk/UpduinoVerilogExamples.git,2019-10-14 11:21:32+00:00,Verilog examples for Upduino or ice40 devices using icestorm,0,akaFunk/UpduinoVerilogExamples,215024583,Verilog,UpduinoVerilogExamples,23,2,2024-01-05 15:32:43+00:00,[],https://api.github.com/licenses/lgpl-3.0
101,https://github.com/makersmelx/VE370.git,2019-10-01 09:06:49+00:00,,2,makersmelx/VE370,212054043,Verilog,VE370,65606,2,2021-12-19 09:14:06+00:00,[],None
102,https://github.com/tuliopereirab/pamPy.git,2019-10-06 15:15:16+00:00,"Development of a processor, in Verilog, able to executes Python algorithm.",0,tuliopereirab/pamPy,213190983,Verilog,pamPy,70,2,2021-05-17 21:31:56+00:00,[],None
103,https://github.com/zzemu-cn/H-01B_FPGA.git,2019-10-05 05:09:28+00:00,H-01B NF-500A Chinese Computer FPGA 学习机,0,zzemu-cn/H-01B_FPGA,212947157,Verilog,H-01B_FPGA,3935,2,2023-03-21 18:15:55+00:00,[],https://api.github.com/licenses/gpl-3.0
104,https://github.com/raman-chumber/Timing-Analysis-Projects-using-Verilog-and-Perl.git,2019-09-27 02:49:16+00:00,"Designed various circuits using Verilog, generated automated Testbench for verification. Generated test vectors on the fly using Perl. Added Design Constraints and synthesized the design using VCS, Design Vision.",1,raman-chumber/Timing-Analysis-Projects-using-Verilog-and-Perl,211222964,Verilog,Timing-Analysis-Projects-using-Verilog-and-Perl,458,2,2020-11-10 03:04:47+00:00,[],None
105,https://github.com/messiah-dvd/ACF-AXI-DUMMY.git,2019-09-24 18:22:22+00:00,A hardware implementation of an autocorrelation function that conforms to the AXI protocol,0,messiah-dvd/ACF-AXI-DUMMY,210670245,Verilog,ACF-AXI-DUMMY,98,2,2024-03-25 06:55:14+00:00,[],None
106,https://github.com/VinceNguyen35/Simple_Computer.git,2019-09-24 05:25:15+00:00,A 16 bit RISC processor that executes instructions. Comprised primarily of a CPU that can read and write to memory. Designed to be programmed onto the Nexys 4 FPGA. Written together with Matthew Buchholz.,0,VinceNguyen35/Simple_Computer,210518529,Verilog,Simple_Computer,41,1,2023-11-06 10:14:43+00:00,[],None
107,https://github.com/PapaArt/TP-ISL.git,2019-09-26 19:57:03+00:00,"Parte da descrição, simulação e, posteriormente, da sintese do TP de ISL em Verilog(.v)",0,PapaArt/TP-ISL,211171017,Verilog,TP-ISL,10,1,2020-10-23 11:46:57+00:00,[],None
108,https://github.com/MitchellX/CPU-implement.git,2019-09-25 09:08:44+00:00,单周期CPU的Verilog实现,0,MitchellX/CPU-implement,210802426,Verilog,CPU-implement,207,1,2022-04-17 06:07:16+00:00,[],None
109,https://github.com/yoshiyasu1111/Zynq-VerificationIP.git,2019-10-06 04:10:54+00:00,,0,yoshiyasu1111/Zynq-VerificationIP,213107198,Verilog,Zynq-VerificationIP,36,1,2022-03-02 01:43:22+00:00,[],None
110,https://github.com/mattqinduke/zq_tlz_reci.git,2019-10-09 19:21:20+00:00,,0,mattqinduke/zq_tlz_reci,214004604,Verilog,zq_tlz_reci,11851,1,2020-10-21 11:02:08+00:00,[],None
111,https://github.com/stanary/scrambler-descrambler.git,2019-10-13 14:10:35+00:00,hardware design descrambler,0,stanary/scrambler-descrambler,214831814,Verilog,scrambler-descrambler,4,1,2022-06-10 10:38:58+00:00,[],None
112,https://github.com/wwwayneee/Architecture.git,2019-10-14 11:12:09+00:00,,0,wwwayneee/Architecture,215022739,Verilog,Architecture,75,1,2023-03-07 04:46:56+00:00,[],None
113,https://github.com/dajoariando/UltraSound_HDLv1_2018_Quartus.git,2019-09-30 00:56:26+00:00,UltraSound board controller v1 made by Alex R,0,dajoariando/UltraSound_HDLv1_2018_Quartus,211747665,Verilog,UltraSound_HDLv1_2018_Quartus,6519,1,2022-06-16 06:19:15+00:00,[],None
114,https://github.com/steve861230/LEDDC.git,2019-10-13 20:13:14+00:00,,0,steve861230/LEDDC,214887063,Verilog,LEDDC,1618,1,2019-11-04 14:25:21+00:00,[],None
115,https://github.com/x0pr4nt3s/arqui_datapath_con_pipeline.git,2019-10-26 00:58:04+00:00,,0,x0pr4nt3s/arqui_datapath_con_pipeline,217636973,Verilog,arqui_datapath_con_pipeline,843,1,2020-12-03 03:37:01+00:00,[],None
116,https://github.com/michalrzyp/DCT_FPGA.git,2019-10-21 18:00:55+00:00,,0,michalrzyp/DCT_FPGA,216632391,Verilog,DCT_FPGA,6,1,2023-05-25 05:09:58+00:00,[],None
117,https://github.com/aman-goel/tacas20ae.git,2019-10-21 16:44:47+00:00,Artifact for the paper under submission - AVR: Abstractly Verifying Reachability,0,aman-goel/tacas20ae,216617737,Verilog,tacas20ae,55154,1,2021-03-10 16:10:50+00:00,[],
118,https://github.com/donggua127/pl003_c1.git,2019-10-21 03:27:18+00:00,ddc & duc,0,donggua127/pl003_c1,216469935,Verilog,pl003_c1,6095,1,2023-08-06 02:45:49+00:00,[],None
119,https://github.com/siddhantsin/VerilogHDL-DoorlockSystem-.git,2019-10-18 18:14:23+00:00,CSCB58 Final Project,0,siddhantsin/VerilogHDL-DoorlockSystem-,216082580,Verilog,VerilogHDL-DoorlockSystem-,3,1,2019-10-19 01:12:31+00:00,[],None
120,https://github.com/apparentlymart/riscovite.git,2019-10-19 23:51:21+00:00,[Perma-WIP] Homebrew computer,0,apparentlymart/riscovite,216284422,Verilog,riscovite,42,1,2023-06-01 21:21:16+00:00,[],None
121,https://github.com/Elia1996/ISA.git,2019-10-09 19:41:39+00:00,ISA Integrated System Architecture Laboratories,0,Elia1996/ISA,214008441,Verilog,ISA,92138,1,2023-11-17 19:01:43+00:00,[],None
122,https://github.com/SanthoshMannas/Bloom_Filter.git,2019-10-26 12:21:46+00:00,,0,SanthoshMannas/Bloom_Filter,217704770,Verilog,Bloom_Filter,13,1,2023-07-31 15:19:05+00:00,[],None
123,https://github.com/Gabr1e1/RISCV-CPU.git,2019-10-24 13:44:54+00:00,,0,Gabr1e1/RISCV-CPU,217309665,Verilog,RISCV-CPU,325626,1,2020-11-30 11:45:50+00:00,[],None
124,https://github.com/dajoariando/NMR_PCBv2_HDLv1_2018_Quartus.git,2019-09-27 22:54:22+00:00,"NMR Board version 2, Quartus project folder",0,dajoariando/NMR_PCBv2_HDLv1_2018_Quartus,211413343,Verilog,NMR_PCBv2_HDLv1_2018_Quartus,16765,1,2022-06-16 06:20:20+00:00,[],None
125,https://github.com/steve861230/ICC2011.git,2019-10-13 20:04:31+00:00,,0,steve861230/ICC2011,214885826,Verilog,ICC2011,189,1,2019-11-04 14:25:53+00:00,[],None
126,https://github.com/MatCauthon/FPGA-based-game-.git,2019-10-18 22:42:28+00:00,"Code is all on FPGA, you need a monitor(VGA) and a keyboard to play the game ",0,MatCauthon/FPGA-based-game-,216117336,Verilog,FPGA-based-game-,22,1,2024-01-17 07:07:29+00:00,[],None
127,https://github.com/shuanglengyunji/Self-Balancing-Car-On-DE10-Hardware.git,2019-10-10 02:37:14+00:00,The HDL design of a Self-Balancing-Car on DE10-Nano Board,0,shuanglengyunji/Self-Balancing-Car-On-DE10-Hardware,214069713,Verilog,Self-Balancing-Car-On-DE10-Hardware,52120,1,2020-03-31 08:48:24+00:00,[],None
128,https://github.com/EnriqueJavierG/ARM_Microproccesor.git,2019-10-19 00:47:13+00:00,Project for Computer Architecture Class,0,EnriqueJavierG/ARM_Microproccesor,216128974,Verilog,ARM_Microproccesor,119,1,2022-10-25 05:59:03+00:00,[],None
129,https://github.com/bnjmnzh/CSC258-Labs.git,2019-10-03 05:51:33+00:00,Lab reports,0,bnjmnzh/CSC258-Labs,212506132,Verilog,CSC258-Labs,5395,1,2023-02-13 21:51:55+00:00,[],None
130,https://github.com/ineganov/parse_verilog.git,2019-10-03 23:13:40+00:00,,0,ineganov/parse_verilog,212698318,Verilog,parse_verilog,18,1,2022-03-15 23:15:40+00:00,[],None
131,https://github.com/steve861230/ICC2014.git,2019-10-13 19:48:42+00:00,,0,steve861230/ICC2014,214883545,Verilog,ICC2014,745,1,2019-11-04 14:26:30+00:00,[],None
132,https://github.com/paulr92/OV7642_verification_model.git,2019-10-15 00:21:29+00:00,"The project contains a camera model for 0V7670 which sends data in YUV 422 640x480 @15fps. Testbench is using  a picture formatted as .hex as data input, The output of the camera model is wired up to a im_write stub which then writes the image back to output.bmp for verification purposes. A matlab script parses a input.bmp file which then generates a input.hex file.  Based on the code from https://www.fpga4student.com/2018/08/how-to-read-image-in-vhdl.html",0,paulr92/OV7642_verification_model,215169275,Verilog,OV7642_verification_model,952,1,2022-04-26 21:53:07+00:00,[],None
133,https://github.com/vt-ece4530-f19/example-nios-crc.git,2019-10-24 13:04:58+00:00,,0,vt-ece4530-f19/example-nios-crc,217301098,Verilog,example-nios-crc,1053,1,2020-10-30 12:07:50+00:00,[],None
134,https://github.com/dominic-meads/Verilog.git,2019-10-11 21:36:13+00:00,assortment of verilog. if you haven't used EDAplayground you need to check it out! https://www.edaplayground.com/,0,dominic-meads/Verilog,214532412,Verilog,Verilog,118,1,2021-06-06 22:51:31+00:00,[],None
135,https://github.com/mshah0722/Verilog-Projects.git,2019-09-25 01:52:46+00:00,Verilog code developed for ECE 241: Digital Systems Course,0,mshah0722/Verilog-Projects,210733111,Verilog,Verilog-Projects,113,1,2023-11-29 03:25:09+00:00,[],None
136,https://github.com/xm0rtis/FPGA-bitcoin-miner.git,2019-10-22 18:34:48+00:00,FPGA Based bitcoin Miner,1,xm0rtis/FPGA-bitcoin-miner,216884059,Verilog,FPGA-bitcoin-miner,12,1,2019-12-24 15:04:44+00:00,[],None
137,https://github.com/zhang007z/Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier.git,2019-09-26 06:18:50+00:00,,0,zhang007z/Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier,211014409,,Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier,1094,1,2023-10-03 00:41:32+00:00,[],None
138,https://github.com/Charlotte2000s/FPGA_Works-Verilog-.git,2019-10-07 08:03:06+00:00,FPGA实验(verilog实现）,0,Charlotte2000s/FPGA_Works-Verilog-,213326495,Verilog,FPGA_Works-Verilog-,41,1,2020-07-31 04:11:07+00:00,[],None
139,https://github.com/matheuscandido/MIPSVerilog.git,2019-10-16 20:19:17+00:00,Basic implementation of a MIPS microprocessor on Verilog and Intel Max 10 FPGA family.,1,matheuscandido/MIPSVerilog,215636989,Verilog,MIPSVerilog,750,1,2021-03-18 06:29:39+00:00,[],None
140,https://github.com/EECS150/project_skeleton_fa19.git,2019-10-17 20:44:21+00:00,EECS 151/251A FPGA Project Skeleton for Fall 2019,4,EECS150/project_skeleton_fa19,215882448,Verilog,project_skeleton_fa19,7263,1,2023-06-11 15:27:45+00:00,[],None
141,https://github.com/haotingC/Digital-Circuit-Labs.git,2019-10-08 09:22:53+00:00,,0,haotingC/Digital-Circuit-Labs,213600215,Verilog,Digital-Circuit-Labs,2582,1,2020-11-23 15:08:18+00:00,[],None
142,https://github.com/bearbattle/Verilog.git,2019-10-10 02:50:34+00:00,,0,bearbattle/Verilog,214071975,Verilog,Verilog,314,1,2021-09-01 09:01:54+00:00,[],None
143,https://github.com/agorararmard/RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier.git,2019-09-30 10:16:50+00:00,"This is an implementation of some adders: Ripple Carry Adder, Carry Select Adder, and Carry Lookahead Adder. And nxm dynamic parallel multipliers: Signed, and Unsigned using Verilog ",1,agorararmard/RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier,211833109,Verilog,RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier,32,1,2021-11-06 17:31:05+00:00,[],None
144,https://github.com/AJ-RR/Direct-Mapped-Cache.git,2019-10-19 13:07:16+00:00,Direct Mapped Cache in Verilog,0,AJ-RR/Direct-Mapped-Cache,216207937,Verilog,Direct-Mapped-Cache,778,1,2021-06-08 07:35:24+00:00,[],None
145,https://github.com/steve861230/ICC2017.git,2019-10-13 19:35:46+00:00,,0,steve861230/ICC2017,214881654,Verilog,ICC2017,1155,1,2019-11-04 14:26:13+00:00,[],None
146,https://github.com/muralisvishnu/BionicLeg.git,2019-10-06 16:46:54+00:00,,0,muralisvishnu/BionicLeg,213205904,Verilog,BionicLeg,52187,1,2020-05-05 21:29:32+00:00,[],None
147,https://github.com/timothypholmes/photon-counter.git,2019-10-11 15:24:05+00:00,Latteice icestick counts photons delivers results to raspberry pi throught SPI.,0,timothypholmes/photon-counter,214469748,Verilog,photon-counter,15,1,2023-08-31 14:50:29+00:00,[],None
148,https://github.com/soltanloo/ComputerArchitectureLab.git,2019-10-16 09:42:06+00:00,Implementation of a simple pipelined ARM processor. Part of Fall 2019 Computer Architecture Lab course at the University of Tehran.,1,soltanloo/ComputerArchitectureLab,215511899,Verilog,ComputerArchitectureLab,20201,1,2022-07-28 14:16:54+00:00,"['arm', 'verilog', 'cpu', 'pipelinedprocessor-arm']",None
149,https://github.com/jackwma/Digital-Design.git,2019-10-18 00:28:56+00:00,,0,jackwma/Digital-Design,215909484,Verilog,Digital-Design,33940,1,2019-10-18 01:10:33+00:00,[],None
150,https://github.com/VincentSastra/cpen211.git,2019-10-24 23:31:42+00:00,For all the labs in cpen211,0,VincentSastra/cpen211,217412940,Verilog,cpen211,3288,1,2020-08-29 20:54:22+00:00,[],None
151,https://github.com/koko-maung/BrentKungAdder.git,2019-09-22 03:23:00+00:00,Brent Kung Adder module and testbench.,0,koko-maung/BrentKungAdder,210084456,Verilog,BrentKungAdder,250,1,2021-11-06 13:24:38+00:00,[],None
152,https://github.com/agorararmard/SAR-ADC-Controller.git,2019-09-30 10:08:25+00:00,This is a SAR ADC Controller verilog implementation,3,agorararmard/SAR-ADC-Controller,211831489,Verilog,SAR-ADC-Controller,20,1,2023-12-18 14:50:29+00:00,[],None
153,https://github.com/programmingisart/verilog_fpga_vga.git,2019-09-25 06:48:23+00:00,"a simple vga output test in verilog for cyclone iv fpgpa , 640*480",0,programmingisart/verilog_fpga_vga,210775106,Verilog,verilog_fpga_vga,4,1,2023-12-28 13:40:08+00:00,[],None
154,https://github.com/porchio/Taito-MB112S146.git,2019-09-22 09:03:26+00:00,MB112S146 custom chip in verilog,0,porchio/Taito-MB112S146,210118624,Verilog,Taito-MB112S146,15,1,2020-02-03 15:15:07+00:00,[],https://api.github.com/licenses/gpl-3.0
155,https://github.com/mfkiwl/Ace21064.git,2019-09-25 13:28:40+00:00,RISCV Superscalar Microprocessor Implemention,1,mfkiwl/Ace21064,210852230,,Ace21064,9219,1,2023-02-13 15:44:26+00:00,[],None
156,https://github.com/leafvmaple/machine_cpu.git,2019-09-23 02:42:31+00:00,,0,leafvmaple/machine_cpu,210250459,Verilog,machine_cpu,67,1,2020-06-01 22:32:55+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/dev625/Verilog.git,2019-09-30 05:58:24+00:00,Verilog Codes ,0,dev625/Verilog,211785886,Verilog,Verilog,39,1,2022-03-18 23:35:03+00:00,[],None
158,https://github.com/nivethsaran/iVerilog-Codes.git,2019-10-02 14:10:52+00:00,,0,nivethsaran/iVerilog-Codes,212358341,Verilog,iVerilog-Codes,52,1,2021-03-01 04:22:43+00:00,[],None
159,https://github.com/root430/closet.git,2019-10-10 07:23:36+00:00,,0,root430/closet,214114962,Verilog,closet,487,1,2019-10-25 06:44:12+00:00,[],None
160,https://github.com/Neuromod/Delta-Sigma_Triangle.git,2019-10-16 03:35:45+00:00,Delta-Sigma triangle waveform generator,0,Neuromod/Delta-Sigma_Triangle,215449786,Verilog,Delta-Sigma_Triangle,305,1,2020-12-13 01:53:43+00:00,[],None
161,https://github.com/vishnu-pk/Hardware-design-verilog.git,2019-10-25 04:47:50+00:00,Hardware design course based on Intel Labs FPGA,0,vishnu-pk/Hardware-design-verilog,217453035,Verilog,Hardware-design-verilog,70472,1,2019-10-25 06:02:20+00:00,[],None
162,https://github.com/Reikaze/ReplayBuffer.git,2019-10-23 17:49:58+00:00,Transmission Layer Replay Buffer written in Verilog,5,Reikaze/ReplayBuffer,217119253,Verilog,ReplayBuffer,1331,1,2022-02-20 18:23:57+00:00,[],None
163,https://github.com/dzuberi/GeneSys-PE-RTL.git,2019-10-05 02:53:04+00:00,RTL implementation of EvE PE in Genesys Paper,0,dzuberi/GeneSys-PE-RTL,212935248,Verilog,GeneSys-PE-RTL,622,1,2022-04-17 22:02:03+00:00,[],None
164,https://github.com/zhangben0408/robot-kinematics-fpga.git,2019-10-22 01:34:38+00:00,my backups of robot kinematics using zynq,0,zhangben0408/robot-kinematics-fpga,216698522,Verilog,robot-kinematics-fpga,8,1,2019-10-22 01:43:09+00:00,[],None
165,https://github.com/Arcadia-1/Communication_Experiment.git,2019-10-25 12:45:35+00:00,The course “Communication theory experiment”.,0,Arcadia-1/Communication_Experiment,217531889,Verilog,Communication_Experiment,352,1,2019-12-26 10:49:03+00:00,[],None
166,https://github.com/mazraeli/Tiny-Encryption-Algorithm.git,2019-10-20 06:36:06+00:00,Implementing encryption module based on TEA,0,mazraeli/Tiny-Encryption-Algorithm,216318536,Verilog,Tiny-Encryption-Algorithm,1,1,2021-06-30 20:35:10+00:00,[],None
167,https://github.com/teddygithub/assembler_vs.git,2019-10-10 10:44:29+00:00,,0,teddygithub/assembler_vs,214156512,Verilog,assembler_vs,41401,1,2020-04-27 14:35:26+00:00,[],None
168,https://github.com/canertol/cpu_designs.git,2019-09-30 00:22:47+00:00,,0,canertol/cpu_designs,211744094,Verilog,cpu_designs,57,1,2019-10-19 16:31:58+00:00,[],None
169,https://github.com/johnadams7/Team-26-Assignment-2.git,2019-10-02 23:58:15+00:00,,0,johnadams7/Team-26-Assignment-2,212464479,Verilog,Team-26-Assignment-2,37,1,2019-10-13 03:33:10+00:00,[],None
170,https://github.com/AQJED/Parking-lot-occupancy.git,2019-10-03 15:57:00+00:00,This verilog code is going to construct a circuit that counts the number of cars in a parking structure using FSM methodology. The circuit can detect if the car is entering the parking structure or leaving then the counter should count up or down accordingly.,0,AQJED/Parking-lot-occupancy,212619919,Verilog,Parking-lot-occupancy,7,1,2023-11-08 16:36:05+00:00,[],None
171,https://github.com/nielscol/pllverilog.git,2019-10-08 15:33:41+00:00,,0,nielscol/pllverilog,213683332,Verilog,pllverilog,4,1,2020-12-03 05:54:53+00:00,[],None
172,https://github.com/jashley2017/CPE480Proj4.git,2019-10-27 18:40:00+00:00,Project 4 for CPE480 Single Cycle Pipeline for AXA,1,jashley2017/CPE480Proj4,217899414,Verilog,CPE480Proj4,34,1,2022-07-11 18:04:56+00:00,[],None
173,https://github.com/Storm-Rage0/31-MIPS-CPU.git,2019-09-28 07:28:18+00:00,Verilog的开发的MIPS架构31条单周期CPU,0,Storm-Rage0/31-MIPS-CPU,211461928,Verilog,31-MIPS-CPU,16,1,2023-09-08 02:57:24+00:00,[],None
174,https://github.com/MatCauthon/Motion-Estimation.git,2019-10-18 22:57:32+00:00,FPGA-based motion estimation for HEVC,3,MatCauthon/Motion-Estimation,216118705,Verilog,Motion-Estimation,20,1,2021-10-26 10:14:06+00:00,[],None
175,https://github.com/bwerth/udp_project.git,2019-10-26 07:03:52+00:00,,0,bwerth/udp_project,217669723,Verilog,udp_project,747,1,2020-07-10 09:14:33+00:00,[],None
176,https://github.com/jchen123556/CPU.git,2019-10-14 00:32:08+00:00,,0,jchen123556/CPU,214915198,Verilog,CPU,213,1,2019-12-06 04:44:01+00:00,[],None
177,https://github.com/steve861230/ICC2006.git,2019-10-13 20:02:35+00:00,,0,steve861230/ICC2006,214885582,Verilog,ICC2006,86,1,2019-11-04 14:25:58+00:00,[],None
178,https://github.com/oolegoon/crossbar.git,2019-10-02 09:16:47+00:00,crossbar for 2 masters and 2 slaves based on FSM,0,oolegoon/crossbar,212298911,Verilog,crossbar,51,1,2023-08-29 15:41:38+00:00,[],None
179,https://github.com/steve861230/ICC2012.git,2019-10-13 19:44:08+00:00,,0,steve861230/ICC2012,214882879,Verilog,ICC2012,344,1,2019-11-04 14:26:19+00:00,[],None
180,https://github.com/murtlatif/UofT-ECE253-Digital-and-Computer-Systems.git,2019-10-15 02:05:23+00:00,Fall 2018 Labs from ECE253 - Digital and Computer Systems,0,murtlatif/UofT-ECE253-Digital-and-Computer-Systems,215184170,Verilog,UofT-ECE253-Digital-and-Computer-Systems,8,1,2020-08-22 06:42:49+00:00,[],None
181,https://github.com/SoerenSofke/DiamondDust.git,2019-10-19 07:16:21+00:00,,1,SoerenSofke/DiamondDust,216165374,Verilog,DiamondDust,1330,1,2021-05-09 17:43:28+00:00,[],None
182,https://github.com/sarveshvhawal007/32-bit-rightshift-multiplier.git,2019-10-18 11:31:09+00:00,,0,sarveshvhawal007/32-bit-rightshift-multiplier,216009480,Verilog,32-bit-rightshift-multiplier,4,1,2019-10-20 04:48:28+00:00,[],None
183,https://github.com/jiskra/ADI_hdl.git,2019-10-25 15:07:01+00:00,a copy of ADI_hdl,0,jiskra/ADI_hdl,217559036,Verilog,ADI_hdl,13603,1,2020-05-30 07:13:54+00:00,[],
184,https://github.com/steve861230/ICC2015.git,2019-10-13 19:58:01+00:00,,0,steve861230/ICC2015,214884948,Verilog,ICC2015,647,1,2019-11-04 14:26:25+00:00,[],None
185,https://github.com/johnlui97/imageDecompressionMachine.git,2019-10-22 03:01:34+00:00,3DQ5 - Digital Image Decompression Machine using Altera Cyclone II FPGA.,0,johnlui97/imageDecompressionMachine,216711387,Verilog,imageDecompressionMachine,167,1,2022-11-21 20:15:58+00:00,[],None
186,https://github.com/Daniel-Mock/ASIC_Design.git,2019-10-24 23:49:32+00:00,GitHub repository for ASIC design projects,0,Daniel-Mock/ASIC_Design,217414640,Verilog,ASIC_Design,3576,1,2023-09-07 14:22:47+00:00,[],None
187,https://github.com/jamohile/ece253.git,2019-09-26 17:39:11+00:00,Coursework for ECE253: Digital and Computer Systems.,1,jamohile/ece253,211147073,Verilog,ece253,7,1,2023-07-27 07:48:06+00:00,[],None
188,https://github.com/SorianoJuan/MIPS.git,2019-09-25 21:48:06+00:00,32-bit MIPS processor implementation,1,SorianoJuan/MIPS,210946536,Verilog,MIPS,4441,1,2022-07-23 09:35:50+00:00,"['mips', 'mips-assembler', 'verilog-hdl', 'microblaze']",https://api.github.com/licenses/gpl-3.0
189,https://github.com/anhtienng/ComputerArchitecture-LAB.git,2019-09-30 13:01:58+00:00,My work with Assembly Language  ,0,anhtienng/ComputerArchitecture-LAB,211860933,Verilog,ComputerArchitecture-LAB,516,1,2019-09-30 13:37:48+00:00,[],None
190,https://github.com/sarveshvhawal007/32-bit-wallace-tree.git,2019-10-18 11:28:40+00:00,,0,sarveshvhawal007/32-bit-wallace-tree,216009080,Verilog,32-bit-wallace-tree,6,1,2019-11-13 19:25:33+00:00,[],None
191,https://github.com/Storm-Rage0/54-MIPS-CPU.git,2019-09-28 06:34:27+00:00,Verilog开发的MIPS架构54条单周期CPU,0,Storm-Rage0/54-MIPS-CPU,211455783,Verilog,54-MIPS-CPU,39,1,2021-04-08 13:34:29+00:00,[],None
192,https://github.com/luan1221/ProjetoHardware.git,2019-09-23 11:26:44+00:00,Repositório para o projeto da disciplina IF674 - Infra-Estrutura de Hardware,0,luan1221/ProjetoHardware,210337657,Verilog,ProjetoHardware,9093,1,2019-11-16 21:03:20+00:00,[],None
193,https://github.com/TheSonders/XERA4.git,2019-09-24 16:47:26+00:00,"Only some tests, nothing interesting.",0,TheSonders/XERA4,210652567,Verilog,XERA4,65,1,2022-03-31 19:40:49+00:00,[],None
194,https://github.com/singh-rbir/EECS2021--Computer-Oraganization-.git,2019-09-25 00:21:20+00:00,Logic and Machine Language Programming course. ,3,singh-rbir/EECS2021--Computer-Oraganization-,210720737,Verilog,EECS2021--Computer-Oraganization-,15064,1,2023-10-31 17:02:36+00:00,[],None
195,https://github.com/debjyoti0891/QuantumSqRoot.git,2019-09-27 14:58:08+00:00,The repository presents the quantum circuits for realization of square root and inverse square root functions.,1,debjyoti0891/QuantumSqRoot,211343379,Verilog,QuantumSqRoot,18,1,2023-02-23 15:03:30+00:00,"['quantum', 'quantumcomputing', 'arithmetic-computation', 'square-root', 'library']",None
196,https://github.com/maos520/WX306_npu.git,2019-10-24 12:03:02+00:00,,0,maos520/WX306_npu,217288846,Verilog,WX306_npu,31,1,2022-07-06 09:59:39+00:00,[],None
197,https://github.com/JaiTorres13/Arquitecture_ARM.git,2019-10-20 01:14:54+00:00,,0,JaiTorres13/Arquitecture_ARM,216290702,,Arquitecture_ARM,0,1,2019-12-08 14:14:01+00:00,[],None
198,https://github.com/misadrik/RTL_EXERCISE.git,2019-10-09 00:33:04+00:00,,0,misadrik/RTL_EXERCISE,213784135,Verilog,RTL_EXERCISE,127,1,2020-01-07 05:26:51+00:00,[],None
199,https://github.com/paulr92/OV5642_CAM_IF.git,2019-10-16 07:26:02+00:00,,0,paulr92/OV5642_CAM_IF,215484357,Verilog,OV5642_CAM_IF,20371,1,2022-04-26 21:53:50+00:00,[],None
200,https://github.com/lstwwa/university.git,2019-10-10 01:37:41+00:00,大学期间的项目,0,lstwwa/university,214060265,Verilog,university,26718,1,2021-12-04 09:23:43+00:00,[],None
201,https://github.com/evoredy/RF_Tools.git,2019-10-13 16:54:42+00:00,Utilities and templates for SDRs and RF,2,evoredy/RF_Tools,214858095,Verilog,RF_Tools,38055,1,2022-02-11 00:00:10+00:00,[],https://api.github.com/licenses/mit
202,https://github.com/xwinxu/CSC258.git,2019-09-26 00:59:19+00:00,Hardware Programming Labs and Projects,0,xwinxu/CSC258,210968954,Verilog,CSC258,12119,1,2020-02-04 15:46:11+00:00,[],None
203,https://github.com/agorararmard/Serial-Parallel-Multiplier-Verilog.git,2019-09-30 10:03:20+00:00,This is a Serial Parallel Multiplier coded in Verilog,1,agorararmard/Serial-Parallel-Multiplier-Verilog,211830568,Verilog,Serial-Parallel-Multiplier-Verilog,1097,1,2020-05-12 06:48:27+00:00,[],None
204,https://github.com/steve861230/ICC2019.git,2019-10-13 20:04:51+00:00,,0,steve861230/ICC2019,214885876,Verilog,ICC2019,17128,1,2019-11-04 14:25:43+00:00,[],None
205,https://github.com/YJMA3/CORDIC.git,2019-10-20 22:11:35+00:00,A 16-bit CORDIC computer,0,YJMA3/CORDIC,216434156,Verilog,CORDIC,8374,1,2023-04-13 16:52:44+00:00,[],None
206,https://github.com/yusanshi/Base64-Encoder-Verilog.git,2019-10-25 06:51:51+00:00,使用 Verilog 在 Nexys 4 DDR 上完成流水线 CPU 后连接键盘、显示器、编写汇编程序实现的 Base64 编码器。,0,yusanshi/Base64-Encoder-Verilog,217469925,Verilog,Base64-Encoder-Verilog,16172,1,2020-09-04 12:13:48+00:00,[],None
207,https://github.com/tungfang/EE371-Design-of-Digital-Circuits-and-Systems.git,2019-10-20 17:07:07+00:00,Design of Digital Circuit and System,0,tungfang/EE371-Design-of-Digital-Circuits-and-Systems,216397303,Verilog,EE371-Design-of-Digital-Circuits-and-Systems,35621,1,2021-05-05 16:23:36+00:00,[],None
208,https://github.com/tuliopereirab/Neander_Verilog.git,2019-10-06 15:39:11+00:00,Hypothetical processor called Neander described using Verilog just for practice. ,0,tuliopereirab/Neander_Verilog,213195005,Verilog,Neander_Verilog,4,1,2021-05-17 21:32:13+00:00,[],None
209,https://github.com/zopagaduanjr/FPGA_FinalProject.git,2019-10-05 05:11:40+00:00,Our final project,2,zopagaduanjr/FPGA_FinalProject,212947420,Verilog,FPGA_FinalProject,16847,1,2020-06-24 10:06:05+00:00,[],None
210,https://github.com/zhoudian64/hardware.git,2019-10-07 23:46:54+00:00,,0,zhoudian64/hardware,213507744,Verilog,hardware,42,1,2022-03-31 16:37:04+00:00,[],https://api.github.com/licenses/gpl-3.0
211,https://github.com/prateekkarkare/median_filter_fpga.git,2019-09-25 05:59:59+00:00,,0,prateekkarkare/median_filter_fpga,210766825,Verilog,median_filter_fpga,238,1,2020-12-02 08:26:49+00:00,[],None
212,https://github.com/feng1368003611/cy7c68013_fpga_bulk.git,2019-10-18 12:48:23+00:00,cy7c68013_fpga_bulk fpga code,0,feng1368003611/cy7c68013_fpga_bulk,216022684,Verilog,cy7c68013_fpga_bulk,2,1,2020-05-31 21:45:15+00:00,[],None
213,https://github.com/Nels0/calc-371.git,2019-09-26 03:39:59+00:00,,0,Nels0/calc-371,210993411,Verilog,calc-371,323,0,2019-11-24 05:11:15+00:00,[],None
214,https://github.com/Mortaza-Seydi/TOY-Single-Cycle.git,2019-09-23 18:50:30+00:00,implement single cycle TOY processor with verilog,1,Mortaza-Seydi/TOY-Single-Cycle,210428910,Verilog,TOY-Single-Cycle,410,0,2019-09-23 19:10:54+00:00,"['verilog', 'processor', 'single-cycle', 'toy-project']",https://api.github.com/licenses/mit
215,https://github.com/Dozis/FPGA_Group_6.git,2019-09-22 07:17:21+00:00,組員: 陳宗琪 E24056302  吳宇芯E14043242 羅子渝E24051912,0,Dozis/FPGA_Group_6,210106510,Verilog,FPGA_Group_6,569,0,2019-09-25 06:47:30+00:00,[],None
216,https://github.com/stellaw1/211-Lab5.git,2019-10-04 16:59:41+00:00,Hub for Baknel & Stella's CPEN211 Lab5,0,stellaw1/211-Lab5,212863791,Verilog,211-Lab5,42,0,2022-03-17 23:48:03+00:00,[],None
217,https://github.com/styltsars96/ASTRA_RAM_BIST_Verilog.git,2019-09-30 13:27:28+00:00,"Implementation of the ASTRA RAM bulit-in self-test algorithm, the required modules, and test benches for them, in verilog.",0,styltsars96/ASTRA_RAM_BIST_Verilog,211866113,Verilog,ASTRA_RAM_BIST_Verilog,278,0,2019-09-30 18:42:51+00:00,[],https://api.github.com/licenses/gpl-3.0
218,https://github.com/jrs322/EECS485-Lab2-ALU.git,2019-10-03 23:23:15+00:00,Verilog code for synthesis using Mentor Graphics Asic Design Kit,0,jrs322/EECS485-Lab2-ALU,212699576,Verilog,EECS485-Lab2-ALU,28,0,2019-10-22 22:57:57+00:00,[],None
219,https://github.com/davidodidi/hexidecimal.git,2019-09-27 19:34:38+00:00,,0,davidodidi/hexidecimal,211389272,Verilog,hexidecimal,4,0,2019-09-27 19:44:01+00:00,[],None
220,https://github.com/Havilandz/ECE473_Processor.git,2019-10-02 18:16:37+00:00,The final processor project for ECE473 Computer Arch and Org where in I build a 5 stage processor,0,Havilandz/ECE473_Processor,212410515,Verilog,ECE473_Processor,170579,0,2020-09-09 20:07:46+00:00,[],None
221,https://github.com/eugenetdr/MiniHardwareProject.git,2019-10-12 15:04:36+00:00,,0,eugenetdr/MiniHardwareProject,214666463,Verilog,MiniHardwareProject,270,0,2019-10-12 15:56:41+00:00,[],None
222,https://github.com/StYaming/runoob.git,2019-10-13 02:40:27+00:00,A sample git repository,0,StYaming/runoob,214749835,Verilog,runoob,3,0,2019-10-13 02:44:51+00:00,[],None
223,https://github.com/AnoushkaVyas/FPGA.git,2019-10-26 21:00:51+00:00,Google Page Rank Algorithm on FPGA,0,AnoushkaVyas/FPGA,217768747,Verilog,FPGA,157,0,2020-11-27 18:47:02+00:00,"['verilog', 'vivado-hls', 'xilinx']",https://api.github.com/licenses/mit
224,https://github.com/lc6chang/BUAA_Computer_Organization.git,2019-10-15 14:19:46+00:00,北航计组课程设计,0,lc6chang/BUAA_Computer_Organization,215317616,Verilog,BUAA_Computer_Organization,847,0,2021-04-23 08:31:43+00:00,[],None
225,https://github.com/huradominik/Logic-Controllers.git,2019-10-18 08:29:00+00:00,Logic Controller CPU with Selective Program Execution described in Verilog HDL. 2 Core processors / Hardward RISC / FPGA.  ,0,huradominik/Logic-Controllers,215977513,Verilog,Logic-Controllers,505,0,2019-10-18 09:00:13+00:00,[],None
226,https://github.com/wl17443/design-verification.git,2019-10-09 22:44:09+00:00,Design Verification 2019,0,wl17443/design-verification,214038266,Verilog,design-verification,84490,0,2019-10-29 10:57:36+00:00,[],None
227,https://github.com/sanggchoi/pac_man_game.git,2019-10-09 02:47:43+00:00,A variation of pac-man created with Verilog.,0,sanggchoi/pac_man_game,213805456,Verilog,pac_man_game,25886,0,2019-12-06 00:29:14+00:00,[],None
228,https://github.com/TingyiZhang/Wrap-Around-LEDs.git,2019-10-06 17:58:06+00:00,Simple implementation of finite state machine in Verilog,0,TingyiZhang/Wrap-Around-LEDs,213216977,Verilog,Wrap-Around-LEDs,508,0,2019-12-12 19:18:53+00:00,[],None
229,https://github.com/DrFoz/ECE485.git,2019-10-11 02:23:14+00:00,assignment and project code,0,DrFoz/ECE485,214325244,Verilog,ECE485,19,0,2019-10-15 00:55:49+00:00,[],https://api.github.com/licenses/gpl-3.0
230,https://github.com/onglichang/javamusings.git,2019-10-11 07:46:18+00:00,Any interesting java related material I came across during Uni,0,onglichang/javamusings,214375418,Verilog,javamusings,548,0,2019-12-02 10:55:59+00:00,[],None
231,https://github.com/vvr3ddy/verilog.git,2019-10-11 07:48:30+00:00,Verilog code dump... ,0,vvr3ddy/verilog,214375862,Verilog,verilog,447,0,2020-02-14 14:25:57+00:00,[],None
232,https://github.com/koko-maung/comparator4Bit-Signed4Bit-8Bit.git,2019-10-06 20:39:17+00:00,"Designing 4 Bit comparator, 4 Bit Signed comparator, 8 Bit comparator, using Verilog. ",0,koko-maung/comparator4Bit-Signed4Bit-8Bit,213240301,Verilog,comparator4Bit-Signed4Bit-8Bit,364,0,2019-10-06 20:41:21+00:00,[],None
233,https://github.com/ishaniMadhuwanthi/CO221-Verilog.git,2019-10-08 08:51:46+00:00,4-bit adder and D-flipflop using ARM Assembly Language,0,ishaniMadhuwanthi/CO221-Verilog,213593730,Verilog,CO221-Verilog,140,0,2019-10-08 08:57:08+00:00,[],None
234,https://github.com/JADC362/Arquitectura_Proyecto1.git,2019-10-08 13:44:36+00:00,"This project is based on the development of an ARC type processor, and the testing implementing a Fibonnaci algorithm.",0,JADC362/Arquitectura_Proyecto1,213653362,Verilog,Arquitectura_Proyecto1,316,0,2021-12-23 14:25:53+00:00,"['verilog', 'processor']",None
235,https://github.com/misadrik/UVMProjects.git,2019-10-23 03:43:00+00:00,,0,misadrik/UVMProjects,216962275,Verilog,UVMProjects,0,0,2019-10-23 04:04:33+00:00,[],None
236,https://github.com/TheDoebes/refactored-succotash.git,2019-10-24 16:46:50+00:00,FPGA Guitar Pedal,0,TheDoebes/refactored-succotash,217347804,Verilog,refactored-succotash,27597,0,2020-03-07 16:19:15+00:00,[],https://api.github.com/licenses/mit
237,https://github.com/mounakrishna/32-bit-Reversible-ALU.git,2019-10-16 09:18:39+00:00,,0,mounakrishna/32-bit-Reversible-ALU,215507002,Verilog,32-bit-Reversible-ALU,1026,0,2019-10-16 11:17:34+00:00,[],None
238,https://github.com/aahmed7/Pipeline_processor_MIPS_VERILOG.git,2019-10-09 15:27:27+00:00,,0,aahmed7/Pipeline_processor_MIPS_VERILOG,213954603,Verilog,Pipeline_processor_MIPS_VERILOG,11,0,2019-10-09 15:31:26+00:00,[],None
239,https://github.com/wengwm18/Logic-design-FPGA-ISE.git,2019-10-14 09:10:31+00:00,**Tsinghua University Logic Design using ISE**,0,wengwm18/Logic-design-FPGA-ISE,214998174,Verilog,Logic-design-FPGA-ISE,5367,0,2019-10-14 09:27:52+00:00,[],None
240,https://github.com/MohamedEl-Naggar/Digital-Clock-Alarm.git,2019-10-18 23:35:16+00:00,Verilog code for the alarm clock project,0,MohamedEl-Naggar/Digital-Clock-Alarm,216123033,Verilog,Digital-Clock-Alarm,9,0,2021-02-02 05:13:28+00:00,[],None
241,https://github.com/amanshreshtha1998/RC-5-Transmitter-and-Receiver.git,2019-10-23 14:05:38+00:00,Implementation of RC-5 transmitter and receiver module using Verilog,0,amanshreshtha1998/RC-5-Transmitter-and-Receiver,217072751,Verilog,RC-5-Transmitter-and-Receiver,5,0,2019-10-23 17:28:40+00:00,[],None
242,https://github.com/AQJED/8-Bit-Barrel-Shifter.git,2019-10-03 16:06:12+00:00,"constructin,in verilog, an 8-bit barrel shifter , rotational shifter, with ability to switch between rotating right or left.",0,AQJED/8-Bit-Barrel-Shifter,212621829,Verilog,8-Bit-Barrel-Shifter,3,0,2020-04-16 19:54:13+00:00,[],None
243,https://github.com/letitbe0201/EE271-Digital-Design.git,2019-09-25 19:32:08+00:00,,0,letitbe0201/EE271-Digital-Design,210924730,Verilog,EE271-Digital-Design,22,0,2021-05-11 05:04:18+00:00,[],None
244,https://github.com/stompercito/ProcessorMipsWithPipes.git,2019-09-24 13:10:39+00:00,"Modificar el Mips sin pipes, para que corra varias instrucciones al mismo tiempo y de esta manera se reduzca el tiempo de ejecución.",0,stompercito/ProcessorMipsWithPipes,210606117,Verilog,ProcessorMipsWithPipes,1581,0,2021-07-22 23:27:16+00:00,[],None
245,https://github.com/mst-zyw/verilog_ram_ip.git,2019-10-01 08:33:23+00:00,alter:quartus ii 13.0,0,mst-zyw/verilog_ram_ip,212047955,Verilog,verilog_ram_ip,8,0,2019-10-04 08:48:58+00:00,[],None
246,https://github.com/miaohahaha/MIPS-CPU-10instructions.git,2019-10-11 06:05:29+00:00,,0,miaohahaha/MIPS-CPU-10instructions,214356117,Verilog,MIPS-CPU-10instructions,584,0,2019-10-11 06:05:42+00:00,[],None
247,https://github.com/AmrElsersy/Verilog_MIPS_Project.git,2019-10-15 16:46:07+00:00,MIPS Simulator using Verilog Bahallel Competetion,2,AmrElsersy/Verilog_MIPS_Project,215349447,Verilog,Verilog_MIPS_Project,1174,0,2019-12-07 19:52:06+00:00,[],None
248,https://github.com/huradominik/Multi-Core-Logic-Unit-FPGA.git,2019-10-18 09:14:38+00:00,"Logic Controller CPU. Multi core, pipeline. Harward RISC. Exchange data assisted with semafores / FPGA",2,huradominik/Multi-Core-Logic-Unit-FPGA,215986213,Verilog,Multi-Core-Logic-Unit-FPGA,15,0,2019-10-18 09:17:46+00:00,[],None
249,https://github.com/Allahfan/nvdla_change.git,2019-10-16 01:47:46+00:00,,0,Allahfan/nvdla_change,215432413,Verilog,nvdla_change,15596,0,2019-10-16 01:53:31+00:00,[],None
250,https://github.com/sanshulou/hello-world.git,2019-09-28 02:58:04+00:00,,0,sanshulou/hello-world,211435328,Verilog,hello-world,3,0,2019-09-28 03:14:01+00:00,[],None
251,https://github.com/h8191/EE2003.git,2019-10-07 04:16:54+00:00,,0,h8191/EE2003,213293380,Verilog,EE2003,8105,0,2023-08-22 03:55:51+00:00,[],None
252,https://github.com/OscarCorzoVargas/Arqui.git,2019-10-08 15:05:00+00:00,,0,OscarCorzoVargas/Arqui,213676262,Verilog,Arqui,2778,0,2019-10-25 20:36:27+00:00,[],None
253,https://github.com/jpatel8886/Segway-Controller.git,2019-10-01 22:28:33+00:00,,0,jpatel8886/Segway-Controller,212211151,Verilog,Segway-Controller,3100,0,2019-10-01 22:43:22+00:00,[],None
254,https://github.com/jianhao-nihao/test.git,2019-10-07 06:35:28+00:00,项目描述的内容,0,jianhao-nihao/test,213311788,Verilog,test,6,0,2019-10-07 07:48:21+00:00,[],None
255,https://github.com/iqraahmad4/371minipro.git,2019-09-27 04:58:50+00:00,,0,iqraahmad4/371minipro,211239284,Verilog,371minipro,459,0,2019-10-02 03:07:56+00:00,[],None
256,https://github.com/eejongyun/Ultra96_Study.git,2019-09-27 01:14:44+00:00,,0,eejongyun/Ultra96_Study,211209500,Verilog,Ultra96_Study,11,0,2019-09-27 08:55:09+00:00,[],None
257,https://github.com/zaidMughal/Riscv-Processor.git,2019-09-26 19:34:15+00:00,Soft Riscv core implemented in verilog,0,zaidMughal/Riscv-Processor,211167424,Verilog,Riscv-Processor,97,0,2020-06-15 08:13:58+00:00,[],None
258,https://github.com/zq24/soccer_penalty_game.git,2019-10-06 02:44:10+00:00,,0,zq24/soccer_penalty_game,213099932,Verilog,soccer_penalty_game,17809,0,2019-10-18 04:08:51+00:00,[],None
259,https://github.com/saranyab9064/Algorithm_to_architecture_Verilog.git,2019-10-06 05:49:31+00:00,,0,saranyab9064/Algorithm_to_architecture_Verilog,213115734,Verilog,Algorithm_to_architecture_Verilog,12,0,2020-02-19 02:28:59+00:00,[],None
260,https://github.com/mrgucci1/systemsynth-onecounter.git,2019-10-09 20:22:10+00:00,,0,mrgucci1/systemsynth-onecounter,214016158,Verilog,systemsynth-onecounter,1,0,2019-10-09 20:22:34+00:00,[],None
261,https://github.com/ItzaMeLuigi/FPGAgame.git,2019-10-10 00:23:00+00:00,Game made for 3rd year embedded systems project on an Altera DEII board.,0,ItzaMeLuigi/FPGAgame,214049923,Verilog,FPGAgame,23,0,2019-10-10 00:38:25+00:00,[],https://api.github.com/licenses/mit
262,https://github.com/DasAnish/verilogLabs.git,2019-10-22 14:11:13+00:00,,0,DasAnish/verilogLabs,216830382,Verilog,verilogLabs,122557,0,2021-09-24 10:29:07+00:00,[],None
263,https://github.com/RishabhAgarwal-2001/Hamming-Code-Structural-Code-Verilog.git,2019-10-27 12:21:27+00:00,"Structural Implementation of (16, 5) Hamming Code using Hardware Description Language Verilog.",0,RishabhAgarwal-2001/Hamming-Code-Structural-Code-Verilog,217850919,Verilog,Hamming-Code-Structural-Code-Verilog,6,0,2019-10-27 12:35:27+00:00,[],None
264,https://github.com/pleiadesian/digital-design.git,2019-10-17 13:50:57+00:00,code for SE345 digital component design,0,pleiadesian/digital-design,215804306,Verilog,digital-design,31090,0,2023-01-28 16:12:01+00:00,[],None
265,https://github.com/heyask/PNU-logic-gate-design.git,2019-09-23 07:22:29+00:00,2019 부산대학교 2-2 논리회로 설계 및 실험 ,0,heyask/PNU-logic-gate-design,210290155,Verilog,PNU-logic-gate-design,14744,0,2019-09-24 11:02:51+00:00,[],None
266,https://github.com/BasharHabash/Music-Generator.git,2019-09-23 06:39:14+00:00,,0,BasharHabash/Music-Generator,210282156,Verilog,Music-Generator,5513,0,2019-09-23 06:39:28+00:00,[],None
267,https://github.com/DuskwatcherLT/sdram_axi_apb.git,2019-09-25 01:41:19+00:00,sdram controller with axi port & apb port,0,DuskwatcherLT/sdram_axi_apb,210731478,Verilog,sdram_axi_apb,2570,0,2019-09-25 01:44:14+00:00,[],None
268,https://github.com/dcoe7/Projects.git,2019-09-22 02:36:55+00:00,Compilation of my Work.,0,dcoe7/Projects,210080230,Verilog,Projects,420,0,2021-08-06 01:56:50+00:00,[],None
269,https://github.com/SaxoCup/SEC.git,2019-09-23 14:50:16+00:00,,0,SaxoCup/SEC,210381294,Verilog,SEC,22270,0,2020-01-16 10:22:11+00:00,[],None
270,https://github.com/ah1415/Verilog-Rover.git,2019-10-25 00:02:37+00:00,Verilog Code for A Remote Controlled Rover Using an Intel De1-SOC FPGA,0,ah1415/Verilog-Rover,217415913,Verilog,Verilog-Rover,319,0,2019-10-25 00:08:02+00:00,[],None
271,https://github.com/nkrama-99/Verilog-Projects.git,2019-10-19 06:06:26+00:00,This repo consists of projects in Verilog done through ECE241 Course,0,nkrama-99/Verilog-Projects,216157844,Verilog,Verilog-Projects,29398,0,2020-01-08 00:04:38+00:00,[],None
272,https://github.com/Prateek7805/Alarm-Clock-Verilog-Code.git,2019-10-20 13:38:47+00:00,,0,Prateek7805/Alarm-Clock-Verilog-Code,216367722,Verilog,Alarm-Clock-Verilog-Code,2,0,2019-10-20 13:41:51+00:00,[],None
273,https://github.com/spere200/verilog-datapath.git,2019-09-22 16:49:51+00:00,Pipelined Datapath with Data Forwarding and Hazard Prevention in Verilog,0,spere200/verilog-datapath,210181789,Verilog,verilog-datapath,13,0,2024-02-25 20:11:51+00:00,[],None
274,https://github.com/KarthiVi95/8BitsMIPS.git,2019-10-01 03:06:21+00:00,The repository contains code for a project done as a part of the course CSE590 Computer Architecture at UB. ,0,KarthiVi95/8BitsMIPS,212002844,Verilog,8BitsMIPS,1485,0,2019-10-01 03:52:11+00:00,[],None
275,https://github.com/namachan10777/cpu-ex-team1.git,2019-10-10 08:19:35+00:00,,0,namachan10777/cpu-ex-team1,214126507,Verilog,cpu-ex-team1,367,0,2020-02-27 10:03:41+00:00,[],https://api.github.com/licenses/mit
276,https://github.com/nadaol/AdComputadoras_2019.git,2019-10-16 18:03:39+00:00,,0,nadaol/AdComputadoras_2019,215612465,Verilog,AdComputadoras_2019,61310,0,2021-03-27 23:06:49+00:00,[],None
277,https://github.com/grimmweeper/MHP.git,2019-10-11 16:20:57+00:00,Mojo FPGA Source Code,0,grimmweeper/MHP,214481016,Verilog,MHP,811,0,2019-11-06 13:15:26+00:00,[],None
278,https://github.com/eerkaijun/digital-design.git,2019-10-25 11:41:41+00:00,,0,eerkaijun/digital-design,217521183,Verilog,digital-design,37,0,2021-05-07 15:07:00+00:00,[],None
279,https://github.com/Yuzain/Supercar.git,2019-10-24 14:59:21+00:00,Supercar effect on DE1 Board's LEDs,0,Yuzain/Supercar,217326059,Verilog,Supercar,8267,0,2019-10-24 15:17:46+00:00,[],None
280,https://github.com/jason841226/random_t-small_polynomial_generator.git,2019-10-22 18:52:28+00:00,,0,jason841226/random_t-small_polynomial_generator,216887257,Verilog,random_t-small_polynomial_generator,26,0,2019-10-22 19:03:23+00:00,[],None
281,https://github.com/lastVIZSLA/FPGA-Robocup19.git,2019-10-23 13:34:51+00:00,"This is the FPGA code for SSL bots , Robocup 2019",2,lastVIZSLA/FPGA-Robocup19,217065898,Verilog,FPGA-Robocup19,1446,0,2020-03-21 23:28:43+00:00,"['spartan6', 'verilog', 'bldc-motor-control']",None
282,https://github.com/sodipot/venus_processor.git,2019-10-23 05:54:52+00:00,情報システム実験（秋）用,0,sodipot/venus_processor,216978838,Verilog,venus_processor,68,0,2020-02-07 10:08:49+00:00,[],None
283,https://github.com/SimonVictorLy/HW-Image-Decompressor.git,2019-09-25 00:46:26+00:00,A hardware implementation of an image decompressor.,0,SimonVictorLy/HW-Image-Decompressor,210723832,Verilog,HW-Image-Decompressor,9734,0,2019-09-25 03:59:36+00:00,[],None
284,https://github.com/Voldivh/Arquitectura.git,2019-09-25 14:03:47+00:00,,0,Voldivh/Arquitectura,210859917,Verilog,Arquitectura,57,0,2019-10-30 14:48:37+00:00,[],None
285,https://github.com/parimalarenga/Verilog-designs-with-testbench.git,2019-09-24 15:29:08+00:00,,0,parimalarenga/Verilog-designs-with-testbench,210636832,Verilog,Verilog-designs-with-testbench,7,0,2021-08-19 09:39:55+00:00,[],None
286,https://github.com/tapasvipatel/Jeopardy.git,2019-09-25 04:06:47+00:00,Implementation of Jeopardy in Verilog using an Altera FPGA and a VGA,0,tapasvipatel/Jeopardy,210752769,Verilog,Jeopardy,93,0,2021-09-16 02:23:38+00:00,[],None
287,https://github.com/Ehsan2754/FPGA.git,2019-10-05 01:26:30+00:00,DE10 Lite,0,Ehsan2754/FPGA,212927534,Verilog,FPGA,13194,0,2019-12-12 10:53:39+00:00,[],None
288,https://github.com/sehuang/phyrilog.git,2019-09-23 18:46:33+00:00,Verilog-to-physical Conversion scripts,0,sehuang/phyrilog,210428215,Verilog,phyrilog,271,0,2022-12-09 23:41:58+00:00,[],None
289,https://github.com/pedropstuba/SEC.git,2019-09-23 13:10:36+00:00,,0,pedropstuba/SEC,210358352,Verilog,SEC,4390,0,2020-01-28 11:01:21+00:00,[],None
290,https://github.com/matthuszagh/libdigital.git,2019-09-24 00:51:53+00:00,,0,matthuszagh/libdigital,210479678,Verilog,libdigital,446,0,2019-12-14 00:38:11+00:00,[],None
291,https://github.com/wangk2017/krv_c1.git,2019-09-30 01:00:32+00:00,AXI4-lite bus version of krv_c,0,wangk2017/krv_c1,211748148,Verilog,krv_c1,589,0,2019-10-30 04:02:23+00:00,[],None
292,https://github.com/ClSlaid/StepFpgaProjects_CE_BUPT.git,2019-10-10 04:35:48+00:00,"Step Fpga Progects in CE of BUPT, written in Verilog",0,ClSlaid/StepFpgaProjects_CE_BUPT,214087426,Verilog,StepFpgaProjects_CE_BUPT,26,0,2020-11-18 14:24:50+00:00,"['bupt', 'fpga']",None
293,https://github.com/Pinacolada8/DataPathVerilog.git,2019-10-18 18:59:41+00:00,Codigo do Datapath do MIPS em verilog,0,Pinacolada8/DataPathVerilog,216089415,Verilog,DataPathVerilog,3353,0,2020-10-15 21:40:30+00:00,[],None
294,https://github.com/lizhongwang520/IOPAT.git,2019-10-13 14:41:33+00:00,"Generate IO vector, pattern stored in RAM",0,lizhongwang520/IOPAT,214836903,,IOPAT,110,0,2020-06-30 07:44:06+00:00,[],None
295,https://github.com/AudunAsdal/TFE4152_IC_project.git,2019-10-15 07:03:05+00:00,,0,AudunAsdal/TFE4152_IC_project,215229866,Verilog,TFE4152_IC_project,1336,0,2019-11-12 16:47:38+00:00,[],None
296,https://github.com/XinqiaoLiu/Computer-Architecture.git,2019-10-15 12:40:42+00:00,,0,XinqiaoLiu/Computer-Architecture,215295860,Verilog,Computer-Architecture,760,0,2020-09-03 08:06:18+00:00,[],None
297,https://github.com/iri16009/Arqui.git,2019-10-16 21:32:38+00:00,Nuestros códigos de arqui,0,iri16009/Arqui,215648344,Verilog,Arqui,129,0,2019-10-18 05:07:20+00:00,[],https://api.github.com/licenses/gpl-2.0
298,https://github.com/Kowus/or_gate_intro.git,2019-10-21 17:37:30+00:00,A verilog implementation of or gates,0,Kowus/or_gate_intro,216627905,Verilog,or_gate_intro,0,0,2019-10-21 17:40:30+00:00,[],None
299,https://github.com/cope3319/Project2DigitalLogic.git,2019-10-25 22:03:23+00:00,"Project 2 ECEN 2350, FA 2019",0,cope3319/Project2DigitalLogic,217620955,Verilog,Project2DigitalLogic,12983,0,2019-11-05 00:39:34+00:00,[],None
300,https://github.com/jordan1204/Computer-Organization.git,2019-10-25 13:53:06+00:00,,0,jordan1204/Computer-Organization,217544732,Verilog,Computer-Organization,3929,0,2019-12-20 06:16:02+00:00,[],None
301,https://github.com/tanbour/gmii_mirror_xgmii.git,2019-10-25 16:13:45+00:00,,0,tanbour/gmii_mirror_xgmii,217571352,,gmii_mirror_xgmii,379,0,2021-11-11 11:59:07+00:00,[],https://api.github.com/licenses/bsd-3-clause
302,https://github.com/james330/B0729047_CompOrg.git,2019-09-24 14:46:16+00:00,,0,james330/B0729047_CompOrg,210627318,Verilog,B0729047_CompOrg,30885,0,2023-12-14 12:34:18+00:00,[],None
303,https://github.com/Niyati18/Wave_Generator_FSM.git,2019-09-24 00:01:13+00:00,"Design has 3 output ports P1, P2 and P3. Once the design is out of reset, it generates a signal which is high for 120us on P1. Once P1 is de-asserted, it asserts P2 for 120 us and then P3. But P3 will be de-asserted only when the Reset occurs. And the cycle repeats. The testbench is used to generate clock and reset signal. ",0,Niyati18/Wave_Generator_FSM,210473740,Verilog,Wave_Generator_FSM,367,0,2019-09-24 00:37:27+00:00,[],None
304,https://github.com/gasparmribeiro/EComp.git,2019-09-24 15:45:39+00:00,Eletrónica de computadores,0,gasparmribeiro/EComp,210640247,Verilog,EComp,2141,0,2020-01-24 17:17:36+00:00,[],None
305,https://github.com/shipchou/Computer-Organization-2018-spring-NCTU.git,2019-09-23 06:29:00+00:00,The homework/lab of the course lectured by 蔡文錦 in 2018 spring in NCTU,0,shipchou/Computer-Organization-2018-spring-NCTU,210280386,Verilog,Computer-Organization-2018-spring-NCTU,287,0,2019-09-23 07:02:42+00:00,[],None
306,https://github.com/syedosman/async_fifo_stf.git,2019-09-22 21:48:45+00:00,this is the verilog code for an asynchronous fifo that writes data at a faster clock and data is read from it at a slower clock. ,0,syedosman/async_fifo_stf,210218782,Verilog,async_fifo_stf,2,0,2019-09-22 21:48:52+00:00,[],None
307,https://github.com/Priahi/CPEN211Lab3.git,2019-09-22 20:50:24+00:00,,0,Priahi/CPEN211Lab3,210212446,Verilog,CPEN211Lab3,16,0,2019-09-22 21:07:18+00:00,[],None
308,https://github.com/wonseobshin/402Project2-RTL-Compiled-FSM.git,2019-10-07 17:28:51+00:00,,0,wonseobshin/402Project2-RTL-Compiled-FSM,213445301,Verilog,402Project2-RTL-Compiled-FSM,1477,0,2019-10-07 23:53:52+00:00,[],None
309,https://github.com/theoliao1998/Intro-to-Logic-Design.git,2019-10-08 15:12:31+00:00,Summer 2018 in UM - SJTU JI,0,theoliao1998/Intro-to-Logic-Design,213678158,Verilog,Intro-to-Logic-Design,12702,0,2020-01-12 18:24:43+00:00,[],None
310,https://github.com/Dioos/computer-architecture-and-organization.git,2019-10-01 16:03:10+00:00,,0,Dioos/computer-architecture-and-organization,212139584,Verilog,computer-architecture-and-organization,158,0,2019-10-01 16:31:25+00:00,[],None
311,https://github.com/wetzecam/ECEN350.git,2019-10-01 15:16:31+00:00,,0,wetzecam/ECEN350,212128902,Verilog,ECEN350,26,0,2020-12-02 23:27:55+00:00,[],None
312,https://github.com/blohmeier/FPGA_projects-first_system.git,2019-10-06 15:26:04+00:00,,0,blohmeier/FPGA_projects-first_system,213192810,Verilog,FPGA_projects-first_system,11376,0,2019-10-06 16:53:55+00:00,[],None
313,https://github.com/m-zahedi/FPGA-Based-Communication-Bus-With-Error-Detection.git,2019-10-09 08:34:33+00:00,This project describes the design and implementation of data packet communication using CRC error detection method. In this project we considered the optimum clock rate for communication utilization.,0,m-zahedi/FPGA-Based-Communication-Bus-With-Error-Detection,213864432,Verilog,FPGA-Based-Communication-Bus-With-Error-Detection,1356,0,2022-09-12 14:01:46+00:00,[],None
314,https://github.com/Chenyivi/IC74HC151.git,2019-10-16 11:51:16+00:00,The project uses the Verilog language description 74HC151,0,Chenyivi/IC74HC151,215535712,Verilog,IC74HC151,5368,0,2019-11-23 03:49:44+00:00,[],None
315,https://github.com/kimjinho1/Verilog_Study_in_SOC_lab.git,2019-10-21 01:39:09+00:00,Verilog study,0,kimjinho1/Verilog_Study_in_SOC_lab,216454494,Verilog,Verilog_Study_in_SOC_lab,9,0,2020-01-14 05:49:28+00:00,['verilog'],None
316,https://github.com/aahmed7/MULTICYCLE_MIPS_VERILOG.git,2019-10-09 15:46:30+00:00,,0,aahmed7/MULTICYCLE_MIPS_VERILOG,213959166,Verilog,MULTICYCLE_MIPS_VERILOG,7,0,2019-10-09 15:46:38+00:00,[],None
317,https://github.com/UOETianleZhang/Processor_550.git,2019-10-10 20:51:22+00:00,,0,UOETianleZhang/Processor_550,214283342,Verilog,Processor_550,154978,0,2019-12-10 05:03:39+00:00,[],None
318,https://github.com/maoa3/Tang_FPGA_Examples.git,2019-10-18 05:18:48+00:00,,0,maoa3/Tang_FPGA_Examples,215946559,Verilog,Tang_FPGA_Examples,1388,0,2019-10-18 05:19:08+00:00,[],None
319,https://github.com/el72matador/ece6710-Space-Invaders.git,2019-10-18 15:53:42+00:00,,0,el72matador/ece6710-Space-Invaders,216059064,Verilog,ece6710-Space-Invaders,35,0,2019-10-18 16:12:43+00:00,[],None
320,https://github.com/miaotsi/HDLBits.git,2019-10-13 11:28:47+00:00,,0,miaotsi/HDLBits,214808110,Verilog,HDLBits,4,0,2019-10-21 10:41:51+00:00,[],None
321,https://github.com/Sai-Santosh-99/PR_UCB.git,2019-10-14 06:16:43+00:00,The files for replicating the reconfigurable MAB architecture.,0,Sai-Santosh-99/PR_UCB,214962688,Verilog,PR_UCB,876,0,2020-02-17 06:00:21+00:00,[],None
322,https://github.com/AQJED/Rotating-Square-Circuit.git,2019-10-03 16:16:35+00:00,"constructing a circuit that rotate a square crated by the 4-digits seven-segment LED display. Enabling a,b,f and g or c,d,e,and g segments, the circuit should be able to rotate the square clockwise and counterclockwise starting first from the top and moves along the top 4-digits to the bottoms and go back to the top again.",0,AQJED/Rotating-Square-Circuit,212624123,Verilog,Rotating-Square-Circuit,6,0,2020-04-16 19:53:34+00:00,[],None
323,https://github.com/startearjimmy/2.computer-organization.git,2019-10-12 15:25:14+00:00,computer organization HW & project,0,startearjimmy/2.computer-organization,214669613,Verilog,2.computer-organization,2050,0,2019-10-12 15:32:48+00:00,[],None
324,https://github.com/y123456y78/CO_LAB_3.git,2019-09-26 08:05:31+00:00,Simple_Single_CPU,0,y123456y78/CO_LAB_3,211034586,Verilog,CO_LAB_3,5,0,2019-09-26 08:07:06+00:00,[],None
325,https://github.com/agorararmard/Self-Navigating-Car-with-Track-Based-System.git,2019-09-30 10:22:41+00:00,"Designed and tested Car that self-navigates itself and stores its track which using the UART is inputted and drawn into a GUI. Or the user can draw the track into the GUI, it will be stored in the car which will move according to the track.",0,agorararmard/Self-Navigating-Car-with-Track-Based-System,211834045,Verilog,Self-Navigating-Car-with-Track-Based-System,6,0,2019-11-02 09:52:17+00:00,[],None
326,https://github.com/tyrelkostyk/CME341.git,2019-10-15 21:54:27+00:00,,1,tyrelkostyk/CME341,215403618,Verilog,CME341,27151,0,2019-10-15 22:01:27+00:00,[],None
327,https://github.com/letitbe0201/mini-vending-machine.git,2019-10-23 19:50:46+00:00,,0,letitbe0201/mini-vending-machine,217141123,Verilog,mini-vending-machine,15499,0,2020-08-25 05:54:41+00:00,[],None
328,https://github.com/nicholasbarbosa/Trabalho-OC.git,2019-10-24 03:42:44+00:00,,0,nicholasbarbosa/Trabalho-OC,217205528,Verilog,Trabalho-OC,6,0,2019-10-29 03:23:51+00:00,[],None
329,https://github.com/Swetashree91/ARM.git,2019-10-25 06:18:42+00:00,Assignments of Advanced ARM Architecture course,0,Swetashree91/ARM,217464471,Verilog,ARM,14882,0,2019-12-07 15:46:30+00:00,[],None
330,https://github.com/KevinKerliu/ECE311.git,2019-10-27 06:16:49+00:00,Hardware Design,0,KevinKerliu/ECE311,217813348,Verilog,ECE311,20,0,2019-11-17 21:58:09+00:00,[],None
331,https://github.com/tylerhoward15/4360_HW2-2.git,2019-10-08 12:29:07+00:00,,0,tylerhoward15/4360_HW2-2,213636220,Verilog,4360_HW2-2,15605,0,2019-10-08 12:53:06+00:00,[],None
332,https://github.com/akhileshsiddhanti/vliw-architecture.git,2019-10-22 23:58:13+00:00,,0,akhileshsiddhanti/vliw-architecture,216930826,Verilog,vliw-architecture,41,0,2019-10-22 23:58:26+00:00,[],None
333,https://github.com/cyberShaw/MIPS-Verilog.git,2019-09-26 02:47:28+00:00,Simple verilog implementation of various MIPS processor components,0,cyberShaw/MIPS-Verilog,210985183,Verilog,MIPS-Verilog,8,0,2019-09-26 15:12:37+00:00,[],None
334,https://github.com/shashank195/Logic-Design-UG-SEM3.git,2019-09-23 10:11:00+00:00,Logic Design (19CS3PCLOD),0,shashank195/Logic-Design-UG-SEM3,210324439,Verilog,Logic-Design-UG-SEM3,26,0,2023-01-28 16:03:02+00:00,[],None
335,https://github.com/kevin71104/CA_2019.git,2019-09-22 23:28:00+00:00,,0,kevin71104/CA_2019,210227701,Verilog,CA_2019,66,0,2019-09-25 05:17:16+00:00,[],None
336,https://github.com/Shaunted/SEC---Sara-Soares---87737.git,2019-09-22 19:44:41+00:00,,0,Shaunted/SEC---Sara-Soares---87737,210204562,Verilog,SEC---Sara-Soares---87737,3747,0,2020-01-27 16:38:48+00:00,[],https://api.github.com/licenses/mit
337,https://github.com/hexuustc/learngit.git,2019-09-22 02:04:31+00:00,,0,hexuustc/learngit,210077302,Verilog,learngit,38,0,2020-08-05 05:18:03+00:00,[],None
338,https://github.com/tanglingshu/bsg_microdesign_results.git,2019-10-22 04:03:55+00:00,results of bsg_microdesign,0,tanglingshu/bsg_microdesign_results,216720555,Verilog,bsg_microdesign_results,10977,0,2019-10-22 06:04:29+00:00,[],None
339,https://github.com/ecnuwork/mips-cpu.git,2019-10-21 12:58:18+00:00,mips,0,ecnuwork/mips-cpu,216568543,Verilog,mips-cpu,2,0,2019-10-26 09:25:17+00:00,[],None
340,https://github.com/13717630148/CommunicationEx-THU-EE.git,2019-10-11 12:02:24+00:00,repository name为什么不能用中文。。。,0,13717630148/CommunicationEx-THU-EE,214425352,,CommunicationEx-THU-EE,4276,0,2023-08-22 14:33:16+00:00,[],None
341,https://github.com/PeterPengWustl/lab2.git,2019-10-06 21:58:20+00:00,,0,PeterPengWustl/lab2,213250181,Verilog,lab2,151,0,2019-10-06 22:57:40+00:00,[],None
342,https://github.com/leahlt/lab5.git,2019-10-04 16:23:42+00:00,,0,leahlt/lab5,212857411,Verilog,lab5,93,0,2021-09-16 04:08:30+00:00,[],None
343,https://github.com/Pigrabbit/digital-system-design.git,2019-10-07 14:10:45+00:00,,0,Pigrabbit/digital-system-design,213401067,Verilog,digital-system-design,58,0,2020-03-30 13:08:27+00:00,[],None
344,https://github.com/lrh2000/BabyCPU.git,2019-10-11 13:56:21+00:00,Just a CPU.,0,lrh2000/BabyCPU,214449852,Verilog,BabyCPU,6,0,2019-10-13 14:58:27+00:00,[],None
345,https://github.com/tyrelkostyk/CME433.git,2019-10-18 21:53:59+00:00,,0,tyrelkostyk/CME433,216112269,Verilog,CME433,85540,0,2019-12-04 20:25:31+00:00,[],None
346,https://github.com/Jeremy-Intan/Music_Rockcessor.git,2019-10-16 17:28:00+00:00,ECE 554 senior design final project,0,Jeremy-Intan/Music_Rockcessor,215605673,Verilog,Music_Rockcessor,74657,0,2020-03-05 11:34:18+00:00,[],None
347,https://github.com/MDSHA-maker/Password-Detection-Using-FPGA.git,2019-10-17 04:23:43+00:00,Here we designed a Finite State machine which can detect password. We used verilog code in Xilinx Vivado Deisgn Suite and implemented in Basys 3 Artix-7 FPGA Board.,0,MDSHA-maker/Password-Detection-Using-FPGA,215702647,Verilog,Password-Detection-Using-FPGA,6,0,2019-10-17 04:24:31+00:00,[],None
348,https://github.com/nipunaupeksha/UART-Implementation-on-FPGA.git,2019-10-19 03:50:17+00:00,,0,nipunaupeksha/UART-Implementation-on-FPGA,216145490,Verilog,UART-Implementation-on-FPGA,61,0,2019-10-19 03:51:52+00:00,[],None
349,https://github.com/dafnamargalit/ecen2350_lab1.git,2019-09-29 05:19:37+00:00,,0,dafnamargalit/ecen2350_lab1,211607456,Verilog,ecen2350_lab1,19403,0,2019-11-04 23:05:14+00:00,[],None
350,https://github.com/danielkluzner/ece154a_lab01.git,2019-10-02 05:45:52+00:00,,0,danielkluzner/ece154a_lab01,212264325,Verilog,ece154a_lab01,589,0,2020-09-23 07:15:25+00:00,[],None
351,https://github.com/fc3stw/CVSD1081.git,2019-10-07 06:10:14+00:00,cvsd hw in 2019 fall semester,0,fc3stw/CVSD1081,213307793,Verilog,CVSD1081,6,0,2020-03-05 05:03:21+00:00,[],None
352,https://github.com/1510751/verilog.git,2019-10-07 08:06:36+00:00,,0,1510751/verilog,213327128,Verilog,verilog,5,0,2019-10-07 08:11:04+00:00,[],None
353,https://github.com/agorararmard/I2C-Verilog.git,2019-09-30 10:11:12+00:00,This is an I2C implementation using Verilog,0,agorararmard/I2C-Verilog,211832059,Verilog,I2C-Verilog,66,0,2019-11-02 09:51:33+00:00,[],None
354,https://github.com/AndyZhu39/mastermind-recreation.git,2019-10-06 07:40:59+00:00,,0,AndyZhu39/mastermind-recreation,213127317,Verilog,mastermind-recreation,81,0,2019-10-06 07:45:07+00:00,[],None
355,https://github.com/MaxPettit/ECEN2350_lab1.git,2019-09-28 06:57:31+00:00,,0,MaxPettit/ECEN2350_lab1,211458359,Verilog,ECEN2350_lab1,10905,0,2019-10-06 21:45:49+00:00,[],None
356,https://github.com/sachinkahawala/trafficLightController.git,2019-09-27 14:26:52+00:00,Complex four-way intersection traffic light controlling system with custom commands.,0,sachinkahawala/trafficLightController,211337191,Verilog,trafficLightController,7,0,2019-09-27 14:27:47+00:00,[],None
357,https://github.com/PierreVieira/Datapath-sem-controle.git,2019-09-27 19:25:11+00:00,,0,PierreVieira/Datapath-sem-controle,211387913,Verilog,Datapath-sem-controle,15,0,2019-10-18 01:27:51+00:00,[],None
358,https://github.com/spypaul/IoT-Led-System.git,2019-09-22 17:22:54+00:00,Personal IoT project,0,spypaul/IoT-Led-System,210186419,Verilog,IoT-Led-System,8,0,2019-09-22 21:48:51+00:00,[],None
359,https://github.com/spypaul/VGA-Controller.git,2019-09-22 15:58:23+00:00,EE 333 Lab5 Project at WWU,1,spypaul/VGA-Controller,210174416,Verilog,VGA-Controller,8,0,2019-09-22 16:15:13+00:00,[],None
360,https://github.com/halisyilmaz/pinball.git,2019-09-28 12:37:55+00:00,FPGA implementation for Pinball game.,0,halisyilmaz/pinball,211498206,Verilog,pinball,30,0,2019-09-28 13:18:13+00:00,[],None
361,https://github.com/kkkgabriel/fullAdderTester.git,2019-10-12 12:47:36+00:00,,0,kkkgabriel/fullAdderTester,214646210,Verilog,fullAdderTester,504,0,2019-10-12 13:03:21+00:00,[],None
362,https://github.com/timmy139710/HW-Accelerator-Three-Sequence-Alignment.git,2019-10-10 18:20:30+00:00,"Special Problem, Fall 2018 - Spring 2019, National Taiwan University",0,timmy139710/HW-Accelerator-Three-Sequence-Alignment,214255076,Verilog,HW-Accelerator-Three-Sequence-Alignment,2534,0,2019-10-12 16:32:43+00:00,[],None
363,https://github.com/armanmass/cse140lpa1.git,2019-10-13 21:08:51+00:00,,0,armanmass/cse140lpa1,214894158,Verilog,cse140lpa1,3,0,2019-10-13 21:09:34+00:00,[],None
364,https://github.com/bergemkolcuoglu/cs240-computer_architecture.git,2019-10-15 17:26:52+00:00,Computer Architecture Project,0,bergemkolcuoglu/cs240-computer_architecture,215357415,Verilog,cs240-computer_architecture,20,0,2019-10-16 21:13:37+00:00,[],None
365,https://github.com/dylmax12/tank.git,2019-10-15 20:31:35+00:00,,0,dylmax12/tank,215391057,Verilog,tank,6,0,2019-10-15 20:31:46+00:00,[],None
366,https://github.com/tasosxynos/simple_verilog_designs.git,2019-10-10 23:59:23+00:00,,0,tasosxynos/simple_verilog_designs,214306909,Verilog,simple_verilog_designs,3,0,2019-10-11 00:02:47+00:00,[],None
367,https://github.com/rananth99/Circular-Queue-Verilog.git,2019-10-16 11:52:33+00:00,Implementing a circular queue data structure in Hardware using Verilog,0,rananth99/Circular-Queue-Verilog,215535941,Verilog,Circular-Queue-Verilog,419,0,2020-02-13 13:34:31+00:00,[],None
368,https://github.com/arefafzali/Mips_Pipeline.git,2019-10-03 16:54:03+00:00,,0,arefafzali/Mips_Pipeline,212631681,Verilog,Mips_Pipeline,320,0,2019-10-03 16:54:24+00:00,[],None
369,https://github.com/aaronalmeida/Verilog-Pong.git,2019-10-03 18:50:34+00:00,The old school game of Pong written using System Verilog and ran on the Altera DE2-115 FPGA,0,aaronalmeida/Verilog-Pong,212654589,Verilog,Verilog-Pong,19,0,2019-10-03 18:52:03+00:00,[],None
370,https://github.com/z-meta-research/BetelgeuseHDL.git,2019-10-05 00:32:06+00:00,HDL for Betelgeuse,0,z-meta-research/BetelgeuseHDL,212923089,Verilog,BetelgeuseHDL,177,0,2021-01-20 23:07:22+00:00,[],None
371,https://github.com/mst-zyw/pci_ram.git,2019-10-05 04:53:54+00:00,homework,0,mst-zyw/pci_ram,212945715,Verilog,pci_ram,732,0,2019-10-12 08:57:10+00:00,[],None
372,https://github.com/cuilantao/Google-dinosaur-with-verilog.git,2019-10-05 22:48:10+00:00,,0,cuilantao/Google-dinosaur-with-verilog,213081349,Verilog,Google-dinosaur-with-verilog,5,0,2019-10-05 22:50:30+00:00,[],None
373,https://github.com/sewarmk/ALU-Verilog.git,2019-10-04 19:51:55+00:00,ALU Created using Verilog code with different computational functionalities,0,sewarmk/ALU-Verilog,212891997,Verilog,ALU-Verilog,239,0,2020-01-25 00:02:42+00:00,[],None
374,https://github.com/ysghost/toyMIPS32.git,2019-10-06 05:46:31+00:00,a simple implementation of MIPS32,0,ysghost/toyMIPS32,213115441,Verilog,toyMIPS32,106,0,2019-10-08 14:19:35+00:00,[],None
375,https://github.com/fpgagroup3/FPGA.git,2019-10-06 05:18:14+00:00,,0,fpgagroup3/FPGA,213112884,Verilog,FPGA,856,0,2019-10-11 09:21:17+00:00,[],None
376,https://github.com/PrithwishBasuRoy/DATE_2020.git,2019-10-02 10:06:46+00:00,Contains the cleaned up code of DATE 2020,1,PrithwishBasuRoy/DATE_2020,212307458,Verilog,DATE_2020,4172,0,2019-10-17 13:04:26+00:00,[],None
377,https://github.com/lucianobajr/Introduction-to-Logic-Systems-2P.git,2019-09-30 15:26:08+00:00,"Basic tools, methods and procedures to design combinational and sequential digital circuits and systems. Topics include number systems, Boolean algebra, logic minimization, circuit design, memory elements, and finite state machine design.",1,lucianobajr/Introduction-to-Logic-Systems-2P,211891954,Verilog,Introduction-to-Logic-Systems-2P,412,0,2020-07-01 00:52:31+00:00,"['gray-code', 'finite-state-machine', 'sequential-logic', 'combinational-logic']",https://api.github.com/licenses/mit
378,https://github.com/laraib-786/Traffic-light-controller-using-verilog-hdl.git,2019-10-06 14:45:05+00:00,two lane traffic controller,0,laraib-786/Traffic-light-controller-using-verilog-hdl,213185928,Verilog,Traffic-light-controller-using-verilog-hdl,2,0,2020-01-09 17:52:17+00:00,[],None
379,https://github.com/myrapeach/box.git,2019-10-07 11:24:44+00:00,,0,myrapeach/box,213364841,Verilog,box,1,0,2019-10-07 11:28:20+00:00,[],None
380,https://github.com/joeljhanster/1Bit_Full_Adder_FPGA.git,2019-10-08 06:13:09+00:00,,0,joeljhanster/1Bit_Full_Adder_FPGA,213562288,Verilog,1Bit_Full_Adder_FPGA,587,0,2019-10-12 15:27:31+00:00,[],None
381,https://github.com/Benjamin142857/EDA_Train_3A.git,2019-10-22 04:33:09+00:00,大三上EDA电子技术实训,0,Benjamin142857/EDA_Train_3A,216723713,Verilog,EDA_Train_3A,89204,0,2019-10-24 12:48:17+00:00,[],None
382,https://github.com/rajp20/pipelined_core.git,2019-10-21 18:03:40+00:00,,0,rajp20/pipelined_core,216632945,Verilog,pipelined_core,46177,0,2019-12-12 01:13:48+00:00,[],None
383,https://github.com/maoa3/Tang_E203_Mini.git,2019-10-18 05:19:40+00:00,,0,maoa3/Tang_E203_Mini,215946658,Verilog,Tang_E203_Mini,1653,0,2019-10-18 05:19:56+00:00,[],None
384,https://github.com/TKNopro/risc-v.git,2019-09-23 07:34:47+00:00,,0,TKNopro/risc-v,210292610,Verilog,risc-v,93081,0,2019-09-23 07:50:39+00:00,[],https://api.github.com/licenses/apache-2.0
385,https://github.com/mtsanic/EHB-436E.git,2019-09-30 03:12:25+00:00,This repository contains the laboratory files of Digital Systems Design Laboratory(EHB 436E) course at Istanbul Techincal University,0,mtsanic/EHB-436E,211765668,Verilog,EHB-436E,3802,0,2020-06-20 11:53:12+00:00,[],None
386,https://github.com/dpieve/University.git,2019-10-23 14:05:58+00:00,"A collection of code examples, exercises, solutions, experiences and progress in the course of Software Engineering. A resource for students learning programming and personal reference.",0,dpieve/University,217072826,Verilog,University,4574,0,2023-02-19 02:07:49+00:00,"['unifei-university', 'assembly', 'cpp', 'haskell', 'java', 'matlab', 'prolog', 'haskell-exercises', 'python', 'shell', 'verilog']",None
387,https://github.com/crlarsen/hp_class.git,2019-10-24 01:13:24+00:00,Verilog code to classify IEEE 754 binary16 values,0,crlarsen/hp_class,217183283,Verilog,hp_class,2,0,2019-10-24 17:12:00+00:00,[],None
388,https://github.com/raman-chumber/Sequence-Detector.git,2019-10-24 02:48:27+00:00,101 sequence detector using Moore FSM in Verilog,1,raman-chumber/Sequence-Detector,217197492,Verilog,Sequence-Detector,108,0,2019-10-24 02:52:16+00:00,[],None
389,https://github.com/Clement25/systolic-array-mm.git,2019-10-23 19:15:02+00:00,A matrix multiplication realization based on systolic array,0,Clement25/systolic-array-mm,217134903,Verilog,systolic-array-mm,96,0,2021-11-23 14:44:17+00:00,[],None
390,https://github.com/ahmedyehia1/MIPS-processor.git,2019-10-25 17:49:10+00:00,3rd Computer Engineering project of MIPS processor implementation using Verilog,2,ahmedyehia1/MIPS-processor,217586688,Verilog,MIPS-processor,130,0,2019-11-29 13:02:01+00:00,[],None
391,https://github.com/cl600class/EventCamera.git,2019-10-27 08:21:11+00:00,,0,cl600class/EventCamera,217824935,Verilog,EventCamera,145,0,2019-10-28 14:18:42+00:00,[],None
392,https://github.com/PrachotanReddy/VerilogProcessors.git,2019-10-26 04:57:05+00:00,,0,PrachotanReddy/VerilogProcessors,217658084,Verilog,VerilogProcessors,3,0,2019-10-26 05:01:31+00:00,[],None
393,https://github.com/HLNN/FPGA.git,2019-10-17 12:25:14+00:00,,0,HLNN/FPGA,215786373,Verilog,FPGA,4505,0,2019-11-22 02:56:26+00:00,[],None
394,https://github.com/meihei3/pop_count_comparison.git,2019-10-24 09:41:33+00:00,,0,meihei3/pop_count_comparison,217264426,Verilog,pop_count_comparison,109,0,2019-10-29 13:52:38+00:00,[],None
395,https://github.com/mahmoudabdelhadii/CPENLAB6_2.git,2019-10-22 01:19:16+00:00,,0,mahmoudabdelhadii/CPENLAB6_2,216696350,Verilog,CPENLAB6_2,53,0,2022-02-23 23:34:52+00:00,[],None
396,https://github.com/y123456y78/CO_LAB_1.git,2019-09-26 07:55:38+00:00,ALU,0,y123456y78/CO_LAB_1,211032684,Verilog,CO_LAB_1,2,0,2019-09-26 07:58:43+00:00,[],None
397,https://github.com/andythebreaker/vlsi.git,2019-09-30 07:33:52+00:00,,0,andythebreaker/vlsi,211802292,Verilog,vlsi,16153,0,2019-12-02 09:28:39+00:00,[],None
398,https://github.com/nicomesa2013/Proyecto_Lab_Digital.git,2019-10-02 15:38:23+00:00,,0,nicomesa2013/Proyecto_Lab_Digital,212378518,Verilog,Proyecto_Lab_Digital,274,0,2019-10-23 04:21:23+00:00,[],None
399,https://github.com/Austin-Li-1123/MIPS-Calculator.git,2019-09-26 11:08:32+00:00,"A multi-function calculator built with MIPS and FPGA boards. Performs addition, subtraction, multiplication, and division as well as a small stack-based memory that can remember the outcome of prior computations that the user selects. The calculator uses the keypad or keyboard peripheral to allow a user to enter numbers and operators, displaying the answer as decimal numbers(or the error in English) on the FPGA board. It uses an FSM to respond to sequences of button presses.",0,Austin-Li-1123/MIPS-Calculator,211069649,Verilog,MIPS-Calculator,18,0,2019-09-26 11:18:35+00:00,[],None
400,https://github.com/diegocdl/ug-m-hr-pj-final.git,2019-09-28 23:10:03+00:00,Final Project FPGA,0,diegocdl/ug-m-hr-pj-final,211572273,Verilog,ug-m-hr-pj-final,15136,0,2019-10-10 16:18:28+00:00,[],None
401,https://github.com/Henrique1701/Projeto-SD.git,2019-09-27 16:19:28+00:00,ULA,1,Henrique1701/Projeto-SD,211358636,Verilog,Projeto-SD,765,0,2019-10-04 23:51:15+00:00,[],None
402,https://github.com/alexsb1962/a12120_fft_fast.git,2019-09-28 14:46:21+00:00,,1,alexsb1962/a12120_fft_fast,211515301,Verilog,a12120_fft_fast,85639,0,2019-09-28 14:49:37+00:00,[],None
403,https://github.com/chungboo1008/What_is_the_scale.git,2019-10-06 04:22:24+00:00,Hardware description language project in first semester of junior,0,chungboo1008/What_is_the_scale,213108144,Verilog,What_is_the_scale,956,0,2019-10-07 03:55:45+00:00,[],None
404,https://github.com/lucamps/INF251-Trab4.git,2019-10-13 12:07:12+00:00,"Quarto trabalho da disciplina de INF 251 (Organização de Computadores I), UFV 2019-2.",0,lucamps/INF251-Trab4,214813248,Verilog,INF251-Trab4,10,0,2019-10-20 20:02:08+00:00,[],None
405,https://github.com/xmliszt/full_adder_manual_auto.git,2019-10-12 12:08:53+00:00,Mojo program to control a full adder to perform in AUTO mode and MANUAL mode,0,xmliszt/full_adder_manual_auto,214640867,Verilog,full_adder_manual_auto,297,0,2019-10-12 14:32:04+00:00,[],None
406,https://github.com/zhongyuchen/dlcd-lab.git,2019-10-13 13:15:09+00:00,"Digital Logical and Component Design Lab (COMP130003.01), 2017/2018, 1",0,zhongyuchen/dlcd-lab,214823094,Verilog,dlcd-lab,29976,0,2019-10-13 15:54:43+00:00,"['verilog', 'vivado', 'fpga', 'nexys4ddr']",https://api.github.com/licenses/apache-2.0
407,https://github.com/thecurryspice/drum.git,2019-10-08 20:40:46+00:00,Dynamic Range Unbiased Multiplier,0,thecurryspice/drum,213749530,Verilog,drum,76,0,2019-11-27 07:45:06+00:00,[],None
408,https://github.com/FSXAC/ELEC402.git,2019-10-02 17:50:16+00:00,VLSI Repository,0,FSXAC/ELEC402,212405353,Verilog,ELEC402,3432,0,2023-01-27 23:43:24+00:00,[],None
409,https://github.com/luisejv/ArchCom_Lab05.git,2019-10-02 20:39:10+00:00,,0,luisejv/ArchCom_Lab05,212436899,Verilog,ArchCom_Lab05,459,0,2019-10-03 12:47:48+00:00,[],None
410,https://github.com/wchen329/ece554-microgame.git,2019-10-16 18:18:42+00:00,Micro Game Educational Game System,0,wchen329/ece554-microgame,215615221,Verilog,ece554-microgame,226260,0,2019-12-28 02:41:47+00:00,[],
411,https://github.com/pradyuishere/pam-modulation.git,2019-10-23 13:01:48+00:00,,0,pradyuishere/pam-modulation,217058520,Verilog,pam-modulation,3,0,2019-10-23 13:04:08+00:00,[],None
412,https://github.com/cobanior/ALU.git,2019-10-04 20:10:06+00:00,arithmetic logic unit,0,cobanior/ALU,212894749,Verilog,ALU,1,0,2019-12-02 05:13:14+00:00,[],None
413,https://github.com/chingyiwu/CompOrg.git,2019-10-04 05:28:27+00:00,,1,chingyiwu/CompOrg,212742375,Verilog,CompOrg,6,0,2019-11-08 03:57:29+00:00,[],None
414,https://github.com/arefafzali/Mips_Single_Cycle.git,2019-10-03 16:54:46+00:00,,0,arefafzali/Mips_Single_Cycle,212631850,Verilog,Mips_Single_Cycle,405,0,2021-04-13 08:18:39+00:00,[],None
415,https://github.com/rthomp10/RTC-MAX1000.git,2019-10-19 18:57:33+00:00,An RTC made with a MAX1000 FPGA.,0,rthomp10/RTC-MAX1000,216256009,Verilog,RTC-MAX1000,155,0,2019-10-20 19:32:48+00:00,[],None
416,https://github.com/vishalgoyall/one_D_CNN_HW.git,2019-10-21 02:55:21+00:00,,0,vishalgoyall/one_D_CNN_HW,216465278,Verilog,one_D_CNN_HW,13567,0,2020-12-11 18:52:24+00:00,[],None
417,https://github.com/KKyInGG/CSC258Lab.git,2019-10-19 18:28:59+00:00,,0,KKyInGG/CSC258Lab,216252386,Verilog,CSC258Lab,22047,0,2019-10-19 18:31:05+00:00,[],None
418,https://github.com/KKyInGG/Dino-Run.git,2019-10-19 05:13:41+00:00,A dinosaur running game,0,KKyInGG/Dino-Run,216152906,Verilog,Dino-Run,6,0,2019-10-19 05:15:52+00:00,[],None
419,https://github.com/MDSHA-maker/Power-management-system-using-FPGA.git,2019-10-17 04:28:40+00:00,This is a Power management system implemented in FPGA. I used verilog in Xilinx Vivado Design Suite to implement this.,0,MDSHA-maker/Power-management-system-using-FPGA,215703195,Verilog,Power-management-system-using-FPGA,3,0,2019-10-17 04:29:37+00:00,[],None
420,https://github.com/programmingisart/verilog_ttl_serial_fpga.git,2019-09-24 08:19:42+00:00,a simple and basic TTL serial rx communication in fpga using Verilog,0,programmingisart/verilog_ttl_serial_fpga,210549598,Verilog,verilog_ttl_serial_fpga,1,0,2019-09-24 08:22:12+00:00,[],None
421,https://github.com/kazi-m22/PnR-practice.git,2019-10-21 07:50:34+00:00,,0,kazi-m22/PnR-practice,216508493,Verilog,PnR-practice,7386,0,2022-06-03 18:22:20+00:00,[],None
422,https://github.com/AliAnilKocak/verilog_miniAluwithmux.git,2019-10-22 17:13:46+00:00,,0,AliAnilKocak/verilog_miniAluwithmux,216868589,Verilog,verilog_miniAluwithmux,75,0,2019-10-23 17:20:21+00:00,[],None
423,https://github.com/david-xhk/full_adder_tester.git,2019-10-06 17:29:18+00:00,Mojo FPGA tester for our DIY full adder,0,david-xhk/full_adder_tester,213212597,Verilog,full_adder_tester,1139,0,2019-10-07 09:29:16+00:00,[],None
424,https://github.com/jreimer107/ece554p2.git,2019-09-24 22:16:26+00:00,Lab2-Camera,0,jreimer107/ece554p2,210706893,Verilog,ece554p2,41,0,2019-10-02 20:48:54+00:00,[],None
425,https://github.com/Scramos/ALU.git,2019-09-22 15:10:03+00:00,,0,Scramos/ALU,210167171,Verilog,ALU,619,0,2019-09-30 15:42:24+00:00,[],None
426,https://github.com/chandanpalai/Verilog-sample-codes.git,2019-09-25 12:54:02+00:00,Repository for basic and advanced Verilog sample codes created for CDAC VLSI 2016 course,0,chandanpalai/Verilog-sample-codes,210844779,Verilog,Verilog-sample-codes,8744,0,2019-09-25 12:59:44+00:00,[],https://api.github.com/licenses/gpl-3.0
427,https://github.com/rrrjjj2019/FPGA_CAR_verilog.git,2019-09-24 01:47:15+00:00,,0,rrrjjj2019/FPGA_CAR_verilog,210487556,Verilog,FPGA_CAR_verilog,4196,0,2019-09-24 01:49:03+00:00,[],None
428,https://github.com/kyngyi/3207lab.git,2019-09-27 17:03:17+00:00,,0,kyngyi/3207lab,211365696,Verilog,3207lab,2148,0,2019-10-01 06:22:08+00:00,[],None
429,https://github.com/d3v1c3nv11/ice40hx1k_freq_meter.git,2019-09-30 11:30:53+00:00,Frequency meter based on Olimex's fpga evb board ice40hx1k-evb ,0,d3v1c3nv11/ice40hx1k_freq_meter,211844659,Verilog,ice40hx1k_freq_meter,105,0,2019-09-30 13:02:18+00:00,[],None
430,https://github.com/agorararmard/ALU32-Optimized.git,2019-09-30 12:17:37+00:00,This is an optimized version for an ALU coded in Verilog,0,agorararmard/ALU32-Optimized,211852680,Verilog,ALU32-Optimized,1,0,2019-11-02 09:52:38+00:00,[],None
431,https://github.com/mariugul/TFE4152-Digital-Camera.git,2019-10-02 15:22:07+00:00,This was the term project design of Design of Integrated Circuits at NTNU fall 2019.,0,mariugul/TFE4152-Digital-Camera,212375005,Verilog,TFE4152-Digital-Camera,1439,0,2019-11-17 21:49:31+00:00,[],None
432,https://github.com/mgomez0/sequential-multiplier.git,2019-10-02 23:12:55+00:00,Digital design for a 4x4 binary sequential multiplier,0,mgomez0/sequential-multiplier,212458784,Verilog,sequential-multiplier,9,0,2020-09-25 03:32:34+00:00,[],None
433,https://github.com/blohmeier/ece_7387-labs-lab2.git,2019-09-29 16:24:15+00:00,,0,blohmeier/ece_7387-labs-lab2,211691429,Verilog,ece_7387-labs-lab2,507,0,2019-11-04 14:49:16+00:00,[],None
434,https://github.com/careylzh/50002_cohort4group2_4bitFullAdder_2019.git,2019-10-12 08:32:11+00:00,FPGA 4-bit Full Adder using Lucid HDL,0,careylzh/50002_cohort4group2_4bitFullAdder_2019,214609889,Verilog,50002_cohort4group2_4bitFullAdder_2019,336,0,2020-04-06 17:20:02+00:00,[],None
435,https://github.com/Shangzewen/Aaron.git,2019-10-11 06:35:27+00:00,Full_Adder,0,Shangzewen/Aaron,214361460,Verilog,Aaron,305,0,2019-10-11 06:46:31+00:00,[],None
436,https://github.com/storyinvisible/Comp_stuct-.git,2019-10-11 15:14:17+00:00,Mini_1d,1,storyinvisible/Comp_stuct-,214467634,Verilog,Comp_stuct-,298,0,2019-10-11 15:22:28+00:00,[],None
437,https://github.com/rsarwar87/enclustra_ux1_fmcjesdadc1.git,2019-10-14 22:17:59+00:00,,0,rsarwar87/enclustra_ux1_fmcjesdadc1,215155330,Verilog,enclustra_ux1_fmcjesdadc1,4864,0,2019-10-23 22:54:51+00:00,[],None
438,https://github.com/yyu226/Mojo_Projects.git,2019-10-08 21:23:25+00:00,All useful mojo projects we recently worked on,0,yyu226/Mojo_Projects,213757518,Verilog,Mojo_Projects,15132,0,2019-10-08 21:37:37+00:00,[],None
439,https://github.com/pengp25/ECOP.git,2019-09-27 02:24:40+00:00,用来存储计算机组成原理实验课的一些项目,0,pengp25/ECOP,211219413,Verilog,ECOP,125,0,2019-09-27 03:02:19+00:00,[],None
440,https://github.com/tallerdigitales2019s2/laboratorio4.git,2019-10-08 20:42:11+00:00,,0,tallerdigitales2019s2/laboratorio4,213749794,Verilog,laboratorio4,47510,0,2019-10-21 15:17:47+00:00,[],None
441,https://github.com/RinMinase/cpe512.git,2019-10-19 03:59:43+00:00,,0,RinMinase/cpe512,216146372,Verilog,cpe512,63,0,2019-10-21 01:56:19+00:00,['verilog'],None
442,https://github.com/DDQXZcp/FPGA_Chassis.git,2019-10-20 10:30:01+00:00,FPGA Chassis control,0,DDQXZcp/FPGA_Chassis,216344104,Verilog,FPGA_Chassis,21,0,2019-12-06 03:36:44+00:00,[],https://api.github.com/licenses/mit
443,https://github.com/therhetoricalcow/tictactoe_fpga.git,2019-10-15 20:33:17+00:00,Tic-Tac-Toe Implementation Using Verilog,0,therhetoricalcow/tictactoe_fpga,215391356,Verilog,tictactoe_fpga,11,0,2021-01-14 22:14:23+00:00,[],None
444,https://github.com/CPE186Project/Project.git,2019-10-21 15:34:50+00:00,,4,CPE186Project/Project,216603618,Verilog,Project,20,0,2019-12-10 00:41:44+00:00,[],None
445,https://github.com/nk-ag/Verilog.git,2019-10-21 09:35:05+00:00,Projects on Hardware Description language- Verilog,0,nk-ag/Verilog,216530642,Verilog,Verilog,6,0,2020-08-19 14:14:47+00:00,[],None
446,https://github.com/chengyang00/MIPS-CPU.git,2019-10-18 03:27:14+00:00,Build a multiple cycles CPU of MIPS,0,chengyang00/MIPS-CPU,215933891,Verilog,MIPS-CPU,5185,0,2019-10-19 13:11:21+00:00,[],None
447,https://github.com/sht4/FPGA.git,2019-10-18 08:13:24+00:00,SPI transmitter,0,sht4/FPGA,215974372,Verilog,FPGA,94308,0,2023-07-19 15:05:50+00:00,[],None
448,https://github.com/YCLTW1995/5-stage-MPIS-CPU.git,2019-10-27 20:55:54+00:00,Used Verilog to implement single cycle CPU and pipleline CPU,0,YCLTW1995/5-stage-MPIS-CPU,217915508,Verilog,5-stage-MPIS-CPU,11,0,2019-10-27 21:15:12+00:00,[],None
449,https://github.com/SivaK18/pattern_match.git,2019-10-20 18:20:08+00:00,using iverilog,0,SivaK18/pattern_match,216406893,Verilog,pattern_match,10,0,2019-10-20 18:44:15+00:00,[],https://api.github.com/licenses/mit
450,https://github.com/ayushtiwari/KGP-RISC.git,2019-10-23 09:35:10+00:00,Single Cycle Processor in Verilog,0,ayushtiwari/KGP-RISC,217020657,Verilog,KGP-RISC,476,0,2020-01-20 11:16:05+00:00,[],None
451,https://github.com/mahmoudabdelhadii/CPENLAB5.git,2019-10-21 23:24:32+00:00,,0,mahmoudabdelhadii/CPENLAB5,216682822,Verilog,CPENLAB5,29,0,2022-02-23 23:31:44+00:00,[],None
452,https://github.com/HaithamWafa/Computer-Architecture-Project.git,2019-10-27 23:36:04+00:00,,0,HaithamWafa/Computer-Architecture-Project,217931302,,Computer-Architecture-Project,29,0,2020-06-07 08:15:29+00:00,[],None
453,https://github.com/ichuniq/LDL.git,2019-10-26 10:01:19+00:00,Logic Design Laboratory,0,ichuniq/LDL,217689708,Verilog,LDL,3295,0,2023-09-13 22:24:18+00:00,['finite-state-machine'],None
454,https://github.com/unal-edigital1-2019-2/work02-captura-datos-OV7670.git,2019-10-27 22:45:04+00:00,,0,unal-edigital1-2019-2/work02-captura-datos-OV7670,217926591,Verilog,work02-captura-datos-OV7670,1891,0,2020-02-10 00:22:11+00:00,[],None
455,https://github.com/petersnj/Basketball-Connect-4.git,2019-09-25 20:44:22+00:00,,0,petersnj/Basketball-Connect-4,210937276,Verilog,Basketball-Connect-4,17,0,2019-09-25 20:55:26+00:00,[],None
456,https://github.com/PandaWarrior2/MIPS_processor.git,2019-10-06 09:04:55+00:00,,0,PandaWarrior2/MIPS_processor,213137630,Verilog,MIPS_processor,588,0,2019-10-06 09:05:32+00:00,[],None
457,https://github.com/occhu1/fyp.git,2019-10-24 06:29:11+00:00,TRC4000/1 Final Year Project 2019,0,occhu1/fyp,217227395,Verilog,fyp,24,0,2019-10-24 06:59:50+00:00,[],None
458,https://github.com/Jack-Kin/VE370-Computer-Organization.git,2019-10-23 09:16:47+00:00,"I don't wanna see verilog any more, inside includes two big course projects",0,Jack-Kin/VE370-Computer-Organization,217016855,Verilog,VE370-Computer-Organization,50541,0,2021-09-22 02:18:38+00:00,[],None
459,https://github.com/damaoooo/Computer_composition.git,2019-10-22 14:46:48+00:00,私有计组代码和报告同步,0,damaoooo/Computer_composition,216838358,Verilog,Computer_composition,4649,0,2020-06-09 04:07:38+00:00,[],None
460,https://github.com/HexDefenders/Processor.git,2019-10-21 00:22:42+00:00,,0,HexDefenders/Processor,216446069,Verilog,Processor,45,0,2019-11-27 06:38:06+00:00,[],None
461,https://github.com/TheLastPiixel/CS303_TrafficLightController.git,2019-10-21 05:06:58+00:00,,0,TheLastPiixel/CS303_TrafficLightController,216481783,Verilog,CS303_TrafficLightController,26836,0,2022-02-28 06:33:08+00:00,[],None
462,https://github.com/micusicek/CMPE125.git,2019-10-24 22:11:06+00:00,,0,micusicek/CMPE125,217404004,Verilog,CMPE125,48,0,2019-10-24 22:17:06+00:00,[],None
463,https://github.com/mpaterno/cs152lab2.git,2019-10-27 05:34:59+00:00,,0,mpaterno/cs152lab2,217810036,Verilog,cs152lab2,20,0,2019-10-27 05:56:32+00:00,[],None
464,https://github.com/sajjadahmed677/RV32I-chisel-version.git,2019-10-27 09:17:41+00:00,,0,sajjadahmed677/RV32I-chisel-version,217830925,Verilog,RV32I-chisel-version,133832,0,2021-04-22 12:41:12+00:00,[],None
465,https://github.com/abc123yuanrui/FPGA-Project-2015-.git,2019-09-22 10:49:49+00:00,,0,abc123yuanrui/FPGA-Project-2015-,210131308,Verilog,FPGA-Project-2015-,1685,0,2019-09-22 11:13:31+00:00,[],None
466,https://github.com/jodigo/ELEC402.git,2019-09-22 06:07:56+00:00,Intro to VLSI,0,jodigo/ELEC402,210099211,Verilog,ELEC402,3421,0,2019-10-16 17:17:35+00:00,[],None
467,https://github.com/cspinali/ECE474Assignment1.git,2019-09-23 19:52:40+00:00,,0,cspinali/ECE474Assignment1,210440093,Verilog,ECE474Assignment1,1060,0,2019-10-04 00:37:56+00:00,[],None
468,https://github.com/alexlee8/ECE6710.git,2019-09-23 15:55:03+00:00,ECE 6710,0,alexlee8/ECE6710,210395562,Verilog,ECE6710,99,0,2019-09-25 19:44:46+00:00,[],None
469,https://github.com/luisejv/AluModules.git,2019-10-01 23:16:25+00:00,,0,luisejv/AluModules,212216916,Verilog,AluModules,53,0,2019-10-02 01:46:10+00:00,['verilog'],None
470,https://github.com/JindaPeter/Verilog-Snake-game.git,2019-09-27 01:45:39+00:00,,0,JindaPeter/Verilog-Snake-game,211213689,Verilog,Verilog-Snake-game,36,0,2019-10-03 18:34:33+00:00,[],None
471,https://github.com/pTpTk/Multipoint_Interposer.git,2019-10-19 00:09:52+00:00,,0,pTpTk/Multipoint_Interposer,216125843,Verilog,Multipoint_Interposer,16,0,2022-05-11 15:55:09+00:00,[],None
472,https://github.com/iamishansharma/Computer-Architecture-CS-F342.git,2019-10-18 20:05:44+00:00,"These are my solutions of labsheets for Computer Architecture (CS F342) at BITS Pilani, Fall 2019",0,iamishansharma/Computer-Architecture-CS-F342,216099052,Verilog,Computer-Architecture-CS-F342,3870,0,2022-02-02 12:48:38+00:00,"['computer-architecture', 'verilog', 'verilog-hdl']",None
473,https://github.com/MayBMore/Practice05.git,2019-10-15 10:18:56+00:00,,0,MayBMore/Practice05,215269374,Verilog,Practice05,64,0,2019-10-15 10:19:07+00:00,[],None
474,https://github.com/owclarke/Verilog-Sequence-Detector.git,2019-09-29 16:35:34+00:00,This program can be targeted to a Basys3 board and can detect the amount of times a pattern of bits occurs when generated from a Linear-Feedback Shift Register.,0,owclarke/Verilog-Sequence-Detector,211692932,Verilog,Verilog-Sequence-Detector,23373,0,2019-09-29 16:54:41+00:00,[],None
475,https://github.com/mwittwer1/CPU.git,2019-10-14 00:38:37+00:00,,0,mwittwer1/CPU,214915831,,CPU,2,0,2020-06-08 20:03:38+00:00,[],None
476,https://github.com/achrafdayoub/ECE585.git,2019-10-12 19:59:12+00:00,,0,achrafdayoub/ECE585,214707421,Verilog,ECE585,861,0,2020-03-16 04:10:18+00:00,[],None
477,https://github.com/AhmadAbdElHakim/MIPS.git,2019-10-12 21:16:32+00:00,MIPS processor in Verilog,2,AhmadAbdElHakim/MIPS,214716363,Verilog,MIPS,63,0,2020-10-19 21:55:58+00:00,[],None
478,https://github.com/gary12345z/VerilogClass.git,2019-10-06 13:43:00+00:00,,0,gary12345z/VerilogClass,213175933,Verilog,VerilogClass,9727,0,2020-01-08 10:12:34+00:00,[],None
479,https://github.com/laraib-786/Booth-Multiplier.git,2019-10-06 15:15:28+00:00,4-bit booth multiplier using verilog,0,laraib-786/Booth-Multiplier,213191020,Verilog,Booth-Multiplier,2,0,2019-10-06 15:20:17+00:00,[],None
480,https://github.com/deslib/uart.git,2019-10-01 07:58:43+00:00,The resuable simple uart module,0,deslib/uart,212041933,Verilog,uart,5,0,2023-11-10 09:52:21+00:00,[],https://api.github.com/licenses/mit
481,https://github.com/SokolovA13/Syntacore_cross_bar_test.git,2019-10-03 09:21:47+00:00,Cross bar test project for Syntacore,0,SokolovA13/Syntacore_cross_bar_test,212540796,Verilog,Syntacore_cross_bar_test,15,0,2019-10-06 10:47:26+00:00,[],None
482,https://github.com/kdheejb7/Verilog.git,2019-09-27 07:26:13+00:00,practice verilog :),0,kdheejb7/Verilog,211260864,Verilog,Verilog,15,0,2019-10-20 05:04:31+00:00,[],None
483,https://github.com/iFission/Mojo-Full-Adder-Tester.git,2019-10-07 11:04:28+00:00,,0,iFission/Mojo-Full-Adder-Tester,213361126,Verilog,Mojo-Full-Adder-Tester,318,0,2019-10-07 11:05:51+00:00,[],None
484,https://github.com/MayBMore/Practice04.git,2019-10-07 10:03:26+00:00,,0,MayBMore/Practice04,213350103,Verilog,Practice04,50,0,2019-10-07 10:03:37+00:00,[],None
485,https://github.com/yuhengy/My_MIPS_CPU.git,2019-10-08 15:32:45+00:00,,0,yuhengy/My_MIPS_CPU,213683120,Verilog,My_MIPS_CPU,6865,0,2021-05-29 03:19:10+00:00,[],None
486,https://github.com/AceOfSpades06/FSK.git,2019-10-08 06:38:26+00:00,,0,AceOfSpades06/FSK,213566635,Verilog,FSK,13,0,2019-11-07 04:50:38+00:00,[],None
487,https://github.com/Joeymi/FPGA.git,2019-10-06 06:04:44+00:00,我邮数电实验专用,0,Joeymi/FPGA,213117113,,FPGA,2,0,2022-09-22 14:16:04+00:00,[],None
488,https://github.com/LinJL-1996/PRcontrol_Module.git,2019-10-07 12:23:48+00:00,verilog for PR control,0,LinJL-1996/PRcontrol_Module,213376344,Verilog,PRcontrol_Module,0,0,2019-10-07 12:27:14+00:00,[],None
489,https://github.com/segurvita/VerilogPractice.git,2019-10-17 05:15:58+00:00,VerilogPractice,0,segurvita/VerilogPractice,215708512,Verilog,VerilogPractice,4,0,2019-10-17 05:16:23+00:00,[],None
490,https://github.com/pr0cf5/ee312.git,2019-10-15 15:19:26+00:00,,0,pr0cf5/ee312,215331121,Verilog,ee312,2455,0,2020-03-23 05:27:25+00:00,[],None
491,https://github.com/HexDefenders/Controller.git,2019-10-15 16:47:37+00:00,,0,HexDefenders/Controller,215349733,Verilog,Controller,9693,0,2019-11-05 06:29:18+00:00,[],None
492,https://github.com/flust/MIPS_CPU_31.git,2019-10-12 01:53:44+00:00,,0,flust/MIPS_CPU_31,214558879,Verilog,MIPS_CPU_31,1990,0,2019-10-12 01:57:25+00:00,[],None
493,https://github.com/isaactesla/Sample_ControlAlteraFPGA.git,2019-10-25 15:07:26+00:00,A Sample_Control System Based on Altera FPGA,0,isaactesla/Sample_ControlAlteraFPGA,217559121,Verilog,Sample_ControlAlteraFPGA,5,0,2019-10-25 15:17:00+00:00,[],https://api.github.com/licenses/mit
494,https://github.com/gadsater/coa_code.git,2019-10-25 18:02:09+00:00,,0,gadsater/coa_code,217588762,Verilog,coa_code,97,0,2019-10-25 18:05:08+00:00,[],None
495,https://github.com/aminiok1/simple-cpu-verilog.git,2019-10-13 21:31:16+00:00,Verilog implementation of a simple stack-based cpu ,0,aminiok1/simple-cpu-verilog,214896926,Verilog,simple-cpu-verilog,8,0,2019-10-13 22:22:42+00:00,[],None
496,https://github.com/LeelaPakanati/FPGA_ARP.git,2019-10-13 19:36:33+00:00,,0,LeelaPakanati/FPGA_ARP,214881776,Verilog,FPGA_ARP,115,0,2019-10-21 05:13:07+00:00,[],None
497,https://github.com/YangZhi1/BlinkyProject.git,2019-10-01 08:08:19+00:00,"Program which gives 3 output signals (A, B, Carry in) and takes in 2 input signals (Sum and Carry out) and tests if adder is working as expected",0,YangZhi1/BlinkyProject,212043559,Verilog,BlinkyProject,15,0,2019-12-01 17:00:51+00:00,[],None
498,https://github.com/keremgure/EE362.git,2019-10-10 20:21:38+00:00,EE362 (Digital Electronics and FPGA Design) Course Codes.,0,keremgure/EE362,214278225,Verilog,EE362,5342,0,2019-10-10 20:31:25+00:00,[],https://api.github.com/licenses/mit
499,https://github.com/yuyun-haha/Logic_design.git,2019-10-05 06:09:18+00:00,初接觸verilog的小hw，pre-sim雖沒錯，但語法多有錯誤。,0,yuyun-haha/Logic_design,212952824,Verilog,Logic_design,4,0,2019-10-07 03:19:05+00:00,[],None
500,https://github.com/AliJahan/Processor.git,2019-10-04 15:35:17+00:00,Processor Implementation in Verilog for The Provided ISA,0,AliJahan/Processor,212848454,Verilog,Processor,1850,0,2019-10-09 01:59:50+00:00,[],None
501,https://github.com/acse-mgs219/keypad-based-combination-lock.git,2019-10-03 14:13:39+00:00,Hardware implementation of a keypad-based security lock,0,acse-mgs219/keypad-based-combination-lock,212597600,Verilog,keypad-based-combination-lock,11488,0,2019-11-21 17:07:19+00:00,[],None
502,https://github.com/lpangco/125bootcamp.git,2019-10-06 00:55:31+00:00,,0,lpangco/125bootcamp,213091128,Verilog,125bootcamp,2,0,2019-11-15 21:47:00+00:00,[],None
503,https://github.com/rillomas/blink_cyclone_10.git,2019-09-23 09:28:48+00:00,Sample project to blink cyclone 10,0,rillomas/blink_cyclone_10,210315706,Verilog,blink_cyclone_10,20,0,2021-08-17 12:37:29+00:00,[],None
504,https://github.com/tsengs0/SimpleSDRAM_Controller-.git,2019-09-22 12:41:54+00:00,Implementatoin of a simple SDRAM controller for target platform of DE1-SoC,0,tsengs0/SimpleSDRAM_Controller-,210145422,Verilog,SimpleSDRAM_Controller-,1,0,2023-01-30 14:32:49+00:00,[],None
505,https://github.com/vishalgoyall/L2_Norm_HW.git,2019-09-22 04:53:25+00:00,,0,vishalgoyall/L2_Norm_HW,210092392,Verilog,L2_Norm_HW,101,0,2020-12-11 18:54:24+00:00,[],None
506,https://github.com/shwnyoo/risc-v.git,2019-10-18 15:45:40+00:00,,0,shwnyoo/risc-v,216057726,Verilog,risc-v,93081,0,2019-10-18 15:49:46+00:00,[],https://api.github.com/licenses/apache-2.0
507,https://github.com/huradominik/Procesor-CISC-16-bit.git,2019-10-18 09:01:16+00:00,CISC 16-bit procesor. A lot of instructions. FPGA/ Verilog HDL/ Implemented in Quartus ,0,huradominik/Procesor-CISC-16-bit,215983596,Verilog,Procesor-CISC-16-bit,6,0,2019-10-18 09:09:23+00:00,[],None
508,https://github.com/karthik0702/1BM18CS043-LD.git,2019-10-22 01:26:11+00:00,Logic Design assignments,0,karthik0702/1BM18CS043-LD,216697327,Verilog,1BM18CS043-LD,9,0,2020-08-18 05:36:05+00:00,[],None
509,https://github.com/sidharth3/MojoAdder.git,2019-10-12 09:34:27+00:00,50.004 Mini Hardware Project,0,sidharth3/MojoAdder,214619734,Verilog,MojoAdder,376,0,2019-12-08 03:08:37+00:00,[],None
510,https://github.com/PierreVieira/Datapath-com-controle.git,2019-10-18 01:29:23+00:00,,0,PierreVieira/Datapath-com-controle,215916675,Verilog,Datapath-com-controle,17,0,2019-11-01 03:46:49+00:00,[],None
511,https://github.com/michaelescue/Project2.git,2019-10-22 16:24:38+00:00,,0,michaelescue/Project2,216858991,Verilog,Project2,597821,0,2019-10-22 16:26:35+00:00,[],None
512,https://github.com/Mauricio-Bernuy/ALU.git,2019-09-26 02:00:50+00:00,ALU Simulation on Verilog,0,Mauricio-Bernuy/ALU,210977718,Verilog,ALU,649,0,2019-10-03 09:09:29+00:00,[],None
513,https://github.com/daniellu1/UnblockMe.git,2019-09-25 06:51:50+00:00,Classic Klotski Puzzle (ie. Unblock Me) game implemented through hardware via Verilog and ARM Assembly.,0,daniellu1/UnblockMe,210775689,Verilog,UnblockMe,13125,0,2019-09-25 22:44:11+00:00,"['verilog', 'assembly-arm']",None
514,https://github.com/spypaul/Paulaga-Retro-Video-Game.git,2019-09-22 16:14:09+00:00,EE 333 Lab6 Project at WWU,0,spypaul/Paulaga-Retro-Video-Game,210176732,Verilog,Paulaga-Retro-Video-Game,25,0,2019-09-22 22:35:31+00:00,[],None
515,https://github.com/spypaul/Keyboard-Reader.git,2019-09-22 15:35:59+00:00,EE 333 Lab4 Project at WWU,0,spypaul/Keyboard-Reader,210171131,Verilog,Keyboard-Reader,9,0,2019-09-22 16:16:32+00:00,[],None
516,https://github.com/akiitr/verilog.git,2019-09-23 18:57:25+00:00,Initial level verilog attempts at UG and PG level no best practices use with caution and consent,0,akiitr/verilog,210430196,Verilog,verilog,364,0,2019-09-23 19:53:09+00:00,[],None
517,https://github.com/joshl229/ECE385.git,2019-09-22 21:50:48+00:00,,0,joshl229/ECE385,210218986,Verilog,ECE385,89103,0,2019-10-29 00:13:27+00:00,[],None
518,https://github.com/markiyanp/ecompMarkiyan.git,2019-09-23 14:33:58+00:00,SEC,0,markiyanp/ecompMarkiyan,210377602,Verilog,ecompMarkiyan,542,0,2020-01-16 10:08:12+00:00,[],None
519,https://github.com/ChrisArreFall/Disenho-de-SoC-para-reloj-despertador.git,2019-10-13 22:16:59+00:00,,0,ChrisArreFall/Disenho-de-SoC-para-reloj-despertador,214902092,Verilog,Disenho-de-SoC-para-reloj-despertador,47440,0,2019-10-17 11:56:10+00:00,[],None
520,https://github.com/lvlb45/Part-2.git,2019-10-02 23:44:28+00:00,,0,lvlb45/Part-2,212462918,Verilog,Part-2,6,0,2019-10-02 23:45:31+00:00,[],None
521,https://github.com/mattwong/Full-adder-test-code.git,2019-10-09 16:30:55+00:00,Code to test 1 but full adder using MOJO FPGA,0,mattwong/Full-adder-test-code,213968885,Verilog,Full-adder-test-code,1065,0,2019-10-31 07:41:16+00:00,[],None
522,https://github.com/startearjimmy/1.digital-design.git,2019-10-12 15:22:05+00:00,digital design HW & project,0,startearjimmy/1.digital-design,214669084,Verilog,1.digital-design,1862,0,2019-10-12 15:23:43+00:00,[],None
523,https://github.com/michaelescue/ECE540Project1-V1.git,2019-10-12 17:47:02+00:00,Project 1: Simple Robot,0,michaelescue/ECE540Project1-V1,214689912,Verilog,ECE540Project1-V1,195556,0,2019-10-12 17:50:14+00:00,[],None
524,https://github.com/kevanpigott/AntFarmFPGA.git,2019-10-24 23:03:32+00:00,FPGA antfarm designed in quartus for cyclone II,0,kevanpigott/AntFarmFPGA,217410032,Verilog,AntFarmFPGA,263187,0,2019-12-13 21:50:13+00:00,[],None
525,https://github.com/unal-edigital1-2019-2/work1-ram.git,2019-10-24 22:00:53+00:00,,1,unal-edigital1-2019-2/work1-ram,217402698,Verilog,work1-ram,1468,0,2019-10-29 13:14:00+00:00,[],None
526,https://github.com/jen10web/TFproc.git,2019-10-16 00:55:42+00:00,Processor for Tuna Fish application,0,jen10web/TFproc,215425039,Verilog,TFproc,22,0,2020-10-03 03:49:26+00:00,[],None
527,https://github.com/tyuxiang/Mojo_ALU16.git,2019-10-17 11:54:49+00:00,An implementation of a 16bit ALU on Mojo FPGA,0,tyuxiang/Mojo_ALU16,215780535,Verilog,Mojo_ALU16,6904,0,2019-11-07 07:23:01+00:00,[],None
528,https://github.com/prashyen/Scream-at-Snake.git,2019-10-27 01:49:18+00:00,,0,prashyen/Scream-at-Snake,217791889,Verilog,Scream-at-Snake,27928,0,2019-10-27 01:50:17+00:00,[],https://api.github.com/licenses/apache-2.0
529,https://github.com/atkm/eth-digital-circuits.git,2019-10-26 21:35:53+00:00,,0,atkm/eth-digital-circuits,217772004,Verilog,eth-digital-circuits,9,0,2019-11-07 16:03:03+00:00,[],None
530,https://github.com/bhatasaka/TetrisASIC.git,2019-10-26 00:23:11+00:00,6710 Tetris ,0,bhatasaka/TetrisASIC,217633639,Verilog,TetrisASIC,18184,0,2019-12-03 04:24:07+00:00,[],None
531,https://github.com/AV-Coding/Computer-Architecture.git,2019-10-22 23:08:53+00:00,,0,AV-Coding/Computer-Architecture,216925719,Verilog,Computer-Architecture,80,0,2019-12-04 12:30:13+00:00,[],None
532,https://github.com/YZ775/sorting-net-verilog.git,2019-10-16 02:52:02+00:00,,0,YZ775/sorting-net-verilog,215443000,Verilog,sorting-net-verilog,175,0,2019-11-17 06:14:49+00:00,[],None
533,https://github.com/arefafzali/Direct_Mapped_Data_Cache.git,2019-10-03 16:50:47+00:00,,0,arefafzali/Direct_Mapped_Data_Cache,212630917,Verilog,Direct_Mapped_Data_Cache,361,0,2019-10-03 16:58:15+00:00,[],None
534,https://github.com/yuyun-haha/IC_design.git,2019-10-05 05:59:48+00:00,Assignments of course 'Digital_IC' in NCKU,0,yuyun-haha/IC_design,212951905,Verilog,IC_design,25177,0,2021-04-06 06:32:11+00:00,[],None
535,https://github.com/bhargav1236/verilog.git,2019-10-11 12:36:13+00:00,verilog codes,0,bhargav1236/verilog,214432373,Verilog,verilog,2,0,2019-11-11 18:14:48+00:00,[],None
536,https://github.com/Applepi/tft_zynq.git,2019-10-01 18:57:39+00:00,MYIR Z-TURN TFT Application,0,Applepi/tft_zynq,212176081,Verilog,tft_zynq,695,0,2019-10-01 20:16:11+00:00,[],None
537,https://github.com/SumantSakhalkar/Digital-System-Design.git,2019-10-01 20:25:38+00:00,,0,SumantSakhalkar/Digital-System-Design,212192742,Verilog,Digital-System-Design,3016,0,2019-10-01 20:43:54+00:00,[],None
538,https://github.com/ayyyq/myCPU.git,2019-10-07 10:21:21+00:00,,0,ayyyq/myCPU,213353204,Verilog,myCPU,162,0,2019-12-30 04:52:22+00:00,[],None
539,https://github.com/youngseok-seo/verilog-practice.git,2019-10-07 15:29:14+00:00,Verilog exercises for display logic.,0,youngseok-seo/verilog-practice,213420055,Verilog,verilog-practice,23,0,2020-04-10 09:42:11+00:00,[],None
540,https://github.com/mahmoudabdelhadii/CPENLAB6.git,2019-10-21 22:31:12+00:00,,0,mahmoudabdelhadii/CPENLAB6,216676926,Verilog,CPENLAB6,41,0,2022-02-23 23:32:29+00:00,[],None
541,https://github.com/vickyabde/verilog.git,2019-10-19 16:08:11+00:00,verilog knockout tournament,0,vickyabde/verilog,216233427,Verilog,verilog,17,0,2019-10-19 16:10:19+00:00,[],https://api.github.com/licenses/gpl-3.0
542,https://github.com/cruelkiddy/MCU.git,2019-10-19 11:04:32+00:00,"Final Project of ""Electronic Design Practice"".",0,cruelkiddy/MCU,216192770,Verilog,MCU,102225,0,2019-11-13 06:31:18+00:00,[],https://api.github.com/licenses/mit
543,https://github.com/Shangzewen/Mini_Hardware_Project_Lab3.git,2019-10-12 11:49:12+00:00,,0,Shangzewen/Mini_Hardware_Project_Lab3,214638305,Verilog,Mini_Hardware_Project_Lab3,319,0,2019-10-12 11:50:19+00:00,[],None
544,https://github.com/armanmass/cse140lpa2.git,2019-10-13 21:08:21+00:00,,0,armanmass/cse140lpa2,214894098,Verilog,cse140lpa2,488,0,2019-10-13 22:24:26+00:00,[],None
545,https://github.com/LiJiasen-00921/TA-s-Advice.git,2019-10-23 14:22:30+00:00,,0,LiJiasen-00921/TA-s-Advice,217076602,Verilog,TA-s-Advice,10300,0,2019-10-28 03:01:47+00:00,[],None
546,https://github.com/Shadberrow/PhyVParser.git,2019-10-17 08:54:53+00:00,,0,Shadberrow/PhyVParser,215746950,Verilog,PhyVParser,484,0,2020-03-04 00:20:40+00:00,[],None
547,https://github.com/MohamedEl-Naggar/RISC-V-CPU.git,2019-10-21 22:20:46+00:00,Full data path of the single cycle implementation of the RISC-V CPU without pipe-lining ,0,MohamedEl-Naggar/RISC-V-CPU,216675684,Verilog,RISC-V-CPU,21,0,2021-02-02 05:12:26+00:00,[],None
548,https://github.com/gauravshilpakar/HoolakiBot.git,2019-10-23 16:50:02+00:00,Autonomous Mail Delivery Robot made using BASYS3 FPGA Board,0,gauravshilpakar/HoolakiBot,217107835,Verilog,HoolakiBot,10616,0,2020-03-10 00:16:04+00:00,[],None
549,https://github.com/choubobo/cpu.git,2019-10-26 20:56:57+00:00,,0,choubobo/cpu,217768367,Verilog,cpu,14,0,2019-10-30 00:46:01+00:00,[],None
550,https://github.com/Ahish9009/VLSI-Lab-3.git,2019-09-29 14:21:47+00:00,,0,Ahish9009/VLSI-Lab-3,211674583,Verilog,VLSI-Lab-3,29816,0,2019-11-13 21:53:57+00:00,[],None
551,https://github.com/nadazeini/Computer-Simulation.git,2019-10-04 05:30:13+00:00,"A project that helps solidify the understanding of how a computer works internally, supports a custom instruction set",0,nadazeini/Computer-Simulation,212742572,Verilog,Computer-Simulation,19366,0,2022-02-26 02:46:11+00:00,[],None
552,https://github.com/hpp-playground/ComputerExperiments2.git,2019-10-10 06:42:39+00:00,,0,hpp-playground/ComputerExperiments2,214106876,Verilog,ComputerExperiments2,13622,0,2020-04-17 13:27:26+00:00,[],None
553,https://github.com/tyuxiang/Mojo_Fulladder_Tester.git,2019-10-11 07:26:32+00:00,Using Mojo FPGA to automatically test for all possible input into an external full adder circuit,0,tyuxiang/Mojo_Fulladder_Tester,214371545,Verilog,Mojo_Fulladder_Tester,364,0,2019-10-11 07:51:15+00:00,[],None
554,https://github.com/junhyukso/myVerilog.git,2019-10-26 07:42:00+00:00,,0,junhyukso/myVerilog,217673770,Verilog,myVerilog,16,0,2020-08-08 10:55:45+00:00,[],None
555,https://github.com/samiBendou/inthdl.git,2019-09-26 17:42:49+00:00,Integer arithmetic component in VHDL,0,samiBendou/inthdl,211147794,Verilog,inthdl,29,0,2019-09-27 18:24:58+00:00,[],None
556,https://github.com/Sauravskv07/Designing-MIPS.git,2019-09-24 09:51:31+00:00,,0,Sauravskv07/Designing-MIPS,210568640,Verilog,Designing-MIPS,30,0,2019-10-15 10:18:02+00:00,[],None
557,https://github.com/draygon23/Lab3.git,2019-09-25 20:27:45+00:00,,0,draygon23/Lab3,210934496,,Lab3,5,0,2020-02-04 13:54:09+00:00,[],None
558,https://github.com/kevingoh/MKRVIDOR4000_Blinky.git,2019-09-25 20:34:14+00:00,Blinking an LED with Arduino MKRVIDOR4000,0,kevingoh/MKRVIDOR4000_Blinky,210935574,Verilog,MKRVIDOR4000_Blinky,18,0,2019-09-25 20:45:31+00:00,[],None
559,https://github.com/Gunjan1235/pipelining.git,2019-10-02 09:03:43+00:00,,1,Gunjan1235/pipelining,212296562,Verilog,pipelining,238,0,2019-11-23 15:08:34+00:00,[],None
560,https://github.com/RainEggplant/oscilloscope_pong.git,2019-10-02 13:21:25+00:00,"a project for the Electronic Circuit Course Design course of E.E., Tsinghua University",0,RainEggplant/oscilloscope_pong,212347350,Verilog,oscilloscope_pong,2913,0,2020-02-09 10:15:46+00:00,"['oscilloscope', 'oscilloscope-pong', 'oscilloscope-video-game', 'circuit', 'tsinghua', 'tsinghua-university']",None
561,https://github.com/chengwee/50.002-Computational-Structure.git,2019-10-02 14:53:58+00:00,,1,chengwee/50.002-Computational-Structure,212368510,Verilog,50.002-Computational-Structure,20735,0,2019-12-04 05:30:22+00:00,[],None
562,https://github.com/arefafzali/Mips_Multi_Cycle_Stack.git,2019-10-03 16:52:57+00:00,,0,arefafzali/Mips_Multi_Cycle_Stack,212631351,Verilog,Mips_Multi_Cycle_Stack,293,0,2019-10-03 16:56:01+00:00,[],None
563,https://github.com/tanshinjie/ComputationStructure_Adder-Mojo.git,2019-10-11 02:12:05+00:00,Lucid codes for Mini Hardware Project (50.002),0,tanshinjie/ComputationStructure_Adder-Mojo,214323498,Verilog,ComputationStructure_Adder-Mojo,321,0,2021-05-15 06:59:35+00:00,[],None
564,https://github.com/evgenii-lezhnev/EM049_Sphere_robot.git,2019-10-07 23:22:12+00:00,materials for Innovate FPGA 2019 contest,0,evgenii-lezhnev/EM049_Sphere_robot,213504945,Verilog,EM049_Sphere_robot,9745,0,2019-10-13 07:43:05+00:00,[],None
565,https://github.com/Neboer/FPGA_clock.git,2019-10-03 07:19:18+00:00,A small clock impelemented with fpga Verilog,0,Neboer/FPGA_clock,212519117,Verilog,FPGA_clock,6,0,2019-10-07 08:39:21+00:00,[],None
566,https://github.com/JonathanXSG/ICOM4215-ARM_Project.git,2019-10-13 19:19:02+00:00,,2,JonathanXSG/ICOM4215-ARM_Project,214879307,Verilog,ICOM4215-ARM_Project,164,0,2019-12-04 22:07:30+00:00,[],None
567,https://github.com/TAKE72K/VSDHW.git,2019-10-15 13:05:15+00:00,NSD homework,0,TAKE72K/VSDHW,215300912,Verilog,VSDHW,3832,0,2022-09-15 05:38:08+00:00,[],None
568,https://github.com/vt-ece4530-f19/example-nios-timer.git,2019-09-29 21:01:05+00:00,,1,vt-ece4530-f19/example-nios-timer,211725709,Verilog,example-nios-timer,254,0,2019-09-29 21:05:28+00:00,[],None
569,https://github.com/blohmeier/ece_7387-labs-lab1.git,2019-09-27 18:45:56+00:00,,0,blohmeier/ece_7387-labs-lab1,211382041,Verilog,ece_7387-labs-lab1,28,0,2019-11-04 14:49:45+00:00,[],None
570,https://github.com/pythag/verilog_ws2811.git,2019-09-29 09:03:15+00:00,,1,pythag/verilog_ws2811,211634836,Verilog,verilog_ws2811,38,0,2019-11-27 22:50:03+00:00,[],https://api.github.com/licenses/gpl-3.0
571,https://github.com/simratsandhu/Verilog-FSM-patterndetector.git,2019-10-19 12:17:14+00:00,Verilog code for a pattern detector '1110',0,simratsandhu/Verilog-FSM-patterndetector,216201500,Verilog,Verilog-FSM-patterndetector,1,0,2019-10-19 12:21:11+00:00,[],None
572,https://github.com/YangZhi1/Auto-Checker.git,2019-10-12 07:58:08+00:00,Automatic Checker for Mojo FPGA,0,YangZhi1/Auto-Checker,214604784,Verilog,Auto-Checker,253,0,2019-10-12 09:06:13+00:00,[],None
573,https://github.com/simmubhangu/DWT_BSV.git,2019-10-24 19:23:55+00:00,,0,simmubhangu/DWT_BSV,217377826,Verilog,DWT_BSV,6245,0,2019-11-20 08:26:06+00:00,[],None
574,https://github.com/asapjules/cscB58-Final-Project-wave-form-visualizer.git,2019-10-22 16:57:47+00:00,,0,asapjules/cscB58-Final-Project-wave-form-visualizer,216865455,Verilog,cscB58-Final-Project-wave-form-visualizer,5399,0,2019-10-22 18:47:13+00:00,[],None
575,https://github.com/falcon2212/MIPS-Processsor-NON-PIPELINED.git,2019-10-26 08:47:35+00:00,,0,falcon2212/MIPS-Processsor-NON-PIPELINED,217681244,Verilog,MIPS-Processsor-NON-PIPELINED,39,0,2019-10-26 09:13:24+00:00,[],None
576,https://github.com/a-tran95/DAC8820EVM_Interface.git,2019-10-26 08:38:41+00:00,FPGA-Interfaced DAC using PRBS as Input,1,a-tran95/DAC8820EVM_Interface,217680254,Verilog,DAC8820EVM_Interface,40,0,2021-06-12 11:57:35+00:00,[],None
577,https://github.com/CompArchFA19/hw4-miguelii44.git,2019-10-08 19:20:49+00:00,hw4-miguelii44 created by GitHub Classroom,0,CompArchFA19/hw4-miguelii44,213732806,Verilog,hw4-miguelii44,64,0,2023-08-21 18:03:41+00:00,[],None
578,https://github.com/hobbitx/Processor_Ram.git,2019-10-14 11:24:19+00:00, Work developed in the discipline of Computer Architecture in order to integrate the code of a 2 way ram into a mips processor.,0,hobbitx/Processor_Ram,215025125,Verilog,Processor_Ram,4311,0,2020-10-21 12:03:02+00:00,[],None
579,https://github.com/yosephwordofa/The-Rebel-ALU-lliance.git,2019-10-08 21:32:31+00:00,ALU,2,yosephwordofa/The-Rebel-ALU-lliance,213759066,Verilog,The-Rebel-ALU-lliance,62,0,2019-11-23 00:22:56+00:00,[],None
580,https://github.com/chimuras/ballgame.git,2019-10-18 04:59:45+00:00,Simple ballgame codes written in verilog,0,chimuras/ballgame,215944485,Verilog,ballgame,15529,0,2019-10-26 02:57:39+00:00,[],None
581,https://github.com/paressuex11/MIPS-CPU.git,2019-10-17 10:58:10+00:00,MIPS CPU implemented in Verilog,1,paressuex11/MIPS-CPU,215770568,,MIPS-CPU,36799,0,2021-04-19 08:48:49+00:00,[],None
582,https://github.com/pybfms/pybfms-uart.git,2019-09-22 18:08:55+00:00,UART BFMs,0,pybfms/pybfms-uart,210192393,Verilog,pybfms-uart,18,0,2021-04-17 20:38:09+00:00,[],https://api.github.com/licenses/apache-2.0
583,https://github.com/magedmabrouk/MIPS-processing-unit.git,2019-09-22 11:20:07+00:00,five stage piplined MIPS processor ,0,magedmabrouk/MIPS-processing-unit,210134750,Verilog,MIPS-processing-unit,35,0,2019-09-22 11:47:04+00:00,[],None
584,https://github.com/vkmanojk/Verilog.git,2019-10-07 11:04:04+00:00,,0,vkmanojk/Verilog,213361049,Verilog,Verilog,7,0,2020-07-16 07:10:50+00:00,[],https://api.github.com/licenses/mit
585,https://github.com/eypidan/pipelineCPU.git,2019-10-07 12:29:23+00:00,,0,eypidan/pipelineCPU,213377490,Verilog,pipelineCPU,472,0,2019-12-30 02:25:17+00:00,[],None
586,https://github.com/MaxPettit/ECEN2350_final.git,2019-10-06 23:02:36+00:00,final code no more editing,0,MaxPettit/ECEN2350_final,213257028,Verilog,ECEN2350_final,16,0,2019-10-06 23:08:43+00:00,[],None
587,https://github.com/nicoquinterosc/ArquitecturaDeComputadoras.git,2019-09-24 19:09:33+00:00,,0,nicoquinterosc/ArquitecturaDeComputadoras,210678409,Verilog,ArquitecturaDeComputadoras,42013,0,2020-10-16 06:56:14+00:00,[],None
588,https://github.com/sreeragh-ar/Verilog-learning.git,2019-10-23 15:54:26+00:00,,0,sreeragh-ar/Verilog-learning,217096779,Verilog,Verilog-learning,4,0,2020-12-16 11:13:53+00:00,[],None
589,https://github.com/SamWibatt/ProgLogLessons.git,2019-10-23 18:07:36+00:00,"In which i teach myself Programmable logic lessons - how to do formal verification, trying different designs for FSMs (e.g. combinatorial with the sync block that only assigns states vs. the kind I do now which are all synchronous), etc.",0,SamWibatt/ProgLogLessons,217122576,Verilog,ProgLogLessons,190,0,2020-01-06 16:20:28+00:00,[],None
590,https://github.com/skifast/LC-3.git,2019-10-22 06:39:36+00:00,Valerie Hetherington's implementation of the LC-3 microprocessor in Verilog for Deerfield Academy's Digital Logic and Computer Architecture class.,0,skifast/LC-3,216741145,Verilog,LC-3,7,0,2019-10-22 06:41:24+00:00,[],None
591,https://github.com/llewynhuang/UART.git,2019-10-14 05:44:29+00:00,design projects,0,llewynhuang/UART,214957548,Verilog,UART,6,0,2021-11-25 08:06:44+00:00,[],None
592,https://github.com/finncrux/552-pj.git,2019-10-12 18:57:31+00:00,552 project,0,finncrux/552-pj,214699550,Verilog,552-pj,1862,0,2021-10-12 05:05:17+00:00,[],None
593,https://github.com/cinnamon-rolling/1D-mini-hardware.git,2019-10-12 04:50:37+00:00,creating a 1-bit full adder with Lucid HDL on mojo IDE to automate testing,0,cinnamon-rolling/1D-mini-hardware,214579588,Verilog,1D-mini-hardware,308,0,2019-10-12 05:58:59+00:00,[],None
594,https://github.com/amanshreshtha1998/Beta-Processor.git,2019-10-23 14:08:02+00:00,Non-Pipelined RISC processor design in Verilog,0,amanshreshtha1998/Beta-Processor,217073273,Verilog,Beta-Processor,6,0,2019-10-23 17:18:16+00:00,[],None
595,https://github.com/kawanon868/project_8FFT.srcs.git,2019-10-16 02:13:36+00:00,,0,kawanon868/project_8FFT.srcs,215436582,Verilog,project_8FFT.srcs,2,0,2019-10-16 02:13:43+00:00,[],None
596,https://github.com/itba-electro3-2019/tpf-grupo-2.git,2019-10-04 17:28:40+00:00,tpf-grupo-2 created by GitHub Classroom,0,itba-electro3-2019/tpf-grupo-2,212868791,Verilog,tpf-grupo-2,25,0,2019-11-21 15:01:30+00:00,[],None
597,https://github.com/drrojasb/ALU-.git,2019-09-29 01:37:51+00:00,,0,drrojasb/ALU-,211584421,Verilog,ALU-,14,0,2019-10-07 03:30:13+00:00,[],None
598,https://github.com/urmilmodi/ECE241.git,2019-10-10 04:23:25+00:00,Programs created in Verilog for the ECE241 (Digital Systems) course,0,urmilmodi/ECE241,214085869,Verilog,ECE241,48808,0,2020-01-09 03:43:28+00:00,"['verilog', 'fpga-programming']",None
599,https://github.com/MitchellX/computer-architecture.git,2019-09-26 07:55:20+00:00,汇编器的实现、解决流水线中的控制和数据冒险问题,0,MitchellX/computer-architecture,211032627,Verilog,computer-architecture,20154,0,2019-09-26 13:54:30+00:00,[],None
600,https://github.com/ei0410/FPGA.git,2019-09-30 14:25:31+00:00,,0,ei0410/FPGA,211878730,Verilog,FPGA,717,0,2019-10-20 11:15:30+00:00,[],https://api.github.com/licenses/bsd-3-clause
601,https://github.com/arefafzali/Regression_Hardware.git,2019-10-03 16:45:32+00:00,,0,arefafzali/Regression_Hardware,212629869,Verilog,Regression_Hardware,436,0,2019-10-03 16:45:56+00:00,[],None
602,https://github.com/lizonghui/Flattened-Priority-Framework.git,2019-10-07 03:47:42+00:00,"The source for the paper ""A Flattened Priority Framework for Mixed-Criticality Systems""",1,lizonghui/Flattened-Priority-Framework,213289758,Verilog,Flattened-Priority-Framework,32,0,2019-10-08 03:21:11+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/jsz160130/DigitalLogic-ALU.git,2019-09-23 20:17:18+00:00,,0,jsz160130/DigitalLogic-ALU,210444493,Verilog,DigitalLogic-ALU,326,0,2019-11-22 18:25:35+00:00,[],None
604,https://github.com/dnjsgus12321/EE312-.git,2019-09-24 08:43:55+00:00,Introduction_to_computer_architecture (Verilog),0,dnjsgus12321/EE312-,210554622,Verilog,EE312-,8,0,2019-09-24 10:39:33+00:00,[],None
605,https://github.com/mclindino/Fast-Adders-VHDL.git,2019-09-30 17:41:04+00:00,"Implementation of the followings adders: Carry Look-Ahead, Macro-Function, Ripple and Carry Select in VHDL ",0,mclindino/Fast-Adders-VHDL,211918373,Verilog,Fast-Adders-VHDL,2093,0,2019-11-17 23:16:38+00:00,[],None
606,https://github.com/Antfortas31/50.004-FSMAdder.git,2019-10-11 14:55:51+00:00,,0,Antfortas31/50.004-FSMAdder,214463061,Verilog,50.004-FSMAdder,393,0,2019-10-11 15:03:20+00:00,[],None
607,https://github.com/roshankr1/Slot-Machine.git,2019-10-10 00:16:41+00:00,,0,roshankr1/Slot-Machine,214049201,Verilog,Slot-Machine,59,0,2019-10-10 00:17:58+00:00,[],None
608,https://github.com/stellaw1/211-Lab6.git,2019-10-10 17:19:25+00:00,Lab 6!!!!!!!,0,stellaw1/211-Lab6,214242747,Verilog,211-Lab6,59,0,2022-03-17 23:48:26+00:00,[],None
609,https://github.com/mec391/pulseox.git,2019-10-01 00:41:15+00:00,Verilog Code for FPGA-Based Pulse Ox device,0,mec391/pulseox,211984939,Verilog,pulseox,5556,0,2021-06-28 00:45:23+00:00,[],None
610,https://github.com/erseverson2/IC.git,2019-10-14 18:40:32+00:00,552 chip design,0,erseverson2/IC,215119536,Verilog,IC,534,0,2021-08-12 18:47:49+00:00,[],None
611,https://github.com/BrandonMFong/MultiCycleProcessor.git,2019-10-15 03:33:16+00:00,Multi Cycle Processor (CompE 475 Microprocessors),0,BrandonMFong/MultiCycleProcessor,215198985,Verilog,MultiCycleProcessor,1584,0,2023-01-28 14:03:53+00:00,[],None
612,https://github.com/tgfisher4/Minesweeper-FPGA.git,2019-10-06 20:25:56+00:00,Minesweeper game implemented in Verilog and playable on an FPGA board and VGA display,0,tgfisher4/Minesweeper-FPGA,213238591,Verilog,Minesweeper-FPGA,98,0,2021-08-27 21:16:41+00:00,[],None
613,https://github.com/kamaboko123/verilog-training.git,2019-10-02 12:57:09+00:00,,0,kamaboko123/verilog-training,212342024,Verilog,verilog-training,55,0,2019-11-06 09:48:39+00:00,[],None
614,https://github.com/vetlemt/DIC_project.git,2019-09-26 15:13:14+00:00,semester project,0,vetlemt/DIC_project,211118944,Verilog,DIC_project,766,0,2019-11-18 13:42:22+00:00,[],None
615,https://github.com/alex-baker-j/Snake.git,2019-10-02 19:09:20+00:00,Snake game created in Verilog,0,alex-baker-j/Snake,212420899,Verilog,Snake,24,0,2019-10-02 19:39:07+00:00,[],None
616,https://github.com/PedramBabakhani/MIPS-Processor.git,2019-10-22 12:01:06+00:00,MIPS (Microprocessor without Interlocked Pipelined Stages) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems. This repository contains MIPS Microprocessor implementation in VHDL. ,0,PedramBabakhani/MIPS-Processor,216803232,Verilog,MIPS-Processor,17,0,2019-10-22 12:11:33+00:00,[],None
617,https://github.com/Viniciuspsc/CPU-MIPS-RISC-in-Verilog.git,2019-10-19 22:02:10+00:00,,0,Viniciuspsc/CPU-MIPS-RISC-in-Verilog,216275871,Verilog,CPU-MIPS-RISC-in-Verilog,8,0,2019-10-19 22:16:35+00:00,[],None
618,https://github.com/Pronio/Arcade-Machine.git,2019-10-20 23:31:46+00:00,This is an implementation of the well known Pong Game in hardware designed to be deployed in the Digilent Basys2 board.,0,Pronio/Arcade-Machine,216441569,Verilog,Arcade-Machine,2792,0,2020-03-27 02:20:35+00:00,[],None
619,https://github.com/palzhj/uFCv2.git,2019-10-23 05:32:48+00:00,uTCA fast control board (version2),0,palzhj/uFCv2,216975827,Verilog,uFCv2,1005,0,2022-05-27 08:09:00+00:00,[],None
620,https://github.com/TitanGuardian/cmc_CDL.git,2019-10-25 11:07:57+00:00,,0,TitanGuardian/cmc_CDL,217515989,Verilog,cmc_CDL,18,0,2019-12-04 12:26:49+00:00,[],None
621,https://github.com/PrajwalShenoy/Final-Year-Project.git,2019-10-25 11:08:03+00:00,,0,PrajwalShenoy/Final-Year-Project,217516012,Verilog,Final-Year-Project,50842,0,2021-01-17 12:15:23+00:00,[],None
622,https://github.com/bikramjitnarwal/Verilog-Practice.git,2019-09-26 03:35:37+00:00,Verilog practice questions & answers,0,bikramjitnarwal/Verilog-Practice,210992790,Verilog,Verilog-Practice,12,0,2019-12-02 10:49:50+00:00,['verilog'],None
623,https://github.com/Diogoalmeida96/SEC_85259.git,2019-09-23 20:33:30+00:00,,0,Diogoalmeida96/SEC_85259,210447129,Verilog,SEC_85259,22843,0,2020-01-30 14:54:04+00:00,[],None
624,https://github.com/bnossum/fm_xmit_iceblink40HX1K.git,2019-09-22 09:40:18+00:00,"FM transmit ""HELLO WORLD"" on an iceblink40-hx1k board",0,bnossum/fm_xmit_iceblink40HX1K,210123090,Verilog,fm_xmit_iceblink40HX1K,458,0,2019-09-29 09:40:00+00:00,[],https://api.github.com/licenses/mit
625,https://github.com/JasonMillette/ECE473.git,2019-09-24 19:58:11+00:00,Bad class,0,JasonMillette/ECE473,210686907,Verilog,ECE473,1215,0,2019-10-09 17:33:16+00:00,[],None
626,https://github.com/jopheno/JophArch-Verilog.git,2019-09-24 13:54:05+00:00,,0,jopheno/JophArch-Verilog,210615614,Verilog,JophArch-Verilog,102,0,2021-02-28 22:23:37+00:00,[],None
627,https://github.com/eliasvolonakis/Verilog-Piano-Tiles-Game.git,2019-09-25 01:54:47+00:00,"Piano Tiles Game programmed in Verilog for CSC258, UofT",0,eliasvolonakis/Verilog-Piano-Tiles-Game,210733421,Verilog,Verilog-Piano-Tiles-Game,10,0,2019-09-25 01:56:35+00:00,[],None
628,https://github.com/Agronault/VerilogProcessor.git,2019-09-25 15:31:52+00:00,processor simulation,1,Agronault/VerilogProcessor,210879802,Verilog,VerilogProcessor,1944,0,2019-10-20 11:19:01+00:00,"['hdl', 'hardware-designs']",None
629,https://github.com/psvkushal/EE2003_comporg.git,2019-09-30 16:09:07+00:00,Verilog code for assignments of course EE3002 computer organization,0,psvkushal/EE2003_comporg,211900853,Verilog,EE2003_comporg,4353,0,2020-01-13 19:10:57+00:00,[],None
630,https://github.com/taller-de-diseno-de-sistemas-digitales/Laboratoriio-4.git,2019-09-30 16:52:08+00:00,,0,taller-de-diseno-de-sistemas-digitales/Laboratoriio-4,211909068,Verilog,Laboratoriio-4,581,0,2019-10-21 14:51:02+00:00,[],None
631,https://github.com/mfHarrison/CSIS220Tutorials.git,2019-10-27 19:28:54+00:00,,2,mfHarrison/CSIS220Tutorials,217905367,Verilog,CSIS220Tutorials,1084,0,2019-12-29 21:27:46+00:00,[],None
632,https://github.com/mrgucci1/systemsynth-BCDcounter.git,2019-10-09 20:20:39+00:00,,0,mrgucci1/systemsynth-BCDcounter,214015871,Verilog,systemsynth-BCDcounter,1,0,2019-10-09 20:21:07+00:00,[],None
633,https://github.com/i1i1/erric_cpu.git,2019-10-09 14:56:45+00:00,,0,i1i1/erric_cpu,213947378,Verilog,erric_cpu,29,0,2020-04-19 13:07:43+00:00,[],None
634,https://github.com/starUnvs/mips-cpu.git,2019-10-14 08:56:08+00:00,single circle cpu with basic MIPS instructions,0,starUnvs/mips-cpu,214995020,Verilog,mips-cpu,3,0,2019-10-14 09:00:37+00:00,[],None
635,https://github.com/sshubhi/Project-ISA_on_SingleCycleProcessor.git,2019-10-14 09:42:45+00:00,"Single cycle processor to implement ISA describing R-type & I-type arithmetic, logical instructions, JAL instruction and types of branch and compare instructions",0,sshubhi/Project-ISA_on_SingleCycleProcessor,215005233,Verilog,Project-ISA_on_SingleCycleProcessor,36,0,2020-09-21 18:56:12+00:00,[],None
636,https://github.com/Djawad-mdallahmari/TelemetreHDL.git,2019-10-11 17:56:57+00:00,,1,Djawad-mdallahmari/TelemetreHDL,214499211,Verilog,TelemetreHDL,31,0,2019-10-11 17:58:49+00:00,[],None
637,https://github.com/HexDefenders/Application.git,2019-10-20 21:14:52+00:00,,0,HexDefenders/Application,216428436,Verilog,Application,13,0,2019-12-06 07:27:07+00:00,[],None
638,https://github.com/minam-git/led_blink.git,2019-10-21 14:15:00+00:00,FPGA study,0,minam-git/led_blink,216585717,Verilog,led_blink,2,0,2023-02-16 13:01:54+00:00,[],None
639,https://github.com/GuoxinYin/ve270-introduction-to-logic-design.git,2019-10-01 21:36:29+00:00,"UM-SJTU Joint Institute, VE270, Fall 2018",0,GuoxinYin/ve270-introduction-to-logic-design,212204107,Verilog,ve270-introduction-to-logic-design,246774,0,2019-10-02 03:11:00+00:00,[],None
640,https://github.com/AJ-RR/Traffic-Light-Controller.git,2019-10-19 13:05:19+00:00,4 State Traffic Light Controller in Verilog,0,AJ-RR/Traffic-Light-Controller,216207656,Verilog,Traffic-Light-Controller,2,0,2019-10-19 13:06:21+00:00,[],None
641,https://github.com/mishpro/fpga_edu.git,2019-10-26 11:12:00+00:00,,0,mishpro/fpga_edu,217697217,Verilog,fpga_edu,17332,0,2021-06-20 21:59:18+00:00,[],https://api.github.com/licenses/gpl-2.0
642,https://github.com/Cristianlopez0718/Pong-in-FPGA.git,2019-10-27 18:00:58+00:00,"Implemented a VGA controller to get a connection between a FPGA and a monitor. Begun the project by establishing static objects for the ball, paddle and the wall. Then took input from a switch to move the paddle up or down and changed the ball movement depending on the boundaries reached. ",0,Cristianlopez0718/Pong-in-FPGA,217894615,Verilog,Pong-in-FPGA,10,0,2019-10-27 18:28:20+00:00,[],None
643,https://github.com/wthbea/CECS301.git,2019-10-03 20:27:04+00:00,,0,wthbea/CECS301,212673547,Verilog,CECS301,6,0,2019-10-21 17:28:08+00:00,[],None
644,https://github.com/derakhshani4476/Traffic-Light-Vrilog-.git,2019-10-02 14:13:38+00:00,Simulating an intersection traffic light (it has some extra features too),0,derakhshani4476/Traffic-Light-Vrilog-,212358920,Verilog,Traffic-Light-Vrilog-,4,0,2019-10-02 14:15:06+00:00,[],None
645,https://github.com/David-Durst/Vivado2015_4.git,2019-10-12 01:50:28+00:00,,0,David-Durst/Vivado2015_4,214558501,Verilog,Vivado2015_4,15,0,2019-10-16 06:19:11+00:00,[],None
646,https://github.com/sandyscoloski/Altera-DE0-VGA-example.git,2019-10-02 02:22:15+00:00,Only write ECP on Screen and uses 2 switches and 1 button for any functions.,0,sandyscoloski/Altera-DE0-VGA-example,212239163,Verilog,Altera-DE0-VGA-example,2088,0,2019-10-02 02:29:01+00:00,[],None
647,https://github.com/gustcar/verilog-exercises.git,2019-10-02 17:35:50+00:00,,0,gustcar/verilog-exercises,212402462,Verilog,verilog-exercises,2,0,2019-10-05 15:14:30+00:00,[],None
648,https://github.com/PRC010101/cbox.git,2019-10-07 00:34:25+00:00,00000,0,PRC010101/cbox,213266168,Verilog,cbox,6,0,2019-10-07 11:29:24+00:00,[],None
649,https://github.com/aniketphatak09/4-way-traffic-control-system.git,2019-10-07 07:32:46+00:00,FPGA Implementation of freeway traffic control system,1,aniketphatak09/4-way-traffic-control-system,213321149,Verilog,4-way-traffic-control-system,1494,0,2019-10-09 01:36:20+00:00,[],None
650,https://github.com/yuyun-haha/VLSI_LAB.git,2019-10-05 06:17:37+00:00,專題生(FB社團 : VLSI實驗室專題生_109) + IC Contest practice.,0,yuyun-haha/VLSI_LAB,212953707,Verilog,VLSI_LAB,24427,0,2021-04-28 17:34:40+00:00,[],None
651,https://github.com/shirch/EntropyFilterHistogram.git,2019-10-07 19:55:29+00:00,"CPU Architecture, FPGA, Quartus, MIPS",1,shirch/EntropyFilterHistogram,213473956,Verilog,EntropyFilterHistogram,20793,0,2019-10-07 20:06:53+00:00,[],None
652,https://github.com/BrandonMFong/SingleCycleProcessor.git,2019-10-13 04:16:34+00:00,Microprocessor,0,BrandonMFong/SingleCycleProcessor,214759367,Verilog,SingleCycleProcessor,4072,0,2023-01-28 14:03:53+00:00,[],None
653,https://github.com/feathertw/MazuV-debug-system.git,2019-09-26 11:00:47+00:00,,0,feathertw/MazuV-debug-system,211068411,Verilog,MazuV-debug-system,41,0,2019-10-09 15:08:09+00:00,[],
654,https://github.com/chi-fan/RISC_CPU.git,2019-09-26 13:21:08+00:00,精简指令集cpu,0,chi-fan/RISC_CPU,211094396,Verilog,RISC_CPU,3364,0,2019-09-26 13:24:53+00:00,[],None
655,https://github.com/MayBMore/Practice02.git,2019-09-23 09:41:36+00:00,,0,MayBMore/Practice02,210318446,Verilog,Practice02,85,0,2019-09-23 10:39:39+00:00,[],None
656,https://github.com/MayBMore/Practice03.git,2019-09-30 11:20:14+00:00,,0,MayBMore/Practice03,211843037,Verilog,Practice03,69,0,2019-09-30 11:20:23+00:00,[],None
657,https://github.com/fsaulo/elevator_controller.git,2019-10-01 05:38:34+00:00,This is an elevator control module written in Verilog for the Spartan3E board,0,fsaulo/elevator_controller,212020337,Verilog,elevator_controller,186,0,2021-07-25 03:18:14+00:00,[],https://api.github.com/licenses/mit
658,https://github.com/davidodidi/ParityChecker.git,2019-09-25 02:47:05+00:00,,0,davidodidi/ParityChecker,210741431,Verilog,ParityChecker,7,0,2019-09-25 19:44:26+00:00,[],None
659,https://github.com/petergust/axi2wb.git,2019-10-23 17:45:11+00:00,,0,petergust/axi2wb,217118362,Verilog,axi2wb,2,0,2019-10-24 05:23:26+00:00,[],None
660,https://github.com/alsementsov/FishCounter.git,2019-10-18 09:43:35+00:00,Fish Counter ,0,alsementsov/FishCounter,215991791,Verilog,FishCounter,31807,0,2023-01-28 09:27:34+00:00,[],None
661,https://github.com/AlessandroRomeo/isa.git,2019-10-22 08:02:48+00:00,,0,AlessandroRomeo/isa,216756991,Verilog,isa,66847,0,2020-02-24 13:34:09+00:00,[],None
662,https://github.com/CEFETTA/Tomasulo.git,2019-10-22 00:42:36+00:00,Tomasulo for ModelSim,2,CEFETTA/Tomasulo,216691435,Verilog,Tomasulo,387,0,2019-11-04 03:38:15+00:00,[],None
