// Seed: 717755102
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(id_8) begin
    if (id_8) begin
      #1;
      id_12 <= 1;
    end else id_1 <= 1'b0;
  end
  logic id_13;
  logic id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_11 = 1;
  assign id_11 = {1 | 1{1}};
  defparam id_13.id_14 = 1;
endmodule
