Running: E:\jgins\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Usuario/Documentos/Xilinx/Procesador1.1/p_UC_isim_beh.exe -prj E:/Usuario/Documentos/Xilinx/Procesador1.1/p_UC_beh.prj work.p_UC 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Usuario/Documentos/Xilinx/Procesador1.1/UC.vhd" into library work
Parsing VHDL file "E:/Usuario/Documentos/Xilinx/Procesador1.1/p_UC.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture behavior of entity p_uc
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable E:/Usuario/Documentos/Xilinx/Procesador1.1/p_UC_isim_beh.exe
Fuse Memory Usage: 35072 KB
Fuse CPU Usage: 577 ms
