Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ism_projects/xi share/not my codes/rot/test1_isim_beh.exe -prj /home/ise/ism_projects/xi share/not my codes/rot/test1_beh.prj work.test1 work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ism_projects/xi share/not my codes/rot/rot.v" into library work
WARNING:HDLCompiler:248 - "/home/ise/ism_projects/xi share/not my codes/rot/rot.v" Line 378: Block identifier is required on this block
Analyzing Verilog file "/home/ise/ism_projects/xi share/not my codes/rot/test1.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/ism_projects/xi share/not my codes/rot/rot.v" Line 233: Size mismatch in connection of port <i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/ism_projects/xi share/not my codes/rot/rot.v" Line 232: Size mismatch in connection of port <i>. Formal port size is 4-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 95112 KB
Fuse CPU Usage: 1230 ms
Compiling module signed_shifter
Compiling module rotator(iteration=0,tangle=17'b0...
Compiling module rotator(iteration=1,tangle=17'b0...
Compiling module rotator(iteration=2,tangle=17'b0...
Compiling module rotator(iteration=3,tangle=17'b0...
Compiling module rotator(iteration=4,tangle=17'b0...
Compiling module rotator(iteration=5,tangle=17'b0...
Compiling module rotator(iteration=6,tangle=17'b0...
Compiling module rotator(iteration=7,tangle=17'b0...
Compiling module rotator(iteration=8,tangle=17'b0...
Compiling module rotator(iteration=9,tangle=17'b0...
Compiling module rotator(iteration=10,tangle=17'b...
Compiling module rotator(iteration=11,tangle=17'b...
Compiling module rotator(iteration=12,tangle=17'b...
Compiling module rotator(iteration=13,tangle=17'b...
Compiling module rotator(iteration=14,tangle=17'b...
Compiling module cordic
Compiling module test1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 19 Verilog Units
Built simulation executable /home/ise/ism_projects/xi share/not my codes/rot/test1_isim_beh.exe
Fuse Memory Usage: 98348 KB
Fuse CPU Usage: 1370 ms
GCC CPU Usage: 1060 ms
