{
  "design": {
    "design_info": {
      "boundary_crc": "0xABEFD9E6E7F6B479",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../lab9.gen/sources_1/bd/lab9_block_design",
      "name": "lab9_block_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2_AR000035739",
      "validated": "true"
    },
    "design_tree": {
      "FIR_0": "",
      "clk_wiz_0": "",
      "dds_compiler_0": "",
      "dds_compiler_1": "",
      "c_addsub_0": "",
      "ila_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "lab9_block_design_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      }
    },
    "components": {
      "FIR_0": {
        "vlnv": "xilinx.com:module_ref:FIR:1.0",
        "xci_name": "lab9_block_design_FIR_0_0",
        "xci_path": "ip/lab9_block_design_FIR_0_0/lab9_block_design_FIR_0_0.xci",
        "inst_hier_path": "FIR_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FIR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "lab9_block_design_clk_wiz_0_0",
        "xci_path": "ip/lab9_block_design_clk_wiz_0_0/lab9_block_design_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "lab9_block_design_dds_compiler_0_0",
        "xci_path": "ip/lab9_block_design_dds_compiler_0_0/lab9_block_design_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Has_TREADY": {
            "value": "false"
          },
          "Latency": {
            "value": "3"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "1"
          },
          "Output_Selection": {
            "value": "Sine_and_Cosine"
          },
          "Output_Width": {
            "value": "5"
          },
          "PINC1": {
            "value": "1010001111010111000010"
          },
          "Parameter_Entry": {
            "value": "System_Parameters"
          },
          "PartsPresent": {
            "value": "Phase_Generator_and_SIN_COS_LUT"
          },
          "Phase_Increment": {
            "value": "Fixed"
          },
          "Phase_Width": {
            "value": "28"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "30"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "lab9_block_design_dds_compiler_1_0",
        "xci_path": "ip/lab9_block_design_dds_compiler_1_0/lab9_block_design_dds_compiler_1_0.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "Has_Phase_Out": {
            "value": "false"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "30"
          },
          "Output_Width": {
            "value": "5"
          },
          "PINC1": {
            "value": "100110011001100110011001100"
          },
          "Phase_Width": {
            "value": "28"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "30"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "lab9_block_design_c_addsub_0_0",
        "xci_path": "ip/lab9_block_design_c_addsub_0_0/lab9_block_design_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "16"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "0000000000000000"
          },
          "B_Width": {
            "value": "16"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "lab9_block_design_ila_0_0",
        "xci_path": "ip/lab9_block_design_ila_0_0/lab9_block_design_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "false"
          },
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          },
          "C_PROBE0_WIDTH": {
            "value": "16"
          },
          "C_PROBE1_WIDTH": {
            "value": "16"
          },
          "C_PROBE2_WIDTH": {
            "value": "16"
          },
          "C_PROBE3_WIDTH": {
            "value": "32"
          }
        }
      }
    },
    "nets": {
      "FIR_0_data_out": {
        "ports": [
          "FIR_0/data_out",
          "ila_0/probe3"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "FIR_0/data_in",
          "ila_0/probe2"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "c_addsub_0/CLK",
          "FIR_0/clk",
          "ila_0/clk"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "c_addsub_0/A",
          "ila_0/probe0"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "c_addsub_0/B",
          "ila_0/probe1"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}