/*
 * Simulator of microcontrollers (t870c1cl.h)
 *
 * Copyright (C) 2016 Drotos Daniel
 * 
 * To contact author send email to dr.dkdb@gmail.com
 *
 */

/* This file is part of microcontroller simulator: ucsim.

UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING.  If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/

#ifndef T870C1CL_HEADER
#define T870C1CL_HEADER

#include "t870ccl.h"

#define rW0 (rbanks[0].rwa.w)
#define rA0 (rbanks[0].rwa.a)
#define rB0 (rbanks[0].rbc.b)
#define rC0 (rbanks[0].rbc.c)
#define rD0 (rbanks[0].rde.d)
#define rE0 (rbanks[0].rde.e)
#define rH0 (rbanks[0].rhl.h)
#define rL0 (rbanks[0].rhl.l)

#define rW1 (rbanks[1].rwa.w)
#define rA1 (rbanks[1].rwa.a)
#define rB1 (rbanks[1].rbc.b)
#define rC1 (rbanks[1].rbc.c)
#define rD1 (rbanks[1].rde.d)
#define rE1 (rbanks[1].rde.e)
#define rH1 (rbanks[1].rhl.h)
#define rL1 (rbanks[1].rhl.l)

#define rWA0 (rbanks[0].wa)
#define rBC0 (rbanks[0].bc)
#define rDE0 (rbanks[0].de)
#define rHL0 (rbanks[0].hl)
#define rIX0 (rbanks[0].ix)
#define rIY0 (rbanks[0].iy)

#define rWA1 (rbanks[1].wa)
#define rBC1 (rbanks[1].bc)
#define rDE1 (rbanks[1].de)
#define rHL1 (rbanks[1].hl)
#define rIX1 (rbanks[1].ix)
#define rIY1 (rbanks[1].iy)


class cl_t870c1;

class cl_t870c1_psw_op: public cl_memory_operator
{
protected:
  class cl_t870c1 *uc;
public:
  cl_t870c1_psw_op(class cl_memory_cell *acell, class cl_t870c1 *auc);
  virtual t_mem write(t_mem val);
};
  

class cl_t870c1: public cl_t870c
{
public:
  u8_t act_rbs; // RBS masked from PSW
  class cl_cell8 cW0, cW1, cA0, cA1;
  class cl_cell8 cB0, cB1, cC0, cC1;
  class cl_cell8 cD0, cD1, cE0, cE1;
  class cl_cell8 cH0, cH1, cL0, cL1;
  class cl_cell16 cWA0, cWA1, cBC0, cBC1, cDE0, cDE1;
  class cl_cell16 cHL0, cHL1, cIX0, cIX1, cIY0, cIY1;
public:
  cl_t870c1(class cl_sim *asim);
  virtual int init(void);
  virtual void part_init(void);
  virtual void mk_rbanks();
  virtual void change_bank(u8_t new_rbs);
  virtual void make_memories(void);
  virtual void make_cpu_hw(void);
  virtual void reset(void);
  virtual void print_regs(class cl_console_base *con);
};


enum t870c1_cpu_cfg
  {
    t870c1_sp_limit	= 0,
    t870c1_bootmode	= 1,
    t870c1_nuof     	= 2
  };
  
class cl_t870c1_cpu: public cl_hw
{
public:
  class cl_t870c1 *uc;
  class cl_memory_cell *psw;
public:
  cl_t870c1_cpu(class cl_uc *auc);
  virtual int init(void);
  virtual unsigned int cfg_size(void) { return t870c1_nuof; }
  virtual void write(class cl_memory_cell *cell, t_mem *val);
  virtual t_mem read(class cl_memory_cell *cell);
  virtual t_mem conf_op(cl_memory_cell *cell, t_addr addr, t_mem *val);
  virtual const char *cfg_help(t_addr addr); 
};


#endif

/* End of tlcs.src/tl870cl.h */
