
---------- Begin Simulation Statistics ----------
final_tick                               541888373000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204686                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738528                       # Number of bytes of host memory used
host_op_rate                                   205366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2996.99                       # Real time elapsed on the host
host_tick_rate                              180811110                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613440339                       # Number of instructions simulated
sim_ops                                     615479109                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.541888                       # Number of seconds simulated
sim_ticks                                541888373000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.467451                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78356467                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88570956                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11250081                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118890850                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9907341                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9999111                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           91770                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152226038                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1054187                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509399                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6970862                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138982562                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14155520                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532370                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40567702                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561824619                       # Number of instructions committed
system.cpu0.commit.committedOps             562335287                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    994997892                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565162                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.296439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    717283469     72.09%     72.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    162027692     16.28%     88.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46101537      4.63%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     38561104      3.88%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10664461      1.07%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2956435      0.30%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       996688      0.10%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2250986      0.23%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14155520      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    994997892                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672309                       # Number of function calls committed.
system.cpu0.commit.int_insts                543463270                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174764862                       # Number of loads committed
system.cpu0.commit.membars                    1019949                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019955      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311071019     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175274253     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816327     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562335287                       # Class of committed instruction
system.cpu0.commit.refs                     245090608                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561824619                       # Number of Instructions Simulated
system.cpu0.committedOps                    562335287                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.907143                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.907143                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            104770009                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4286029                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77492001                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             619011955                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               460253968                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                431127666                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6977579                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9199348                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2083245                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152226038                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114690212                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    547678765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3561137                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     637547383                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22513622                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142071                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         446276744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88263808                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.595016                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1005212467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635606                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913278                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               556060413     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               335327538     33.36%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59425188      5.91%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                41967178      4.17%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7712765      0.77%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2374820      0.24%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  300790      0.03%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040850      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2925      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1005212467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       66267240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7027375                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143366739                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548497                       # Inst execution rate
system.cpu0.iew.exec_refs                   258938313                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72034209                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               80279563                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            190731148                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1017334                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3071268                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74702742                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          602886860                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            186904104                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5300917                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587703703                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                619541                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3384078                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6977579                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4592205                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       133758                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7816625                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26297                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7072                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2103926                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15966286                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4376996                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7072                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       807844                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6219531                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                244970822                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581189697                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876810                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214792838                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.542418                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     581243756                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               715994282                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370725573                       # number of integer regfile writes
system.cpu0.ipc                              0.524345                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524345                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020978      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324289409     54.69%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140658      0.70%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018045      0.17%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189942671     32.03%     87.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72592809     12.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593004621                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     883365                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001490                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173209     19.61%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                607418     68.76%     88.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102736     11.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             592866955                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2192182637                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581189646                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        643444643                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 599839992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593004621                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3046868                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40551569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77668                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1514498                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23393914                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1005212467                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.589930                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808579                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          572017068     56.91%     56.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          309479271     30.79%     87.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95762419      9.53%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21608801      2.15%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5372110      0.53%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             441921      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             308586      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             153780      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              68511      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1005212467                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553445                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10524003                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2106599                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           190731148                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74702742                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1042                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1071479707                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12297764                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               88249332                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357835696                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3117617                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               469256435                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5202178                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5267                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            746530193                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             612400376                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          393302119                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                423747436                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8357504                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6977579                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16889588                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35466418                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       746530149                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92097                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3173                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7000882                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3125                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1583732387                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1216030903                       # The number of ROB writes
system.cpu0.timesIdled                       14614850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1009                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.962832                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2976004                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3461966                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           393899                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4948004                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136490                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140506                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4016                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5582154                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8997                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509167                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           292113                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420481                       # Number of branches committed
system.cpu1.commit.bw_lim_events               541474                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2690078                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19248792                       # Number of instructions committed
system.cpu1.commit.committedOps              19758167                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114480080                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172590                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106373108     92.92%     92.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4006944      3.50%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1376917      1.20%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1263249      1.10%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       290128      0.25%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       101859      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478764      0.42%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        47637      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       541474      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114480080                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227632                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18557484                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320866                       # Number of loads committed
system.cpu1.commit.membars                    1018426                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018426      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11649374     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5830033     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260196      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19758167                       # Class of committed instruction
system.cpu1.commit.refs                       7090241                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19248792                       # Number of Instructions Simulated
system.cpu1.committedOps                     19758167                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.993404                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.993404                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101395270                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               107768                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2841501                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23499485                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3673734                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8447377                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                292585                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               260929                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1200896                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5582154                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3351206                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110940440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                36380                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      24028698                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 788742                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048387                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3675050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3112494                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208283                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115009862                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213363                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645485                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100008846     86.96%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8945712      7.78%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3562738      3.10%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1786912      1.55%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  433676      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  260297      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11144      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     401      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115009862                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         355921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              314213                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4798977                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187535                       # Inst execution rate
system.cpu1.iew.exec_refs                     7783195                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850114                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86620601                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6010899                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509987                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248855                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1921743                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22441138                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5933081                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           306422                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21635120                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                414145                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1795336                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                292585                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2804380                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21074                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          139063                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4110                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1429                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       690033                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       152368                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           476                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95206                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        219007                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12355190                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21358305                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845170                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10442239                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185136                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21366697                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26960422                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14336592                       # number of integer regfile writes
system.cpu1.ipc                              0.166850                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166850                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018629      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13043200     59.45%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6523494     29.73%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356078      6.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21941542                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     620074                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028260                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138222     22.29%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                423266     68.26%     90.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58584      9.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21542973                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159551095                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21358293                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25124408                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20912599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21941542                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528539                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2682970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38101                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           323                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1161708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115009862                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190780                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651974                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101733216     88.46%     88.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8498367      7.39%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2726604      2.37%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             931076      0.81%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             744428      0.65%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             137098      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             167774      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43499      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27800      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115009862                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190191                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3261354                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          319538                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6010899                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1921743                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       115365783                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   968404333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               93044050                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168821                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3431919                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4242078                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                600408                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5100                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28848200                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23069538                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15450906                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8793763                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4425836                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                292585                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8610751                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2282085                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28848188                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26635                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               782                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6698686                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           782                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136385837                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45427579                       # The number of ROB writes
system.cpu1.timesIdled                           4827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.575338                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3560592                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3888156                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           758955                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5978340                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98443                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102404                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3961                       # Number of indirect misses.
system.cpu2.branchPred.lookups                6754488                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2604                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509166                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           420156                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647310                       # Number of branches committed
system.cpu2.commit.bw_lim_events               459959                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10141514                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505901                       # Number of instructions committed
system.cpu2.commit.committedOps              17015260                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111615756                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.152445                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.789731                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    104802331     93.90%     93.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3320303      2.97%     96.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1099765      0.99%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1080698      0.97%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253584      0.23%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        78562      0.07%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       477363      0.43%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        43191      0.04%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       459959      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111615756                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174090                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893677                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697311                       # Number of loads committed
system.cpu2.commit.membars                    1018408                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018408      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797070     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206477     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993167      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015260                       # Class of committed instruction
system.cpu2.commit.refs                       6199656                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505901                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015260                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.869361                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.869361                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             96143960                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               342475                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3095653                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              29173745                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4895242                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10515383                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                420465                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               473138                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1253161                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    6754488                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4681569                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107246288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               155591                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      32921646                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1518528                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.059571                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5222658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3659035                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.290353                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113228211                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.302887                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.823204                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                93977290     83.00%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10654836      9.41%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5181917      4.58%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1889840      1.67%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  388509      0.34%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  762111      0.67%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  373493      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      73      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113228211                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         156787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              439629                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4708710                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.174675                       # Inst execution rate
system.cpu2.iew.exec_refs                     6711689                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525440                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               81857816                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7674597                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1008703                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139753                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2549309                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           27151102                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5186249                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179978                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             19805505                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                586216                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1712216                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                420465                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2863959                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18821                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           95333                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3038                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          613                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2977286                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1046964                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50826                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        388803                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11676363                       # num instructions consuming a value
system.cpu2.iew.wb_count                     19608856                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826165                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9646606                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.172940                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      19614028                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                24735767                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12972004                       # number of integer regfile writes
system.cpu2.ipc                              0.145574                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145574                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018613      5.10%      5.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12208486     61.09%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5736982     28.71%     94.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021262      5.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              19985483                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     590872                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029565                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130405     22.07%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409896     69.37%     91.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50569      8.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              19557728                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         153832574                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     19608844                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         37287048                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  24126371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 19985483                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3024731                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10135841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42551                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1496553                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7493631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113228211                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.176506                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.628748                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101062037     89.26%     89.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7970277      7.04%     96.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2262364      2.00%     98.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             872711      0.77%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             724326      0.64%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             121671      0.11%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             157112      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37690      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20023      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113228211                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.176262                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5640521                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          838689                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7674597                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2549309                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu2.numCycles                       113384998                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   970384728                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               87704386                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442436                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2871747                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5685430                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                676104                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3128                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             34056232                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              27835112                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           18726712                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10603142                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5069893                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                420465                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8787163                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7284276                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        34056220                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27625                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               754                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5648969                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           751                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   138311531                       # The number of ROB reads
system.cpu2.rob.rob_writes                   55926312                       # The number of ROB writes
system.cpu2.timesIdled                           2181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.636329                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2260597                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3069948                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           402839                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3949324                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111556                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205799                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           94243                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4438312                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1277                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509179                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234221                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470648                       # Number of branches committed
system.cpu3.commit.bw_lim_events               411043                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2786464                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861027                       # Number of instructions committed
system.cpu3.commit.committedOps              16370395                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106767974                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153327                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783134                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100047992     93.71%     93.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3338611      3.13%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1147839      1.08%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       988797      0.93%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       244172      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        73544      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474869      0.44%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        41107      0.04%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       411043      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106767974                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151233                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255264                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568773                       # Number of loads committed
system.cpu3.commit.membars                    1018406                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018406      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354027     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077952     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919872      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370395                       # Class of committed instruction
system.cpu3.commit.refs                       5997836                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861027                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370395                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.768539                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.768539                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97034599                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169436                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2171534                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20097451                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2828135                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5937994                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234525                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               309165                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1204017                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4438312                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2490092                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104118104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                24017                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20647296                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 806286                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041342                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2718016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2372153                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192326                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107239270                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.197293                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.638556                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94828593     88.43%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7062353      6.59%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2928486      2.73%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1686678      1.57%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  489086      0.46%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242929      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     899      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     111      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107239270                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         116712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              251478                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3812458                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169401                       # Inst execution rate
system.cpu3.iew.exec_refs                     6495727                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1443206                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81903187                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5143304                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510007                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           108741                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1461223                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19151958                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5052521                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319340                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18186184                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                480964                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1697325                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234525                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2733820                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79030                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2011                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       574531                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        32160                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           111                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45206                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        206272                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10779023                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18006519                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858450                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9253252                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167727                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18011669                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22278964                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12342463                       # number of integer regfile writes
system.cpu3.ipc                              0.147742                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147742                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018634      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10949713     59.17%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5599510     30.26%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937523      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18505524                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     589009                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031829                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133616     22.68%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406703     69.05%     91.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48688      8.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18075885                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144901793                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18006507                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21933594                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17623439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18505524                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528519                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2781562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62492                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           303                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1183748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107239270                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172563                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.629993                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96137986     89.65%     89.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7189192      6.70%     96.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2113731      1.97%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             736949      0.69%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             727361      0.68%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             117129      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             158335      0.15%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35772      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22815      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107239270                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172375                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3110525                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          309880                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5143304                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1461223                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                       107355982                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   976413869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88123660                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037099                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3363652                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3439680                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                716595                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1265                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24077817                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19566273                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13533458                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6255851                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4960552                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234525                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9158224                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2496359                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24077805                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27330                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               792                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6777587                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           791                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125512477                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38785887                       # The number of ROB writes
system.cpu3.timesIdled                           1641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2395492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4746614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342931                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55146                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32874654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2586072                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65906334                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2641218                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             869208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1596489                       # Transaction distribution
system.membus.trans_dist::CleanEvict           754537                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              995                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            528                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1524725                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1524696                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        869208                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           130                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7140516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7140516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    255385152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255385152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1396                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2395586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2395586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2395586                       # Request fanout histogram
system.membus.respLayer1.occupancy        12845900500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11818712508                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3878822376                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22911814482.542755                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 221583801500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57035576000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 484852797000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4678025                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4678025                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4678025                       # number of overall hits
system.cpu2.icache.overall_hits::total        4678025                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3544                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3544                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3544                       # number of overall misses
system.cpu2.icache.overall_misses::total         3544                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    179126500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    179126500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    179126500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    179126500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4681569                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4681569                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4681569                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4681569                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000757                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000757                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000757                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000757                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 50543.594808                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50543.594808                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 50543.594808                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50543.594808                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          267                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3038                       # number of writebacks
system.cpu2.icache.writebacks::total             3038                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          474                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          474                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          474                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          474                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3070                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3070                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3070                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3070                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    159328500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    159328500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    159328500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    159328500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000656                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000656                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000656                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000656                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 51898.534202                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51898.534202                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 51898.534202                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51898.534202                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3038                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4678025                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4678025                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    179126500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    179126500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4681569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4681569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000757                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000757                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 50543.594808                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50543.594808                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          474                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          474                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3070                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3070                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    159328500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    159328500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000656                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000656                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 51898.534202                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51898.534202                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979534                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4544469                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3038                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1495.875247                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343154000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979534                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999360                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999360                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9366208                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9366208                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4613520                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4613520                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4613520                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4613520                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1381437                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1381437                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1381437                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1381437                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182587395023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182587395023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182587395023                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182587395023                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5994957                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5994957                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5994957                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5994957                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.230433                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.230433                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.230433                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.230433                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132172.075182                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132172.075182                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132172.075182                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132172.075182                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1467954                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       118487                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18691                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1602                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.538013                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.961923                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550747                       # number of writebacks
system.cpu2.dcache.writebacks::total           550747                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1037129                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1037129                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1037129                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1037129                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       344308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       344308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       344308                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       344308                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39269432159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39269432159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39269432159                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39269432159                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057433                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057433                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057433                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057433                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114053.208636                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114053.208636                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114053.208636                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114053.208636                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550747                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4171381                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4171381                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       830796                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       830796                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  84867218500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  84867218500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5002177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5002177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.166087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102151.693677                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102151.693677                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       661989                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       661989                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168807                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168807                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17538485500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17538485500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033747                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033747                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103896.671939                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103896.671939                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550641                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550641                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97720176523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97720176523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992780                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992780                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.554646                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.554646                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177466.219412                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177466.219412                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       375140                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       375140                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175501                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175501                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21730946659                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21730946659                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176777                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176777                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123822.352346                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123822.352346                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          191                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5293000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5293000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.375984                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375984                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27712.041885                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27712.041885                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          137                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       249000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       249000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.106299                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.106299                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4611.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4611.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1200500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1200500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470109                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470109                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6939.306358                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6939.306358                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1058500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1058500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.459239                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.459239                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6263.313609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6263.313609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       364000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       364000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       337000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       337000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       283949                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         283949                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225217                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225217                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20742814500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20742814500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509166                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509166                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442325                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442325                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92101.459925                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92101.459925                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225217                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225217                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20517597500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20517597500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442325                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442325                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91101.459925                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91101.459925                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.453639                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5466026                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           569340                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.600636                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343165500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.453639                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.920426                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.920426                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13579365                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13579365                       # Number of data accesses
system.cpu3.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3841420736.220472                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22732306966.569626                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 221583863000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54027939500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 487860433500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2487571                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2487571                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2487571                       # number of overall hits
system.cpu3.icache.overall_hits::total        2487571                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2521                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2521                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2521                       # number of overall misses
system.cpu3.icache.overall_misses::total         2521                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    129471500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    129471500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    129471500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    129471500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2490092                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2490092                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2490092                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2490092                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001012                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51357.199524                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51357.199524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51357.199524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51357.199524                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          418                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    41.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2190                       # number of writebacks
system.cpu3.icache.writebacks::total             2190                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          299                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          299                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2222                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2222                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2222                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2222                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    112693500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    112693500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    112693500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    112693500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000892                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000892                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000892                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000892                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 50717.146715                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50717.146715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 50717.146715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50717.146715                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2190                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2487571                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2487571                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2521                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2521                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    129471500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    129471500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2490092                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2490092                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51357.199524                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51357.199524                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          299                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2222                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2222                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    112693500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    112693500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000892                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000892                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 50717.146715                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50717.146715                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979146                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2459466                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2190                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1123.043836                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350026000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979146                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999348                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999348                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4982406                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4982406                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4463157                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4463157                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4463157                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4463157                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1351996                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1351996                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1351996                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1351996                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 180275149634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 180275149634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 180275149634                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 180275149634                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5815153                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5815153                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5815153                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5815153                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.232495                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.232495                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.232495                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.232495                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133340.002215                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133340.002215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133340.002215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133340.002215                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1438280                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       153705                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16900                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1821                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.105325                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.406919                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513772                       # number of writebacks
system.cpu3.dcache.writebacks::total           513772                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1029081                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1029081                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1029081                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1029081                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322915                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322915                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322915                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322915                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37077426247                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37077426247                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37077426247                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37077426247                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055530                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055530                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055530                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055530                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114821.009389                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114821.009389                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114821.009389                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114821.009389                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513772                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4065182                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4065182                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       830490                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       830490                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  86182336500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86182336500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4895672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4895672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169638                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169638                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103772.876856                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103772.876856                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       667313                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       667313                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163177                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163177                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17365882500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17365882500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033331                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033331                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106423.592173                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106423.592173                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397975                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397975                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       521506                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       521506                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94092813134                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94092813134                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.567174                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.567174                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 180425.178491                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 180425.178491                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       361768                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       361768                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159738                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159738                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19711543747                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19711543747                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173726                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173726                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123399.214633                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123399.214633                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          208                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5196500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5196500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.404669                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.404669                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24983.173077                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24983.173077                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.128405                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.128405                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5818.181818                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5818.181818                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          199                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          153                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1126000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1126000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.434659                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.434659                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7359.477124                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7359.477124                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          152                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       985000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       985000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.431818                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.431818                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6480.263158                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6480.263158                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       121500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       121500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       110500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       110500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305238                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305238                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203941                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203941                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19036605500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19036605500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509179                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509179                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400529                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400529                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93343.690087                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93343.690087                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203941                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203941                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18832664500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18832664500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400529                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400529                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92343.690087                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92343.690087                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.814690                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5294044                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526601                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.053236                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350037500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.814690                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.869209                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.869209                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13177023                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13177023                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    512407333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   829475730.212829                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2631369500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   535739485000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6148888000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     96813869                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96813869                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     96813869                       # number of overall hits
system.cpu0.icache.overall_hits::total       96813869                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17876343                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17876343                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17876343                       # number of overall misses
system.cpu0.icache.overall_misses::total     17876343                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233132618999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233132618999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233132618999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233132618999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114690212                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114690212                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114690212                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114690212                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.155866                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155866                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.155866                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155866                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13041.404442                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13041.404442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13041.404442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13041.404442                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2326                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.469388                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16864407                       # number of writebacks
system.cpu0.icache.writebacks::total         16864407                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1011901                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1011901                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1011901                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1011901                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16864442                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16864442                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16864442                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16864442                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206612534500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206612534500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206612534500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206612534500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12251.370932                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12251.370932                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12251.370932                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12251.370932                       # average overall mshr miss latency
system.cpu0.icache.replacements              16864407                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     96813869                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96813869                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17876343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17876343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233132618999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233132618999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114690212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114690212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.155866                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155866                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13041.404442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13041.404442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1011901                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1011901                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16864442                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16864442                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206612534500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206612534500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12251.370932                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12251.370932                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113678113                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16864408                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.740712                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        246244864                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       246244864                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226342801                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226342801                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226342801                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226342801                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19738695                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19738695                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19738695                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19738695                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 563638203056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 563638203056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 563638203056                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 563638203056                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246081496                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246081496                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246081496                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246081496                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080212                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080212                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080212                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080212                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28554.988213                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28554.988213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28554.988213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28554.988213                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7397047                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       210604                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           136464                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2903                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.205116                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.547020                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14412149                       # number of writebacks
system.cpu0.dcache.writebacks::total         14412149                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5497116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5497116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5497116                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5497116                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14241579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14241579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14241579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14241579                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 246877859540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 246877859540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 246877859540                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 246877859540                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057873                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057873                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057873                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057873                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17335.006149                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17335.006149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17335.006149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17335.006149                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14412149                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160337771                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160337771                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15929385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15929385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 368093076500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 368093076500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176267156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176267156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23107.802122                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23107.802122                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3742408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3742408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12186977                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12186977                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 188240669500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 188240669500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15446.051100                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15446.051100                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66005030                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66005030                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3809310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3809310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 195545126556                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 195545126556                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814340                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814340                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054563                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054563                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51333.476812                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51333.476812                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1754708                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1754708                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2054602                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2054602                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58637190040                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58637190040                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28539.439775                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28539.439775                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          878                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          878                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8964000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8964000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.413176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.413176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10209.567198                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10209.567198                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1430000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1430000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012235                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012235                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        55000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1803                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1803                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          202                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          202                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1412000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1412000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.100748                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.100748                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6990.099010                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6990.099010                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          202                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          202                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1211000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1211000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.100748                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.100748                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5995.049505                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5995.049505                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         7000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         7000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         6000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317945                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317945                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191454                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191454                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17227093000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17227093000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509399                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509399                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375843                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375843                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89980.324255                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89980.324255                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191454                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191454                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17035639000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17035639000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88980.324255                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88980.324255                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.884086                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241096575                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14432747                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.704829                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.884086                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996378                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996378                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507622829                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507622829                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16829817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13494897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               68037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               58742                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30519303                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16829817                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13494897                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3840                       # number of overall hits
system.l2.overall_hits::.cpu1.data              68037                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1629                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61195                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1146                       # number of overall hits
system.l2.overall_hits::.cpu3.data              58742                       # number of overall hits
system.l2.overall_hits::total                30519303                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34623                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            916330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            495057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1441                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1076                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            455174                       # number of demand (read+write) misses
system.l2.demand_misses::total                2396110                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34623                       # number of overall misses
system.l2.overall_misses::.cpu0.data           916330                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2988                       # number of overall misses
system.l2.overall_misses::.cpu1.data           495057                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1441                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489421                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1076                       # number of overall misses
system.l2.overall_misses::.cpu3.data           455174                       # number of overall misses
system.l2.overall_misses::total               2396110                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2961741000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94074179498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    291269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57599800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    135508000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57883652996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     95743000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54135138999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     267177032993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2961741000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94074179498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    291269500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57599800000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    135508000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57883652996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     95743000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54135138999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    267177032993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16864440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14411227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          563094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2222                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513916                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32915413                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16864440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14411227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         563094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2222                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513916                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32915413                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002053                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063584                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.437610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.469381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.888861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.484248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.885697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072796                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002053                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063584                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.437610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.469381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.888861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.484248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.885697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072796                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85542.587297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102664.083352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97479.752343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116349.834464                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94037.473976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118269.655360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88980.483271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118932.845459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111504.493948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85542.587297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102664.083352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97479.752343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116349.834464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94037.473976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118269.655360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88980.483271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118932.845459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111504.493948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1596489                       # number of writebacks
system.l2.writebacks::total                   1596489                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            294                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2203                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           294                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2203                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       915998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       494648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2393907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       915998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       494648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2393907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2614826000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84892886999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    243169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52621793000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    103282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52969456498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     71870501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49566279499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 243083563997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2614826000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84892886999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    243169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52621793000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    103282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52969456498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     71870501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49566279499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 243083563997                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.394552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.373290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.888238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.384788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.885127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072729                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.394552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.373290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.888238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.384788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.885127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072729                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75557.719537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92678.026588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90263.363029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106382.302162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90123.909250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108304.721329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84059.065497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108965.376657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101542.609632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75557.719537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92678.026588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90263.363029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106382.302162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90123.909250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108304.721329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84059.065497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108965.376657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101542.609632                       # average overall mshr miss latency
system.l2.replacements                        4989628                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3583196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3583196                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3583196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3583196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29205169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29205169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29205169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29205169                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   85                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1322000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1350500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.963855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.185185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.540541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        16525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         2850                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        13505                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1605500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       106000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       104500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       202000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2018000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.963855                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.185185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.540541                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20068.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20180                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 87                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.256410                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.421053                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.351351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.382979                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       322500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       261000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1088500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.256410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.421053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.351351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.382979                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20156.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20076.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20157.407407                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1729730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1817048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         498064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1524698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53404662498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40308762000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41098456996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37462102999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  172273984493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2227794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       380171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3341746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.223568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.925957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.456258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107224.498253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114861.375643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116069.138560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116481.567963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112988.922720                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       498064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1524698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48424021999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36799422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37557596996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34245962999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 157027003994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.223568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.925957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.915286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.456258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97224.497251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104861.375643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106069.138560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106481.567963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102988.922393                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16829817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16836432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1076                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2961741000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    291269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    135508000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     95743000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3484261500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16864440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16876560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.437610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.469381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.484248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85542.587297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97479.752343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94037.473976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88980.483271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86828.685706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          294                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           826                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2614826000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    243169500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    103282000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     71870501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3033148001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.394552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.373290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.384788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75557.719537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90263.363029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90123.909250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84059.065497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77175.410946                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11765167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        32881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11865823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       418266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       144123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       135335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          831284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40669517000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17291038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16785196000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16673036000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  91418787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12183433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       168216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12697107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.787889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.804531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.821731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97233.619276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119974.174837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124027.014446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124835.549566                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109972.989977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          332                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          343                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          293                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1377                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       417934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       133267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       829907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  36468865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15822371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15411859502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15320316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  83023412002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.785653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.802492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.819928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87259.866390                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110096.239754                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114168.687789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114959.566134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100039.416467                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             130                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          126                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           135                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.960317                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.962963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          130                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2375500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       119500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2553500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.960317                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19632.231405                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19642.307692                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999824                       # Cycle average of tags in use
system.l2.tags.total_refs                    65701670                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4989633                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.167636                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.926349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.911619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.142783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.993052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.960860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.044459                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.483224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.092369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.377231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530623617                       # Number of tag accesses
system.l2.tags.data_accesses                530623617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2214784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58623744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        172416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31657472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         73344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31300992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         54720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29112384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153209856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2214784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       172416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        73344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        54720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2515264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102175296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102175296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         915996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         494648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2393904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1596489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1596489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4087159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108184170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           318176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58420652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           135349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57762804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           100980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53723950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             282733241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4087159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       318176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       135349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       100980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4641664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188554140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188554140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188554140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4087159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108184170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          318176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58420652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          135349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57762804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          100980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53723950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471287381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1575769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    886632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002764356750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97306                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97306                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5102880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1483656                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2393904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1596489                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2393904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1596489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47665                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20720                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            148107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            132996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            160616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           158062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           144164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95360                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99614272000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11731195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143606253250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42457.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61207.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1073893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  976152                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2393904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1596489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  825459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  631841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  409210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1871921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.089248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.136948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.104145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1267560     67.71%     67.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404172     21.59%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75976      4.06%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33640      1.80%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18000      0.96%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11631      0.62%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8351      0.45%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6447      0.34%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46144      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1871921                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.111134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.804892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97301     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97306                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.193688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.181661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88602     91.06%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              887      0.91%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5975      6.14%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1464      1.50%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              297      0.31%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               60      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97306                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              150159296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3050560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100847552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153209856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102175296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       277.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    282.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  541888264000                       # Total gap between requests
system.mem_ctrls.avgGap                     135798.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2214784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56744448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       172416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31290688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        73344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30893568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        54720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28715328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100847552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4087159.109427874442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104716120.196216121316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 318176.230734516983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57743789.236090511084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 135348.908842522796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57010944.576956257224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 100980.206858950260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52991223.710939444602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186103922.919933170080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       915996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       494648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1596489                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1180018750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47052565500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    129521250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31971202250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     54991250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32564138500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     35949250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30617866500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13015940584500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34098.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51367.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48077.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64634.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47985.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66582.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42045.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67309.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8152853.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6802535040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3615602760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8267234640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4285312020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42775870800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103561298160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120875621280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       290183474700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.504154                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 312943010000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18094700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210850663000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6563095140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3488337435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8484911820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3940066440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42775870800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     190821528270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47393322240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       303467132145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.017796                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121111265750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18094700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 402682407250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3870956940                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22904928393.112877                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221583812500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58018755500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483869617500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3343138                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3343138                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3343138                       # number of overall hits
system.cpu1.icache.overall_hits::total        3343138                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8068                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8068                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8068                       # number of overall misses
system.cpu1.icache.overall_misses::total         8068                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    402063000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    402063000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    402063000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    402063000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3351206                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3351206                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3351206                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3351206                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002407                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002407                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002407                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002407                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49834.283589                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49834.283589                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49834.283589                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49834.283589                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6796                       # number of writebacks
system.cpu1.icache.writebacks::total             6796                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1240                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1240                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1240                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1240                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6828                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6828                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6828                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6828                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    345451000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    345451000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    345451000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    345451000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002037                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002037                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002037                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002037                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50593.292326                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50593.292326                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50593.292326                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50593.292326                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6796                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3343138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3343138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8068                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8068                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    402063000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    402063000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3351206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3351206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002407                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002407                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49834.283589                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49834.283589                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1240                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1240                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6828                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6828                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    345451000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    345451000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50593.292326                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50593.292326                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979831                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3288432                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6796                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           483.877575                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335941000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979831                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6709240                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6709240                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5448866                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5448866                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5448866                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5448866                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1499123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1499123                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1499123                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1499123                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 181298767705                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 181298767705                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 181298767705                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 181298767705                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6947989                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6947989                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6947989                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6947989                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215764                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 120936.552708                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120936.552708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 120936.552708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120936.552708                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1573807                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110798                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21194                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1570                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.257195                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.571975                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562394                       # number of writebacks
system.cpu1.dcache.writebacks::total           562394                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1132429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1132429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1132429                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1132429                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366694                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366694                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40102564467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40102564467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40102564467                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40102564467                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052777                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052777                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052777                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052777                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109362.477889                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109362.477889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109362.477889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109362.477889                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562394                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4785970                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4785970                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       902231                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       902231                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87702144000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87702144000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5688201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5688201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158614                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158614                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97205.864130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97205.864130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       718741                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       718741                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183490                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183490                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18137944000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18137944000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98849.768380                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98849.768380                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       662896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        662896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       596892                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       596892                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93596623705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93596623705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259788                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259788                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156806.631191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156806.631191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       413688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       413688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183204                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183204                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21964620467                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21964620467                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145424                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145424                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119891.598802                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119891.598802                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.374302                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374302                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28425.373134                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28425.373134                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.113594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.113594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7385.245902                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7385.245902                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1216500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1216500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435829                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435829                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7463.190184                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7463.190184                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1085500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1085500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.433155                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.433155                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6700.617284                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6700.617284                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       372000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       372000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       341000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       341000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291876                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291876                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217291                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217291                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19738235000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19738235000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509167                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509167                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426758                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426758                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90837.793558                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90837.793558                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217291                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217291                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19520944000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19520944000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426758                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426758                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89837.793558                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89837.793558                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.125706                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6323913                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583816                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.832031                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335952500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.125706                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15499980                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15499980                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 541888373000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29576177                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5179685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29332255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3393139                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1078                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           615                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1693                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3412796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3412796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16876561                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12699618                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          135                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50593287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43256875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1709769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1671168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1554834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98822197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158646144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1844695424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       871936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     72030080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       390912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70486528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       282368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65771840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4213175232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5064627                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106887744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37980510                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085857                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35037275     92.25%     92.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2773539      7.30%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  51394      0.14%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88638      0.23%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29664      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37980510                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65868643449                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         854795337                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4755122                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790678447                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3449205                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21652592850                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25296950912                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         876574688                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10400602                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               616413001000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 801423                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750816                       # Number of bytes of host memory used
host_op_rate                                   806073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   962.74                       # Real time elapsed on the host
host_tick_rate                               77409267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771558233                       # Number of instructions simulated
sim_ops                                     776034533                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074525                       # Number of seconds simulated
sim_ticks                                 74524628000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.902939                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8112040                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9334598                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           602593                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11576847                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            876798                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         899492                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22694                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15889488                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7467                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8789                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           522848                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11454325                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2421104                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1414448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12987724                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46441582                       # Number of instructions committed
system.cpu0.commit.committedOps              47139591                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140040671                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.336614                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.241494                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    123129788     87.92%     87.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7463411      5.33%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3720567      2.66%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1677119      1.20%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       879867      0.63%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       297654      0.21%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       331008      0.24%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120153      0.09%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2421104      1.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140040671                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1397851                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44397696                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10661238                       # Number of loads committed
system.cpu0.commit.membars                    1048941                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1049600      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33845481     71.80%     74.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10669635     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1479603      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47139591                       # Class of committed instruction
system.cpu0.commit.refs                      12149696                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46441582                       # Number of Instructions Simulated
system.cpu0.committedOps                     47139591                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.187513                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.187513                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102064745                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                80371                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7558513                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              62136049                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12005859                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26225181                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                523893                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               150107                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1190819                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15889488                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10304619                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    125172031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               173554                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65391408                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1207276                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107337                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16234740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8988838                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.441735                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         142010497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.466118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870431                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99319303     69.94%     69.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25691865     18.09%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13549784      9.54%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2190720      1.54%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  315759      0.22%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  505586      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30724      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  399292      0.28%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7464      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           142010497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1794                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1235                       # number of floating regfile writes
system.cpu0.idleCycles                        6022631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              556893                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13471874                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.382263                       # Inst execution rate
system.cpu0.iew.exec_refs                    14864692                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1740715                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6907641                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13736835                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            418454                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           220159                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1916206                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           60069389                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13123977                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           496382                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56587637                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 77189                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11953258                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                523893                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12095800                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       125322                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           64953                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4152                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3075597                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       427748                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           470                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       279545                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        277348                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42415222                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55736258                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748809                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31760912                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.376512                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55842627                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                73051833                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40854861                       # number of integer regfile writes
system.cpu0.ipc                              0.313724                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.313724                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1050327      1.84%      1.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40869313     71.60%     73.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29880      0.05%     73.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67260      0.12%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 75      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                715      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              5      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13323493     23.34%     96.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1741724      3.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            556      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              57084018                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2080                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4101                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1945                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2445                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     282312                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004946                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 211893     75.06%     75.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     75.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    123      0.04%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     75.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 53054     18.79%     93.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17135      6.07%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               43      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56313923                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         256489258                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55734313                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72997150                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58530851                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 57084018                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1538538                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12929801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32513                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        124090                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5602468                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    142010497                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.401970                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.944456                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          109403703     77.04%     77.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19229014     13.54%     90.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8285465      5.83%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1924085      1.35%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1672480      1.18%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             538073      0.38%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             688414      0.48%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             153054      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116209      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      142010497                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.385617                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           604280                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          134895                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13736835                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1916206                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2959                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       148033128                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1016240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20758428                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34215087                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                348178                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12747016                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8406997                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                58258                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79713832                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61196296                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44839635                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26475137                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1322350                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                523893                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10748983                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10624553                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2042                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79711790                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      70757040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            409049                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3548873                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        408948                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197738055                       # The number of ROB reads
system.cpu0.rob.rob_writes                  122258936                       # The number of ROB writes
system.cpu0.timesIdled                         208106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  727                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.566836                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7770236                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8579560                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           548217                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10915291                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            708012                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         713891                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5879                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14869148                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1812                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1046                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           546383                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9927225                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1996831                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1259157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14577796                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38988146                       # Number of instructions committed
system.cpu1.commit.committedOps              39616792                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109780703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.360872                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.270748                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95262333     86.78%     86.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6493699      5.92%     92.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3198638      2.91%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1591415      1.45%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       669819      0.61%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215197      0.20%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247734      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105037      0.10%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1996831      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109780703                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              989530                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37104961                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8873957                       # Number of loads committed
system.cpu1.commit.membars                     942926                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       942926      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29048875     73.32%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             60      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8875003     22.40%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        749832      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39616792                       # Class of committed instruction
system.cpu1.commit.refs                       9624835                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38988146                       # Number of Instructions Simulated
system.cpu1.committedOps                     39616792                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.880798                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.880798                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             79340858                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1941                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7154266                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56288165                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6757943                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24264505                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                546901                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 4067                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1015243                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14869148                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9288877                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    101770368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95316                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      59913525                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1097470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132386                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9606335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8478248                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.533433                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111925450                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.542183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915671                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                73049421     65.27%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22817033     20.39%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12993027     11.61%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2021611      1.81%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  173606      0.16%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  486792      0.43%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     414      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  383132      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     414      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111925450                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         391512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              589920                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12171268                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.443972                       # Inst execution rate
system.cpu1.iew.exec_refs                    12296908                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    800172                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6723832                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12414553                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            372713                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           176783                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              937783                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54121645                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11496736                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           507007                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49865533                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84916                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8554524                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                546901                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8689637                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             410                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3540596                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       186905                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       326687                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263233                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38439444                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49144814                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742045                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28523814                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.437555                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49273598                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64579455                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36382035                       # number of integer regfile writes
system.cpu1.ipc                              0.347126                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.347126                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           943434      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36956585     73.37%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  71      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11670753     23.17%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             801601      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50372540                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     221224                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004392                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200681     90.71%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20527      9.28%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   16      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49650330                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         212925156                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49144814                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68626512                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52693818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50372540                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1427827                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14504853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33402                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        168670                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6495376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111925450                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.450054                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998242                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           83990694     75.04%     75.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15481270     13.83%     88.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7834032      7.00%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1814846      1.62%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1409398      1.26%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             539910      0.48%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             638664      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123546      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              93090      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111925450                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.448486                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           564593                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          108985                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12414553                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             937783                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu1.numCycles                       112316962                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36597455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17507797                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28806399                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                341963                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7350650                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5051967                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                47481                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72422112                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55282501                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40846287                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24459579                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1188325                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                546901                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7167658                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12039888                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72422112                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      54892865                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            374469                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2602418                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        374452                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   161975704                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110583788                       # The number of ROB writes
system.cpu1.timesIdled                           4550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.677475                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8035771                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8670684                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           561860                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         10927036                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            546708                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         550324                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3616                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14634163                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1787                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1025                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           553496                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9348524                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1820738                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1121372                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15302231                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36742045                       # Number of instructions committed
system.cpu2.commit.committedOps              37301852                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97633810                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.382059                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.289761                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83560089     85.59%     85.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6512375      6.67%     92.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3032639      3.11%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1594349      1.63%     96.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       602411      0.62%     97.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       211891      0.22%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       189077      0.19%     98.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       110241      0.11%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1820738      1.86%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97633810                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              771140                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34901774                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8210289                       # Number of loads committed
system.cpu2.commit.membars                     839721                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       839721      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27539783     73.83%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             64      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8211314     22.01%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        710874      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37301852                       # Class of committed instruction
system.cpu2.commit.refs                       8922188                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36742045                       # Number of Instructions Simulated
system.cpu2.committedOps                     37301852                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.730289                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.730289                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66902251                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8504                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7334370                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54814112                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6796359                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 24687973                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                553944                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 4177                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               933925                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14634163                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8905632                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     90089389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                98430                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58615034                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1124616                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.145880                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9222745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8582479                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.584302                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          99874452                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.595491                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.947334                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                61892574     61.97%     61.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                22195493     22.22%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12825803     12.84%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1898165      1.90%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  169621      0.17%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  471275      0.47%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53200      0.05%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  367854      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     467      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            99874452                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         441947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              599394                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11690801                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.479063                       # Inst execution rate
system.cpu2.iew.exec_refs                    11637140                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    763384                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6772521                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11794051                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            356069                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           210645                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              911155                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52556245                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10873756                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           499243                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48057906                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108060                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5759005                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                553944                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5924455                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25581                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             313                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3583762                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       199256                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       309375                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        290019                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36771529                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47375539                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743293                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27332017                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.472261                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47501380                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62482562                       # number of integer regfile reads
system.cpu2.int_regfile_writes               35045757                       # number of integer regfile writes
system.cpu2.ipc                              0.366262                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.366262                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           840161      1.73%      1.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35916068     73.97%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  74      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11036421     22.73%     98.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             764329      1.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48557149                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     269668                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005554                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 243578     90.33%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 26065      9.67%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   25      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47986656                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         197318048                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47375539                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         67810650                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  51213619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48557149                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1342626                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15254393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59630                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        221254                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6780859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     99874452                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.486182                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.031927                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           73125175     73.22%     73.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14538461     14.56%     87.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7812726      7.82%     95.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1771198      1.77%     97.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1198257      1.20%     98.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             580198      0.58%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             641074      0.64%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             119724      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87639      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       99874452                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.484040                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           544451                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           96990                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11794051                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             911155                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    440                       # number of misc regfile reads
system.cpu2.numCycles                       100316399                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    48598228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15719922                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27068618                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                350762                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7340203                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3396754                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                33330                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70743494                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53741033                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39592523                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 24847638                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1193896                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                553944                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5490019                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12523905                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70743494                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45922726                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            364094                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2263101                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        364110                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   148415153                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107500880                       # The number of ROB writes
system.cpu2.timesIdled                           4749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.288996                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7866422                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8432315                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           574962                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10948520                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            455680                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         463037                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7357                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14226066                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1675                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1035                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           510424                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9163343                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1791713                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1103867                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12084756                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            35946121                       # Number of instructions committed
system.cpu3.commit.committedOps              36497189                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     94840858                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.384826                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.291722                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80883694     85.28%     85.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6660728      7.02%     92.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2931922      3.09%     95.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1507155      1.59%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       572151      0.60%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       233112      0.25%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       159397      0.17%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       100986      0.11%     98.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1791713      1.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     94840858                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              686775                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34111078                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7949474                       # Number of loads committed
system.cpu3.commit.membars                     826576                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       826576      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27022092     74.04%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7950509     21.78%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        697864      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36497189                       # Class of committed instruction
system.cpu3.commit.refs                       8648373                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   35946121                       # Number of Instructions Simulated
system.cpu3.committedOps                     36497189                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.700882                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.700882                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             65024502                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                64826                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6972972                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51232714                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6669376                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23654610                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                510877                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                17992                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               799167                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14226066                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8112610                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     87565581                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86867                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55093998                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1150830                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146530                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8517503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8322102                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.567475                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          96658532                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.587538                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.999065                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                61719269     63.85%     63.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20044767     20.74%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11770649     12.18%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1672717      1.73%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  214023      0.22%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  450999      0.47%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  428087      0.44%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  357410      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     611      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            96658532                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         427710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              543022                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10963661                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.461785                       # Inst execution rate
system.cpu3.iew.exec_refs                    10734959                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    745295                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6397486                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10779186                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            352389                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           393034                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              888685                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           48550073                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9989664                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           402521                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44832931                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146862                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3992451                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                510877                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4196751                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             323                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2829712                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       189786                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254465                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        288557                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34408021                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44384513                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.739364                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25440069                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.457166                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44476469                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58539709                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32681832                       # number of integer regfile writes
system.cpu3.ipc                              0.370249                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.370249                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           827018      1.83%      1.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33531930     74.13%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  62      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10129853     22.39%     98.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             746493      1.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45235452                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     321747                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007113                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310623     96.54%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11111      3.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   13      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44730181                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         187500427                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44384513                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         60602972                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47230313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45235452                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1319760                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12052884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            49244                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        215893                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5436037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     96658532                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.467992                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.016850                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71575792     74.05%     74.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13812096     14.29%     88.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7257708      7.51%     95.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1640904      1.70%     97.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1032301      1.07%     98.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             475673      0.49%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             657974      0.68%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             118857      0.12%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87227      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       96658532                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.465931                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           507141                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95662                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10779186                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             888685                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    442                       # number of misc regfile reads
system.cpu3.numCycles                        97086242                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    51828291                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14616023                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26428730                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                312373                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7191158                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2325560                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15243                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             65556647                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              49721163                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36422968                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 23747408                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1248573                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                510877                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4408426                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9994238                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        65556647                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      46184640                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            408439                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2243305                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        408444                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   141629348                       # The number of ROB reads
system.cpu3.rob.rob_writes                   99020228                       # The number of ROB writes
system.cpu3.timesIdled                           4565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2571742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5052258                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       369412                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88823                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3169416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2223461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6645432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2312284                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2476962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354910                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2126188                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2719                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2174                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89291                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2476963                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7618453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7618453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186950720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186950720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3771                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2571160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2571160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2571160                       # Request fanout histogram
system.membus.respLayer1.occupancy        13757861750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7118497516                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                572                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          287                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    84900945.993031                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   187573531.986325                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    645813000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            287                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50158056500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24366571500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8899831                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8899831                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8899831                       # number of overall hits
system.cpu2.icache.overall_hits::total        8899831                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5801                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5801                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5801                       # number of overall misses
system.cpu2.icache.overall_misses::total         5801                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    385105999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    385105999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    385105999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    385105999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8905632                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8905632                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8905632                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8905632                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000651                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000651                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000651                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000651                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66386.140148                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66386.140148                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66386.140148                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66386.140148                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          966                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5517                       # number of writebacks
system.cpu2.icache.writebacks::total             5517                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          284                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          284                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5517                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5517                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5517                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5517                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    363988499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    363988499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    363988499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    363988499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000619                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000619                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000619                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000619                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65975.801885                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65975.801885                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65975.801885                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65975.801885                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5517                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8899831                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8899831                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5801                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5801                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    385105999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    385105999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8905632                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8905632                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000651                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000651                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66386.140148                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66386.140148                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          284                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5517                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5517                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    363988499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    363988499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65975.801885                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65975.801885                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9041974                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5549                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1629.478104                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17816781                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17816781                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8706397                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8706397                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8706397                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8706397                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2205666                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2205666                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2205666                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2205666                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170919492996                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170919492996                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170919492996                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170919492996                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10912063                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10912063                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10912063                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10912063                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.202131                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.202131                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.202131                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.202131                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77491.103819                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77491.103819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77491.103819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77491.103819                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2220217                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        21280                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            28462                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            352                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.006359                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    60.454545                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       611049                       # number of writebacks
system.cpu2.dcache.writebacks::total           611049                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1599724                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1599724                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1599724                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1599724                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605942                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605942                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55509716999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55509716999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55509716999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55509716999                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055530                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055530                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055530                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91608.960922                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91608.960922                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91608.960922                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91608.960922                       # average overall mshr miss latency
system.cpu2.dcache.replacements                611049                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8573316                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8573316                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1908059                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1908059                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 142006068000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142006068000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10481375                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10481375                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.182043                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.182043                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74424.358995                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74424.358995                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1321949                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1321949                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       586110                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       586110                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52935492500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52935492500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055919                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055919                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90316.651311                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90316.651311                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297607                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297607                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28913424996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28913424996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430688                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430688                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.691004                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.691004                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97153.040742                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97153.040742                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277775                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277775                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19832                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19832                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2574224499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2574224499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129801.558038                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129801.558038                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       272723                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       272723                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7757                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7757                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    134453000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    134453000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       280480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       280480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.027656                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027656                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17333.118474                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17333.118474                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          154                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7603                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7603                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    114884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    114884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027107                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027107                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15110.351177                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15110.351177                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       279475                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       279475                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          662                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          662                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8019500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8019500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       280137                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       280137                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002363                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002363                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 12114.048338                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12114.048338                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          650                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          650                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7429500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7429500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002320                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data        11430                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        11430                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       769500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       769500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       709500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       709500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          329                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            329                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          696                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          696                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14506000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14506000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1025                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1025                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.679024                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.679024                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20841.954023                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20841.954023                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          696                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          696                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13810000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13810000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.679024                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.679024                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19841.954023                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19841.954023                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.016411                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9876215                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           613640                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.094477                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.016411                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969263                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969263                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23561023                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23561023                       # Number of data accesses
system.cpu3.numPwrStateTransitions                616                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          309                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    84083045.307443                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   182110776.179163                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        61500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    638433000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            309                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48542967000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  25981661000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8106815                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8106815                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8106815                       # number of overall hits
system.cpu3.icache.overall_hits::total        8106815                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5795                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5795                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5795                       # number of overall misses
system.cpu3.icache.overall_misses::total         5795                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    381055496                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    381055496                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    381055496                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    381055496                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8112610                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8112610                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8112610                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8112610                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000714                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000714                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000714                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000714                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65755.909577                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65755.909577                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65755.909577                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65755.909577                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1513                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.806452                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5530                       # number of writebacks
system.cpu3.icache.writebacks::total             5530                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          265                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          265                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          265                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          265                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5530                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5530                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5530                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5530                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    361562496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    361562496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    361562496                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    361562496                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000682                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000682                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000682                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000682                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65382.006510                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65382.006510                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65382.006510                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65382.006510                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5530                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8106815                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8106815                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5795                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5795                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    381055496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    381055496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8112610                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8112610                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000714                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000714                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65755.909577                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65755.909577                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          265                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5530                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5530                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    361562496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    361562496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000682                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65382.006510                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65382.006510                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8142672                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5562                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1463.982740                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16230750                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16230750                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7947148                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7947148                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7947148                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7947148                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2157290                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2157290                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2157290                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2157290                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171375357998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171375357998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171375357998                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171375357998                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10104438                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10104438                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10104438                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10104438                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.213499                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.213499                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.213499                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.213499                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79440.111435                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79440.111435                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79440.111435                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79440.111435                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       909131                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        15305                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10528                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            214                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.353628                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.518692                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       535085                       # number of writebacks
system.cpu3.dcache.writebacks::total           535085                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1627943                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1627943                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1627943                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1627943                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       529347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       529347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       529347                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       529347                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48343943000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48343943000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48343943000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48343943000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052388                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052388                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052388                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052388                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91327.509176                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91327.509176                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91327.509176                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91327.509176                       # average overall mshr miss latency
system.cpu3.dcache.replacements                535085                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7820247                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7820247                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1862141                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1862141                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 141738258500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 141738258500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9682388                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9682388                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.192322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.192322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76115.749828                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76115.749828                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1352620                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1352620                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       509521                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       509521                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45698082000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45698082000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052623                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052623                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89688.319029                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89688.319029                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126901                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126901                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295149                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295149                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29637099498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29637099498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422050                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422050                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.699322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.699322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100414.026468                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100414.026468                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275323                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275323                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2645861000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2645861000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 133454.100676                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 133454.100676                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       267685                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       267685                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8437                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8437                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    149236500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    149236500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       276122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       276122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.030555                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.030555                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17688.337087                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17688.337087                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          192                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          192                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8245                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8245                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    124473000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    124473000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.029860                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.029860                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15096.785931                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15096.785931                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       275212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       275212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          536                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          536                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4406000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4406000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       275748                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       275748                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001944                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001944                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8220.149254                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8220.149254                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          515                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          515                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3974000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3974000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001868                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001868                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7716.504854                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7716.504854                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       921000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       921000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       838000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       838000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          345                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            345                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          690                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          690                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14335500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14335500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1035                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1035                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20776.086957                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20776.086957                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          690                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          690                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13645500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13645500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19776.086957                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19776.086957                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.904191                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9031692                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           537709                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.796617                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.904191                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.965756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21852369                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21852369                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10811563.829787                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   8784387.098227                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       393000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     32256000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74016484500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    508143500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9984627                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9984627                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9984627                       # number of overall hits
system.cpu0.icache.overall_hits::total        9984627                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       319992                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        319992                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       319992                       # number of overall misses
system.cpu0.icache.overall_misses::total       319992                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7447190995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7447190995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7447190995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7447190995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10304619                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10304619                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10304619                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10304619                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031053                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031053                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031053                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031053                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23273.053686                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23273.053686                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23273.053686                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23273.053686                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2017                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.186441                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       282179                       # number of writebacks
system.cpu0.icache.writebacks::total           282179                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37803                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37803                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37803                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37803                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       282189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       282189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       282189                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       282189                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6494495495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6494495495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6494495495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6494495495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027385                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027385                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027385                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027385                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23014.701122                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23014.701122                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23014.701122                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23014.701122                       # average overall mshr miss latency
system.cpu0.icache.replacements                282179                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9984627                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9984627                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       319992                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       319992                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7447190995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7447190995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10304619                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10304619                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031053                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031053                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23273.053686                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23273.053686                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37803                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37803                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       282189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       282189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6494495495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6494495495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027385                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027385                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23014.701122                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23014.701122                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999244                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10267012                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           282221                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.379334                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999244                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20891427                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20891427                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10648847                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10648847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10648847                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10648847                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2793389                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2793389                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2793389                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2793389                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 201195375457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 201195375457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 201195375457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 201195375457                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13442236                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13442236                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13442236                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13442236                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207807                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72025.548700                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72025.548700                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72025.548700                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72025.548700                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9259055                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5561                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147214                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.895207                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   115.854167                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1129281                       # number of writebacks
system.cpu0.dcache.writebacks::total          1129281                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1674976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1674976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1674976                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1674976                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1118413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1118413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1118413                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1118413                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  92032276028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  92032276028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  92032276028                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  92032276028                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083201                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083201                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083201                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083201                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82288.274571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82288.274571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82288.274571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82288.274571                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1129281                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9916619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9916619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2401280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2401280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 167581748500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 167581748500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12317899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12317899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69788.508004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69788.508004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1328181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1328181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1073099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1073099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88282992000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88282992000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82269.196039                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82269.196039                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       732228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        732228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       392109                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       392109                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33613626957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33613626957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124337                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124337                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.348747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.348747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85725.211502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85725.211502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       346795                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       346795                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45314                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45314                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3749284028                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3749284028                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040303                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040303                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82740.080946                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82740.080946                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       351730                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       351730                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    234464500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    234464500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       369524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       369524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048154                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048154                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13176.604473                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13176.604473                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12039                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12039                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    180269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    180269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032580                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032580                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14973.751973                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14973.751973                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       354092                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       354092                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22331500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22331500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       355319                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       355319                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18200.081500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18200.081500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21108500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21108500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003445                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003445                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17245.506536                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17245.506536                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7916                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7916                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          873                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          873                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     20974000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     20974000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8789                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8789                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.099329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.099329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24025.200458                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24025.200458                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          873                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          873                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20101000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20101000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.099329                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.099329                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23025.200458                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23025.200458                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987403                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12496870                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1130377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.055489                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987403                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29482081                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29482081                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              245766                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              224894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1996                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              102149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               88880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               76650                       # number of demand (read+write) hits
system.l2.demand_hits::total                   744017                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             245766                       # number of overall hits
system.l2.overall_hits::.cpu0.data             224894                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1996                       # number of overall hits
system.l2.overall_hits::.cpu1.data             102149                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1809                       # number of overall hits
system.l2.overall_hits::.cpu2.data              88880                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1873                       # number of overall hits
system.l2.overall_hits::.cpu3.data              76650                       # number of overall hits
system.l2.overall_hits::total                  744017                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            903722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3370                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            639266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3708                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            522504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            458688                       # number of demand (read+write) misses
system.l2.demand_misses::total                2571329                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36414                       # number of overall misses
system.l2.overall_misses::.cpu0.data           903722                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3370                       # number of overall misses
system.l2.overall_misses::.cpu1.data           639266                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3708                       # number of overall misses
system.l2.overall_misses::.cpu2.data           522504                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3657                       # number of overall misses
system.l2.overall_misses::.cpu3.data           458688                       # number of overall misses
system.l2.overall_misses::total               2571329                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3018346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87259753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    293809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64431296500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    333625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53210346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    330332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46345232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255222741000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3018346500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87259753000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    293809000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64431296500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    333625500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53210346000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    330332000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46345232500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255222741000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          282180                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1128616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          741415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          611384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          535338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3315346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         282180                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1128616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         741415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         611384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         535338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3315346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.129045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.800735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.628028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.672104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.854625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.661302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.856819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775584                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.129045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.800735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.628028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.672104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.854625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.661302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.856819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775584                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82889.726479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96555.968539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87183.679525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100789.493732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89974.514563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101837.203160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90328.684714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101038.685337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99257.131623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82889.726479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96555.968539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87183.679525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100789.493732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89974.514563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101837.203160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90328.684714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101038.685337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99257.131623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              354911                       # number of writebacks
system.l2.writebacks::total                    354911                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            749                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            971                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            635                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            567                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5133                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           749                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           971                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           635                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           567                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5133                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       902973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       638295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       521705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       458081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2566196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       902973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       638295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       521705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       458081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2566196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2651824502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78186575502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    216285000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57987411502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    257559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47941230502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    260359000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41723809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229225054508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2651824502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78186575502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    216285000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57987411502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    257559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47941230502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    260359000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41723809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229225054508                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.128843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.800071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.488632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.860915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.557006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.853318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.558770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.855686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774036                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.128843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.800071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.488632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.860915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.557006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.853318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.558770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.855686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774036                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72938.485079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86587.943939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82488.558352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90847.353500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83813.699967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91893.369820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84258.576052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91083.910924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89324.842883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72938.485079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86587.943939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82488.558352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90847.353500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83813.699967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91893.369820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84258.576052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91083.910924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89324.842883                       # average overall mshr miss latency
system.l2.replacements                        4787898                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466170                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466170                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2647352                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2647352                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2647352                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2647352                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             106                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  365                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                367                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7412500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1289500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1066000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       447500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10215500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          389                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              732                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.668380                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.316129                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.344828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.501366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28509.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26316.326531                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data        26650                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 24861.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27835.149864                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          260                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           367                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5256000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       982500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       817500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       359000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7415000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.668380                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.316129                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.344828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.501366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20215.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20051.020408                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20437.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20204.359673                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           302                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                565                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          500                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          151                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              813                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7286500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1474500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2967500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       691000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12419500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          802                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          285                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1378                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.623441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.593548                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.529825                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.514706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.589985                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        14573                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16027.173913                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 19652.317881                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  9871.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15276.137761                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          500                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          813                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1840499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3007999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1393000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16349998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.623441                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.593548                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.529825                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.514706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.589985                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20217                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20005.423913                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19920.523179                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20110.698647                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14675                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89233                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3490616000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2526052000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2551372000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2623454500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11191494500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.683509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.989852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.994335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.858769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113623.124247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129488.004921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130692.142199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134660.430141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125418.785651                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3183406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2330972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2356152000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2428634500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10299164500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.683509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.989852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.994335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.858769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103623.124247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119488.004921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120692.142199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124660.430141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115418.785651                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        245766                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             251444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3018346500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    293809000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    333625500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    330332000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3976113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       282180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         298593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.129045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.628028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.672104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.661302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82889.726479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87183.679525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89974.514563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90328.684714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84330.802350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          635                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          567                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2007                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2651824502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    216285000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    257559500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    260359000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3386028002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.128843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.488632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.557006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.558770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.151182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72938.485079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82488.558352                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83813.699967                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84258.576052                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75008.373621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       210669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        88741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        76539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            477898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       873001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       619758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       502982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       439206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2434947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83769137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61905244500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50658974000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43721778000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 240055133500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1083670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       721707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       515745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2912845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.805597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.858739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.850029                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.851595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95955.373476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99886.156371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100717.270201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99547.314927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98587.416276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          749                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          971                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          799                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       872252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       618787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       502183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       438599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2431821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75003169502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55656439502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45585078502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39295174500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215539862006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.804906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.857394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.848679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.850418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.834861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85987.959331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89944.422721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90773.838425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89592.485391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88633.111568                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       240500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       240500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6425541                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4787962                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.342020                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.012250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.793088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.488294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.193855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.052273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.408225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.045876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.960165                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.257630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.084504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.077503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56235858                       # Number of tag accesses
system.l2.tags.data_accesses                 56235858                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2326784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57790272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        167808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40850880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        196672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33389120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        197760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29317184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          164236480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2326784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       167808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       196672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       197760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2889024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22714240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22714240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         902973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         638295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         521705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         458081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2566195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         31221679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        775452002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2251712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        548152753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2639020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        448028000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2653619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        393389203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2203787988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     31221679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2251712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2639020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2653619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38766030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304788371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304788371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304788371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        31221679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       775452002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2251712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       548152753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2639020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       448028000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2653619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       393389203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2508576359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    350406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    890936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    636994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    520021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    456449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000405897250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4649755                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             329953                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2566196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354910                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2566196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354910                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16654                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4504                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            259998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            245125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            190595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            176882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            213986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           188082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18585                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75273254000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12747710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123077166500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29524.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48274.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1422229                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2566196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354910                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  659779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  618289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  451245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  304837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  202805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   81424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1158353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.223959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.366470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.107770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       716353     61.84%     61.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       264721     22.85%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62186      5.37%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29591      2.55%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18071      1.56%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12726      1.10%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9507      0.82%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7412      0.64%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37786      3.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1158353                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.882005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.816353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9150     42.31%     42.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5629     26.03%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4809     22.24%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          553      2.56%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           82      0.38%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           93      0.43%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          127      0.59%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          217      1.00%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          232      1.07%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          228      1.05%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          198      0.92%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          130      0.60%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           62      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           19      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           21      0.10%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           25      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           15      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            5      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            8      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           11      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21628                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.201406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19541     90.35%     90.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              364      1.68%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1311      6.06%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              313      1.45%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.34%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21628                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              163170688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1065856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22425856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               164236544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22714240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2189.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       300.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2203.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74524713500                       # Total gap between requests
system.mem_ctrls.avgGap                      25512.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2326848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57019904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       167808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40767616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       196672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33281344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       197760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29212736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22425856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 31222537.601932078600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 765114909.396126151085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2251712.011229361873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 547035484.699098467827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2639020.217584984377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 446581819.905226528645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2653619.418268012349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 391987679.562788307667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 300918724.478571057320                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       902973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       638295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       521705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       458081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354910                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1148958500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40923827000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    106060250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31546565250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    128593000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26331414500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    130663750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22761084250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1833961149250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31602.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45321.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40450.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49423.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41846.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50471.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42286.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49687.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5167397.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4232284980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2249520405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8889671280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          942126480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5882719440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33628400010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        298804320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56123526915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        753.086978                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    486856500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2488460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71549311500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4038334020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2146429230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9314051460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          886982400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5882719440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33264597510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        605164320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56138278380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        753.284919                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1296505250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2488460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70739662750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                592                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    61839377.104377                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   144905755.988780                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    553386500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56158333000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18366295000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9283198                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9283198                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9283198                       # number of overall hits
system.cpu1.icache.overall_hits::total        9283198                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5679                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5679                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5679                       # number of overall misses
system.cpu1.icache.overall_misses::total         5679                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    347643499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    347643499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    347643499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    347643499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9288877                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9288877                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9288877                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9288877                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000611                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000611                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000611                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000611                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61215.618771                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61215.618771                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61215.618771                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61215.618771                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          666                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    66.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5366                       # number of writebacks
system.cpu1.icache.writebacks::total             5366                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          313                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          313                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5366                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5366                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5366                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5366                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    326315999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    326315999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    326315999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    326315999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000578                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000578                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000578                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000578                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60811.777674                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60811.777674                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60811.777674                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60811.777674                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5366                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9283198                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9283198                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5679                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5679                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    347643499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    347643499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9288877                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9288877                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61215.618771                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61215.618771                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          313                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          313                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5366                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5366                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    326315999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    326315999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60811.777674                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60811.777674                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9350098                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1732.141163                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18583120                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18583120                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9211366                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9211366                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9211366                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9211366                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2276536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2276536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2276536                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2276536                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 176002333489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 176002333489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 176002333489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 176002333489                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11487902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11487902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11487902                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11487902                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198168                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77311.465090                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77311.465090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77311.465090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77311.465090                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3860231                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9989                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52987                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            149                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.852417                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.040268                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       741210                       # number of writebacks
system.cpu1.dcache.writebacks::total           741210                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1541545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1541545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1541545                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1541545                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       734991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       734991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       734991                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       734991                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67112884992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67112884992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67112884992                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67112884992                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063980                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063980                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91311.165704                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91311.165704                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91311.165704                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91311.165704                       # average overall mshr miss latency
system.cpu1.dcache.replacements                741210                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9072161                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9072161                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1980586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1980586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 147368416000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 147368416000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11052747                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11052747                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.179194                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.179194                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74406.471620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74406.471620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1265528                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1265528                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       715058                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       715058                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64560207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64560207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064695                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064695                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90286.671850                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90286.671850                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       139205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        139205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       295950                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       295950                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28633917489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28633917489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.680102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.680102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96752.551069                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96752.551069                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276017                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276017                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2552677992                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2552677992                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 128062.910350                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 128062.910350                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       305814                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       305814                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9249                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9249                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    148092000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    148092000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       315063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       315063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.029356                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.029356                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16011.676938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16011.676938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         9077                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9077                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    128905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    128905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028810                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028810                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14201.277955                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14201.277955                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       314010                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       314010                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          583                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          583                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5255000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5255000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       314593                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       314593                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001853                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001853                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9013.722127                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9013.722127                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4761000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4761000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001793                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001793                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8441.489362                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8441.489362                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       730000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       730000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       660000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       660000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          715                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          715                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13582500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13582500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1046                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1046                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.683556                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.683556                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18996.503497                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18996.503497                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          715                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          715                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12867500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12867500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.683556                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.683556                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17996.503497                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17996.503497                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.430030                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10579139                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           744179                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.215853                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.430030                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24981357                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24981357                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74524628000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3219073                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       821081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2849046                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4432987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3084                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5823                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          214                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           105088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          105088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        298603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2920475                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       846548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3391651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2228292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1837732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1609438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9962900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36118912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144505408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       686848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94888000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       706176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78235648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       707840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68507072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424355904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4800645                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23292480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8118114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.370847                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.646721                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5583591     68.78%     68.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2290125     28.21%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55653      0.69%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 145830      1.80%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42915      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8118114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6637968926                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         922100819                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8601650                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         808002590                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8585746                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1698335038                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         423391271                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1118078896                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8430975                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
