#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan  9 13:06:56 2025
# Process ID         : 4316
# Current directory  : C:/project_4/project_4.runs/impl_1
# Command line       : vivado.exe -log Top_Level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Top_Level.tcl -notrace
# Log file           : C:/project_4/project_4.runs/impl_1/Top_Level.vdi
# Journal file       : C:/project_4/project_4.runs/impl_1\vivado.jou
# Running On         : MSI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16870 MB
# Swap memory        : 16932 MB
# Total Virtual      : 33802 MB
# Available Virtual  : 6655 MB
#-----------------------------------------------------------
source Top_Level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-3968] Successfully associated ELF file C:/project_4/fpga_out.elf to BD arm_processor and cell microblaze_0.
WARNING: [filemgmt 56-12] File 'C:/project_4/fpga_out.elf' cannot be added to the project because it already exists in the project, skipping this file
Command: link_design -top Top_Level -part xcku5p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_gpio_0_0/arm_processor_axi_gpio_0_0.dcp' for cell 'iarm_processor/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_smc_1/arm_processor_axi_smc_1.dcp' for cell 'iarm_processor/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_uart16550_0_0_1/arm_processor_axi_uart16550_0_0.dcp' for cell 'iarm_processor/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_c_counter_binary_0_0/arm_processor_c_counter_binary_0_0.dcp' for cell 'iarm_processor/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0.dcp' for cell 'iarm_processor/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_mdm_0_0/arm_processor_mdm_0_0.dcp' for cell 'iarm_processor/mdm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_microblaze_0_0_1/arm_processor_microblaze_0_0.dcp' for cell 'iarm_processor/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_rst_clk_wiz_1_100M_0_1/arm_processor_rst_clk_wiz_1_100M_0.dcp' for cell 'iarm_processor/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_util_vector_logic_0_0/arm_processor_util_vector_logic_0_0.dcp' for cell 'iarm_processor/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_dlmb_bram_if_cntlr_0_1/arm_processor_dlmb_bram_if_cntlr_0.dcp' for cell 'iarm_processor/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_dlmb_v10_0_1/arm_processor_dlmb_v10_0.dcp' for cell 'iarm_processor/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_ilmb_bram_if_cntlr_0_1/arm_processor_ilmb_bram_if_cntlr_0.dcp' for cell 'iarm_processor/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_ilmb_v10_0_1/arm_processor_ilmb_v10_0.dcp' for cell 'iarm_processor/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_lmb_bram_0_1/arm_processor_lmb_bram_0.dcp' for cell 'iarm_processor/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1516.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_microblaze_0_0_1/arm_processor_microblaze_0_0.xdc] for cell 'iarm_processor/microblaze_0/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_microblaze_0_0_1/arm_processor_microblaze_0_0.xdc] for cell 'iarm_processor/microblaze_0/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_dlmb_v10_0_1/arm_processor_dlmb_v10_0.xdc] for cell 'iarm_processor/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_dlmb_v10_0_1/arm_processor_dlmb_v10_0.xdc] for cell 'iarm_processor/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0_board.xdc] for cell 'iarm_processor/clk_wiz_1/inst'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0_board.xdc] for cell 'iarm_processor/clk_wiz_1/inst'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0.xdc] for cell 'iarm_processor/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2252.391 ; gain = 735.637
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0.xdc] for cell 'iarm_processor/clk_wiz_1/inst'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_rst_clk_wiz_1_100M_0_1/arm_processor_rst_clk_wiz_1_100M_0_board.xdc] for cell 'iarm_processor/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_rst_clk_wiz_1_100M_0_1/arm_processor_rst_clk_wiz_1_100M_0_board.xdc] for cell 'iarm_processor/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_rst_clk_wiz_1_100M_0_1/arm_processor_rst_clk_wiz_1_100M_0.xdc] for cell 'iarm_processor/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_rst_clk_wiz_1_100M_0_1/arm_processor_rst_clk_wiz_1_100M_0.xdc] for cell 'iarm_processor/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_uart16550_0_0_1/arm_processor_axi_uart16550_0_0_board.xdc] for cell 'iarm_processor/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_uart16550_0_0_1/arm_processor_axi_uart16550_0_0_board.xdc] for cell 'iarm_processor/axi_uart16550_0/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_uart16550_0_0_1/arm_processor_axi_uart16550_0_0.xdc] for cell 'iarm_processor/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_uart16550_0_0_1/arm_processor_axi_uart16550_0_0.xdc] for cell 'iarm_processor/axi_uart16550_0/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_smc_1/bd_0/ip/ip_1/bd_da22_psr_aclk_0_board.xdc] for cell 'iarm_processor/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_smc_1/bd_0/ip/ip_1/bd_da22_psr_aclk_0_board.xdc] for cell 'iarm_processor/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_smc_1/bd_0/ip/ip_1/bd_da22_psr_aclk_0.xdc] for cell 'iarm_processor/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_smc_1/bd_0/ip/ip_1/bd_da22_psr_aclk_0.xdc] for cell 'iarm_processor/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_smc_1/smartconnect.xdc] for cell 'iarm_processor/axi_smc/inst'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_smc_1/smartconnect.xdc] for cell 'iarm_processor/axi_smc/inst'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_gpio_0_0/arm_processor_axi_gpio_0_0_board.xdc] for cell 'iarm_processor/axi_gpio_0/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_gpio_0_0/arm_processor_axi_gpio_0_0_board.xdc] for cell 'iarm_processor/axi_gpio_0/U0'
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_gpio_0_0/arm_processor_axi_gpio_0_0.xdc] for cell 'iarm_processor/axi_gpio_0/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_axi_gpio_0_0/arm_processor_axi_gpio_0_0.xdc] for cell 'iarm_processor/axi_gpio_0/U0'
Parsing XDC File [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_8[0]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[0]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[1]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[1]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[2]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[2]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[3]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[3]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[4]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[4]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[5]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[5]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[6]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[6]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[7]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_8[7]'. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/project_4/project_4.srcs/constrs_1/new/Proc_constraint_1.xdc]
Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_mdm_0_0/arm_processor_mdm_0_0.xdc] for cell 'iarm_processor/mdm_0/U0'
Finished Parsing XDC File [c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_mdm_0_0/arm_processor_mdm_0_0.xdc] for cell 'iarm_processor/mdm_0/U0'
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iarm_processor/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iarm_processor/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iarm_processor/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iarm_processor/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'Top_Level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/project_4/fpga_out.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2252.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

33 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2252.391 ; gain = 1839.477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2252.391 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 230995417

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2274.340 ; gain = 21.949

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 230995417

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2696.129 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 230995417

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2696.129 ; gain = 0.000
Phase 1 Initialization | Checksum: 230995417

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2696.129 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 230995417

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2696.129 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 230995417

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2696.129 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 230995417

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2696.129 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 68 inverter(s) to 208 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25a23b5bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2696.129 ; gain = 0.000
Retarget | Checksum: 25a23b5bf
INFO: [Opt 31-389] Phase Retarget created 103 cells and removed 202 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23f454935

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 2696.129 ; gain = 0.000
Constant propagation | Checksum: 23f454935
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 74 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2696.129 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2696.129 ; gain = 0.000
Phase 5 Sweep | Checksum: 325d154d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.801 . Memory (MB): peak = 2696.129 ; gain = 0.000
Sweep | Checksum: 325d154d5
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 283 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG iarm_processor/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net iarm_processor/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 306162fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.860 . Memory (MB): peak = 2696.129 ; gain = 0.000
BUFG optimization | Checksum: 306162fdb
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 306162fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.869 . Memory (MB): peak = 2696.129 ; gain = 0.000
Shift Register Optimization | Checksum: 306162fdb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2b0512eca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.899 . Memory (MB): peak = 2696.129 ; gain = 0.000
Post Processing Netlist | Checksum: 2b0512eca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.129 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2696.129 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.129 ; gain = 0.000
Phase 9 Finalization | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.129 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             103  |             202  |                                             81  |
|  Constant propagation         |              18  |              74  |                                             81  |
|  Sweep                        |               8  |             283  |                                            101  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2777.211 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2777.211 ; gain = 81.082

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2777.211 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2777.211 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2a8f1a31c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2777.211 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2777.211 ; gain = 524.820
INFO: [Vivado 12-24828] Executing command : report_drc -file Top_Level_drc_opted.rpt -pb Top_Level_drc_opted.pb -rpx Top_Level_drc_opted.rpx
Command: report_drc -file Top_Level_drc_opted.rpt -pb Top_Level_drc_opted.pb -rpx Top_Level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/project_4/project_4.runs/impl_1/Top_Level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2777.211 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.211 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2777.211 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2777.211 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.211 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2777.211 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2777.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/project_4/project_4.runs/impl_1/Top_Level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2777.211 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22f9e2d8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2777.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2777.211 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e5d322d8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2561df999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2561df999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 1 Placer Initialization | Checksum: 2561df999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1eefcc7a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 20ab96dac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 20ab96dac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 232bec228

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 232bec228

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 2.1.1 Partition Driven Placement | Checksum: 232bec228

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 2.1 Floorplanning | Checksum: 290b278ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 290b278ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 290b278ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 29c908da2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 29c908da2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 163 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 76 nets or LUTs. Breaked 0 LUT, combined 76 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3591.832 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3591.832 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             76  |                    76  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             76  |                    77  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2553af1b1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 2.5 Global Place Phase2 | Checksum: 284b980fc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 2 Global Placement | Checksum: 284b980fc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 293c092db

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cdb8730c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 131b6c061

Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1f04dcce9

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 3.3.2 Slice Area Swap | Checksum: 1f04dcce9

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 3.3 Small Shape DP | Checksum: 1da03809c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1374fbe3d

Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1c94b424e

Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3591.832 ; gain = 814.621
Phase 3 Detail Placement | Checksum: 1c94b424e

Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3591.832 ; gain = 814.621

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19f72aa52

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.579 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 195f35be5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3636.902 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 230a087f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3636.902 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19f72aa52

Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 3636.902 ; gain = 859.691

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.579. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 229e1baaf

Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 3636.902 ; gain = 859.691

Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 3636.902 ; gain = 859.691
Phase 4.1 Post Commit Optimization | Checksum: 229e1baaf

Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 3636.902 ; gain = 859.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3649.047 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e41c0ea4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 3649.047 ; gain = 871.836

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e41c0ea4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 3649.047 ; gain = 871.836
Phase 4.3 Placer Reporting | Checksum: 1e41c0ea4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 3649.047 ; gain = 871.836

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3649.047 ; gain = 0.000

Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 3649.047 ; gain = 871.836
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185e4fe09

Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 3649.047 ; gain = 871.836
Ending Placer Task | Checksum: c91cc67f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 3649.047 ; gain = 871.836
106 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 3649.047 ; gain = 871.836
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Top_Level_utilization_placed.rpt -pb Top_Level_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file Top_Level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3649.047 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3649.047 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3649.047 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3649.047 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.263 . Memory (MB): peak = 3649.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/project_4/project_4.runs/impl_1/Top_Level_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 3649.047 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 6.579 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3649.047 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3649.047 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3649.047 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 3649.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/project_4/project_4.runs/impl_1/Top_Level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 165f5fdc ConstDB: 0 ShapeSum: 41dc1f52 RouteDB: 70e14751
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.720 . Memory (MB): peak = 3649.047 ; gain = 0.000
Post Restoration Checksum: NetGraph: 88ca850a | NumContArr: 6a39a85a | Constraints: 2ab29e35 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e05fc636

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3649.047 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e05fc636

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3649.047 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e05fc636

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3649.047 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2e15eefc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3660.023 ; gain = 10.977

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22da5e671

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3660.023 ; gain = 10.977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.661  | TNS=0.000  | WHS=-1.450 | THS=-7.077 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00107499 %
  Global Horizontal Routing Utilization  = 0.00354747 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3391
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2754
  Number of Partially Routed Nets     = 637
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25a0d7ba6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25a0d7ba6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1847ac462

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3687.250 ; gain = 38.203
Phase 4 Initial Routing | Checksum: 23a43ec64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.931  | TNS=0.000  | WHS=-0.536 | THS=-1.724 |

Phase 5.1 Global Iteration 0 | Checksum: 2b404c644

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 30b5ec081

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203
Phase 5 Rip-up And Reroute | Checksum: 30b5ec081

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.931  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.931  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 2e7c0e718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e7c0e718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203
Phase 6 Delay and Skew Optimization | Checksum: 2e7c0e718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.931  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2df5328ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203
Phase 7 Post Hold Fix | Checksum: 2df5328ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.166925 %
  Global Horizontal Routing Utilization  = 0.222281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2df5328ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2df5328ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2df5328ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2df5328ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 2df5328ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3687.250 ; gain = 38.203

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.931  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 2df5328ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3687.250 ; gain = 38.203
Total Elapsed time in route_design: 13.767 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: ce1067d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3687.250 ; gain = 38.203
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ce1067d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3687.250 ; gain = 38.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3687.250 ; gain = 38.203
INFO: [Vivado 12-24828] Executing command : report_drc -file Top_Level_drc_routed.rpt -pb Top_Level_drc_routed.pb -rpx Top_Level_drc_routed.rpx
Command: report_drc -file Top_Level_drc_routed.rpt -pb Top_Level_drc_routed.pb -rpx Top_Level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/project_4/project_4.runs/impl_1/Top_Level_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Top_Level_methodology_drc_routed.rpt -pb Top_Level_methodology_drc_routed.pb -rpx Top_Level_methodology_drc_routed.rpx
Command: report_methodology -file Top_Level_methodology_drc_routed.rpt -pb Top_Level_methodology_drc_routed.pb -rpx Top_Level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/project_4/project_4.runs/impl_1/Top_Level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Top_Level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Top_Level_route_status.rpt -pb Top_Level_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Top_Level_power_routed.rpt -pb Top_Level_power_summary_routed.pb -rpx Top_Level_power_routed.rpx
Command: report_power -file Top_Level_power_routed.rpt -pb Top_Level_power_summary_routed.pb -rpx Top_Level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
147 Infos, 18 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3687.250 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Top_Level_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Top_Level_bus_skew_routed.rpt -pb Top_Level_bus_skew_routed.pb -rpx Top_Level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3687.250 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3687.250 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 3687.250 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3687.250 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 3687.250 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3687.250 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3687.250 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 3687.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/project_4/project_4.runs/impl_1/Top_Level_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 13:09:44 2025...
