/*
 * This file was autogenerated
 * DO NOT EDIT
 * (C) 2015-2016 Renesas Electronics Europe, LTD
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __RZN1_MEMORY_MAP_H__
#define __RZN1_MEMORY_MAP_H__

#define RZN1_ROM_BASE			0x00000000
#define RZN1_ROM_SIZE			0x10000		/* 64 KB */
#define RZN1_SRAM_ID_BASE		0x04000000
#define RZN1_SRAM_ID_SIZE		0x100000	/* 1 MB */
#define RZN1_V_QSPI_BASE		0x10000000
#define RZN1_V_QSPI_SIZE		0x10000000	/* 256 MB */
#define RZN1_SRAM_SYS_BASE		0x20000000
#define RZN1_SRAM_SYS_SIZE		0x100000	/* 1 MB */
#define RZN1_QSPI_BASE			0x40005000
#define RZN1_QSPI_SIZE			0x1000		/* 4 KB */
#define RZN1_RTC_BASE			0x40006000
#define RZN1_RTC_SIZE			0x1000		/* 4 KB */
#define RZN1_OTP_BASE			0x40007000
#define RZN1_OTP_SIZE			0x1000		/* 4 KB */
#define RZN1_WATCHDOG0_BASE		0x40008000
#define RZN1_WATCHDOG0_SIZE		0x1000		/* 4 KB */
#define RZN1_WATCHDOG1_BASE		0x40009000
#define RZN1_WATCHDOG1_SIZE		0x1000		/* 4 KB */
#define RZN1_WATCHDOG_M3_BASE		0x4000A000
#define RZN1_WATCHDOG_M3_SIZE		0x1000		/* 4 KB */
#define RZN1_MAILBOX_BASE		0x4000B000
#define RZN1_MAILBOX_SIZE		0x1000		/* 4 KB */
#define RZN1_SYSTEM_CTRL_BASE		0x4000C000
#define RZN1_SYSTEM_CTRL_SIZE		0x1000		/* 4 KB */
#define RZN1_DDR_BASE			0x4000D000
#define RZN1_DDR_SIZE			0x1000		/* 4 KB */
#define RZN1_DDRPHY_BASE		0x4000E000
#define RZN1_DDRPHY_SIZE		0x1000		/* 4 KB */
#define RZN1_QSPI1_BASE			0x4000E000	/* RZ/N1S only */
#define RZN1_QSPI1_SIZE			0x1000		/* 4 KB */
#define RZN1_PACKET_ENGINE_BASE		0x40010000
#define RZN1_PACKET_ENGINE_SIZE		0x1000		/* 4 KB */
#define RZN1_USB_DEV_BASE		0x4001E000
#define RZN1_USB_DEV_SIZE		0x2000		/* 8 KB */
#define RZN1_USB_HOST_BASE		0x40020000
#define RZN1_USB_HOST_SIZE		0x20000		/* 128 KB */
#define RZN1_PUBLIC_KEY_PROC_BASE	0x40040000
#define RZN1_PUBLIC_KEY_PROC_SIZE	0x10000		/* 64 KB */
#define RZN1_UART0_BASE			0x40060000
#define RZN1_UART0_SIZE			0x400		/* 1 KB */
#define RZN1_UART1_BASE			0x40061000
#define RZN1_UART1_SIZE			0x400		/* 1 KB */
#define RZN1_UART2_BASE			0x40062000
#define RZN1_UART2_SIZE			0x400		/* 1 KB */
#define RZN1_I2C0_BASE			0x40063000
#define RZN1_I2C0_SIZE			0x100		/* 256 bytes */
#define RZN1_I2C1_BASE			0x40064000
#define RZN1_I2C1_SIZE			0x100		/* 256 bytes */
#define RZN1_ADC_BASE			0x40065000
#define RZN1_ADC_SIZE			0x1000		/* 4 KB */
#define RZN1_CONFIG_SOC_BASE		0x40066000
#define RZN1_CONFIG_SOC_SIZE		0x2000		/* 8 KB */
#define RZN1_PINCTRL_BASE		0x40067000
#define RZN1_PINCTRL_SIZE		0x1000		/* 4 KB */
#define RZN1_PWM_BASE			0x40068000
#define RZN1_PWM_SIZE			0x4000		/* 16 KB */
#define RZN1_DELTASIGMA_BASE		0x4006C000
#define RZN1_DELTASIGMA_SIZE		0x400		/* 1 KB */
#define RZN1_SGPIO0_BASE		0x4006D000
#define RZN1_SGPIO0_SIZE		0x400		/* 1 KB */
#define RZN1_SGPIO1_BASE		0x4006E000
#define RZN1_SGPIO1_SIZE		0x400		/* 1 KB */
#define RZN1_MSEBI_M1_BASE		0x40080000
#define RZN1_MSEBI_M1_SIZE		0x40000		/* 256 KB */
#define RZN1_MSEBI_M0_BASE		0x400C0000
#define RZN1_MSEBI_M0_SIZE		0x2000		/* 8 KB */
#define RZN1_MSEBI_S_BASE		0x400C2000
#define RZN1_MSEBI_S_SIZE		0x1000		/* 4 KB */
#define RZN1_RIN_CTRL_REG_BASE		0x400E0000
#define RZN1_RIN_CTRL_REG_SIZE		0x20000		/* 128 KB */
#define RZN1_SDIO0_BASE			0x40100000
#define RZN1_SDIO0_SIZE			0x1000		/* 4 KB */
#define RZN1_SDIO1_BASE			0x40101000
#define RZN1_SDIO1_SIZE			0x1000		/* 4 KB */
#define RZN1_NAND_BASE			0x40102000
#define RZN1_NAND_SIZE			0x2000		/* 8 KB */
#define RZN1_DMA0_BASE			0x40104000
#define RZN1_DMA0_SIZE			0x1000		/* 4 KB */
#define RZN1_DMA1_BASE			0x40105000
#define RZN1_DMA1_SIZE			0x1000		/* 4 KB */
#define RZN1_GMAC0_BASE			0x44000000
#define RZN1_GMAC0_SIZE			0x2000		/* 8 KB */
#define RZN1_GMAC1_BASE			0x44002000
#define RZN1_GMAC1_SIZE			0x2000		/* 8 KB */
#define RZN1_ETHERCAT_BASE		0x44010000
#define RZN1_ETHERCAT_SIZE		0x10000		/* 64 KB */
#define RZN1_SERCOS_BASE		0x44020000
#define RZN1_SERCOS_SIZE		0x10000		/* 64 KB */
#define RZN1_SWITCH_CTRL_REG_BASE	0x44030000
#define RZN1_SWITCH_CTRL_REG_SIZE	0x10000		/* 64 KB */
#define RZN1_HSR_CPU_BASE		0x44040000
#define RZN1_HSR_CPU_SIZE		0x8000		/* 32 KB */
#define RZN1_HSR_CORE_BASE		0x44048000
#define RZN1_HSR_CORE_SIZE		0x4000		/* 16 KB */
#define RZN1_HSR_PTP_BASE		0x4404C000
#define RZN1_HSR_PTP_SIZE		0x4000		/* 16 KB */
#define RZN1_SWITCH_BASE		0x44050000
#define RZN1_SWITCH_SIZE		0x10000		/* 64 KB */
#define RZN1_GIC_BASE			0x44100000
#define RZN1_GIC_SIZE			0x8000		/* 32 KB */
#define RZN1_CSDAP_BASE			0x45000000
#define RZN1_CSDAP_SIZE			0x200000	/* 2 MB */
#define RZN1_UART3_BASE			0x50000000
#define RZN1_UART3_SIZE			0x400		/* 1 KB */
#define RZN1_UART4_BASE			0x50001000
#define RZN1_UART4_SIZE			0x400		/* 1 KB */
#define RZN1_UART5_BASE			0x50002000
#define RZN1_UART5_SIZE			0x400		/* 1 KB */
#define RZN1_UART6_BASE			0x50003000
#define RZN1_UART6_SIZE			0x400		/* 1 KB */
#define RZN1_UART7_BASE			0x50004000
#define RZN1_UART7_SIZE			0x400		/* 1 KB */
#define RZN1_SPI0_BASE			0x50005000
#define RZN1_SPI0_SIZE			0x400		/* 1 KB */
#define RZN1_SPI1_BASE			0x50006000
#define RZN1_SPI1_SIZE			0x400		/* 1 KB */
#define RZN1_SPI2_BASE			0x50007000
#define RZN1_SPI2_SIZE			0x400		/* 1 KB */
#define RZN1_SPI3_BASE			0x50008000
#define RZN1_SPI3_SIZE			0x400		/* 1 KB */
#define RZN1_SPI4_BASE			0x50009000
#define RZN1_SPI4_SIZE			0x400		/* 1 KB */
#define RZN1_SPI5_BASE			0x5000A000
#define RZN1_SPI5_SIZE			0x400		/* 1 KB */
#define RZN1_GPIO0_BASE			0x5000B000
#define RZN1_GPIO0_SIZE			0x80		/* 128 bytes */
#define RZN1_GPIO1_BASE			0x5000C000
#define RZN1_GPIO1_SIZE			0x80		/* 128 bytes */
#define RZN1_GPIO2_BASE			0x5000D000
#define RZN1_GPIO2_SIZE			0x80		/* 128 bytes */
#define RZN1_SGPIO3_BASE		0x5000F000
#define RZN1_SGPIO3_SIZE		0x400		/* 1 KB */
#define RZN1_SGPIO4_BASE		0x50010000
#define RZN1_SGPIO4_SIZE		0x400		/* 1 KB */
#define RZN1_PINCTRL_L2_BASE		0x51000000
#define RZN1_PINCTRL_L2_SIZE		0x800		/* 2 KB */
#define RZN1_TIMER0_BASE		0x51001000
#define RZN1_TIMER0_SIZE		0x400		/* 1 KB */
#define RZN1_TIMER1_BASE		0x51002000
#define RZN1_TIMER1_SIZE		0x400		/* 1 KB */
#define RZN1_WATCHDOGSAFE0_BASE		0x51003000
#define RZN1_WATCHDOGSAFE0_SIZE		0x400		/* 1 KB */
#define RZN1_WATCHDOGSAFE1_BASE		0x51004000
#define RZN1_WATCHDOGSAFE1_SIZE		0x400		/* 1 KB */
#define RZN1_CLKMONITORING_BASE		0x51005000
#define RZN1_CLKMONITORING_SIZE		0x400		/* 1 KB */
#define RZN1_RESET_BASE			0x51006000
#define RZN1_RESET_SIZE			0x400		/* 1 KB */
#define RZN1_CAN0_BASE			0x52104000
#define RZN1_CAN0_SIZE			0x800		/* 2 KB */
#define RZN1_CAN1_BASE			0x52105000
#define RZN1_CAN1_SIZE			0x800		/* 2 KB */
#define RZN1_SEMAPHORE_BASE		0x53000000
#define RZN1_SEMAPHORE_SIZE		0x4000		/* 16 KB */
#define RZN1_LCD_BASE			0x53004000
#define RZN1_LCD_SIZE			0x1000		/* 4 KB */
#define RZN1_V_DDR_BASE			0x80000000
#define RZN1_V_QSPI1_BASE		0xA0000000	/* RZ/N1S only */
#define RZN1_V_QSPI1_SIZE		0x10000000	/* 256 MB */

#endif /* __RZN1_MEMORY_MAP_H__ */
