
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037502                       # Number of seconds simulated
sim_ticks                                 37501910463                       # Number of ticks simulated
final_tick                               567066290400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259645                       # Simulator instruction rate (inst/s)
host_op_rate                                   333956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2245370                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930352                       # Number of bytes of host memory used
host_seconds                                 16701.88                       # Real time elapsed on the host
sim_insts                                  4336559327                       # Number of instructions simulated
sim_ops                                    5577701084                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3030016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2379776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3202048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       789376                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9408384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2000768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2000768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23672                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        25016                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6167                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 73503                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15631                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15631                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80796310                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63457460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     85383597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        58024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21048954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               250877459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37545                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44371                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        58024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             191137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53351095                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53351095                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53351095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80796310                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63457460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     85383597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        58024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21048954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              304228554                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89932640                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31028766                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25454785                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019393                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12993315                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088749                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157236                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86815                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32035357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170430438                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31028766                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245985                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36615141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10827684                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8683002                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15669532                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805544                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86109808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49494667     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660829      4.25%     61.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195969      3.71%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442941      4.00%     69.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000474      3.48%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1568464      1.82%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025897      1.19%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715422      3.15%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18005145     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86109808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345022                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.895090                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33704208                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8260832                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34825159                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       549753                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8769847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080620                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6629                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202105524                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51129                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8769847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35379222                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4463385                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1070330                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33665478                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2761538                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195241571                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11998                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1734849                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750005                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          126                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271247537                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910364379                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910364379                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102988273                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33622                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17572                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7304266                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19241259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242106                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3190242                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184070148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147821659                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288231                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61158652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186957762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1529                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86109808                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.716665                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904446                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31844113     36.98%     36.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17892496     20.78%     57.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11990320     13.92%     71.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7631287      8.86%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536716      8.75%     89.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4432831      5.15%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384703      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743311      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654031      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86109808                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082543     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202561     13.12%     83.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258501     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121615535     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017562      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15736607     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8435933      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147821659                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.643693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1543647                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383585000                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245263394                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143673657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149365306                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261997                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7029130                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          406                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1038                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289061                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8769847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3669066                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164123                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184103721                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       297836                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19241259                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030734                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17551                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6674                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1038                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365727                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145238615                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14788186                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583040                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982225                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588047                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194039                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.614971                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143817954                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143673657                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93730185                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261844220                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.597570                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357962                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61685741                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044192                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77339961                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.582906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158343                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32015848     41.40%     41.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20463201     26.46%     67.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8383790     10.84%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295150      5.55%     84.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682071      4.76%     89.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806084      2.34%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1997712      2.58%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008127      1.30%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687978      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77339961                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687978                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257759644                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376993594                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3822832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.899326                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.899326                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.111943                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.111943                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655726927                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197095682                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189544902                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89932640                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31189727                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27277541                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1970984                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15682362                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15019524                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2240307                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62270                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36796425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173580589                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31189727                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17259831                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35736002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9680789                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4779195                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18140084                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       781794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85010210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.349991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.166067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49274208     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1768258      2.08%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3242878      3.81%     63.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3037180      3.57%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5014786      5.90%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5214110      6.13%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1232281      1.45%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          927760      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15298749     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85010210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.346812                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930118                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37964192                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4630431                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34585342                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137352                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7692892                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3384103                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5677                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194165028                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7692892                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39555836                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1924625                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       489959                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33119160                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2227737                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189078801                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752789                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       914530                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250936134                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    860604447                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    860604447                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163544876                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87391223                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22275                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10889                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5929529                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29161282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6318135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104862                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2133566                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178994386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151168461                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199557                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53505392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147017806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85010210                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778239                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29688298     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15793617     18.58%     53.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13793877     16.23%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8412892      9.90%     79.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8816682     10.37%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5194959      6.11%     96.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2282308      2.68%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607573      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       420004      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85010210                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         593008     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191359     21.38%     87.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110525     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118528132     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1189059      0.79%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10869      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26075354     17.25%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5365047      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151168461                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680908                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             894892                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388441579                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232522015                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146259432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152063353                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368849                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8308008                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          883                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          481                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1545374                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7692892                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1241526                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68129                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179016147                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208896                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29161282                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6318135                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10889                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          265                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          481                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1052318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2210402                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148359614                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25067223                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2808845                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30301965                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22429896                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5234742                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.649675                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146421981                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146259432                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89851391                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219114179                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626322                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410067                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109925657                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124835891                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54180975                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1976212                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77317318                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317475                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35812489     46.32%     46.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16281492     21.06%     67.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9118150     11.79%     79.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3083366      3.99%     83.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2956812      3.82%     86.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1233891      1.60%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3309429      4.28%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       958788      1.24%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4562901      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77317318                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109925657                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124835891                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25626032                       # Number of memory references committed
system.switch_cpus1.commit.loads             20853271                       # Number of loads committed
system.switch_cpus1.commit.membars              10868                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19553232                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108962658                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1684057                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4562901                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251771283                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365732854                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4922430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109925657                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124835891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109925657                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818122                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818122                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.222311                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.222311                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686419729                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191637337                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200252738                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21736                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89932640                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30488577                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24775929                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2078584                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12930551                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11915572                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3218501                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88264                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30603417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169094157                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30488577                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15134073                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37195075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11175784                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7907178                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14987191                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       892656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84756003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.464749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47560928     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3259746      3.85%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2647549      3.12%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6421848      7.58%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1752608      2.07%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2235520      2.64%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1610701      1.90%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          907184      1.07%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18359919     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84756003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.339016                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.880231                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32014019                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7720282                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35769360                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243872                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9008461                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5209613                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42184                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202173750                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84710                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9008461                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34357950                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1568706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2680192                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33612599                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3528087                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195060254                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        36773                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1461467                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1094441                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4150                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273019800                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    910695260                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    910695260                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167444519                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105575270                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40449                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22964                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9661879                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18187732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9275953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145651                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3230491                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184469105                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146559280                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       286952                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63696540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194556328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84756003                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729191                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.882011                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30378761     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17903382     21.12%     56.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11856529     13.99%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8682866     10.24%     81.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7434777      8.77%     89.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3879035      4.58%     94.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3290590      3.88%     98.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       624085      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       705978      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84756003                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857544     71.26%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173708     14.44%     85.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172066     14.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122122245     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2086871      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16219      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14552799      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7781146      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146559280                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.629656                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1203323                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008210                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379364838                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248205276                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142838086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147762603                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       551493                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7167724                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2864                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          643                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2384027                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9008461                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         664138                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81354                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184508096                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       401247                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18187732                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9275953                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22769                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          643                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1243442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2412069                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144240890                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13658903                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2318390                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21240365                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20351534                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7581462                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.603877                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142932596                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142838086                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93100796                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262800977                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.588279                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354264                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98095065                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120470160                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64038878                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2083217                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75747541                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.590417                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.129240                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30401373     40.14%     40.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20552894     27.13%     67.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8355562     11.03%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4706767      6.21%     84.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3848453      5.08%     89.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1567877      2.07%     91.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1866021      2.46%     94.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       932234      1.23%     95.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3516360      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75747541                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98095065                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120470160                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17911931                       # Number of memory references committed
system.switch_cpus2.commit.loads             11020005                       # Number of loads committed
system.switch_cpus2.commit.membars              16220                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17309287                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108547935                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2452573                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3516360                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256740219                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          378032353                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                5176637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98095065                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120470160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98095065                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.916791                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.916791                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.090762                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.090762                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648912000                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197399414                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186549296                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32440                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89932640                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33322930                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     27187576                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2223002                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14136033                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13126807                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3446598                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97830                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34526488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             181035293                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33322930                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16573405                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39242802                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11596934                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6509880                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16810732                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       858930                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     89634729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.327368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50391927     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3226512      3.60%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4807265      5.36%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3346564      3.73%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2336622      2.61%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2281576      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1386381      1.55%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2956861      3.30%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18901021     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     89634729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370532                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.013010                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35505703                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6752230                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37474370                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       547152                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9355268                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5612647                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     216829564                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1650                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9355268                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37493439                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         516649                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3358153                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35993586                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2917629                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     210397133                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1219672                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       991088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    295163498                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    979374810                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    979374810                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    181775049                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       113388398                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37904                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18123                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8654219                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19285842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9872803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118232                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3023877                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         196084088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        156690666                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       310928                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     65310747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    199807116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     89634729                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748102                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914719                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32905669     36.71%     36.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17637397     19.68%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12815139     14.30%     70.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8471445      9.45%     80.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8536871      9.52%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4099316      4.57%     94.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3650379      4.07%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       685786      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       832727      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     89634729                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         854538     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169321     14.09%     85.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177589     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    131066061     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1978572      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18057      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15399347      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8228629      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     156690666                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742311                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1201448                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    404528436                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    261431413                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    152355916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     157892114                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       491678                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7474439                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6595                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2361957                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9355268                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         266686                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        51147                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    196120269                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       677593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19285842                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9872803                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18121                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         43424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1355335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1209002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2564337                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    153808513                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14390034                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2882152                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22417467                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21858710                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8027433                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.710264                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             152420992                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            152355916                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         98716884                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        280465215                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.694111                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351975                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105688674                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    130275948                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65844506                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2240846                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     80279461                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622781                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.167271                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31521531     39.26%     39.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22612990     28.17%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8546564     10.65%     78.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4784311      5.96%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4051655      5.05%     89.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1812862      2.26%     91.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1733141      2.16%     93.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1184135      1.48%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      4032272      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     80279461                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105688674                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     130275948                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19322241                       # Number of memory references committed
system.switch_cpus3.commit.loads             11811398                       # Number of loads committed
system.switch_cpus3.commit.membars              18058                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18901667                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        117281811                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2694429                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      4032272                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           272367643                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          401602129                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 297911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105688674                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            130275948                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105688674                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850920                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850920                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175198                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175198                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       690788973                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211954779                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      199298019                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36116                       # number of misc regfile writes
system.l20.replacements                         23683                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550482                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27779                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.816480                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.551963                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.584280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3119.834899                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           973.028858                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761678                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237556                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72561                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72561                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15292                       # number of Writeback hits
system.l20.Writeback_hits::total                15292                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72561                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72561                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72561                       # number of overall hits
system.l20.overall_hits::total                  72561                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23672                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23683                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23672                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23683                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23672                       # number of overall misses
system.l20.overall_misses::total                23683                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1495207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4000307070                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4001802277                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1495207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4000307070                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4001802277                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1495207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4000307070                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4001802277                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96233                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96244                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15292                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15292                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96233                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96244                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96233                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96244                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245986                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246072                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.245986                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246072                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.245986                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246072                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168988.977273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168973.621458                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168988.977273                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168973.621458                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168988.977273                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168973.621458                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4701                       # number of writebacks
system.l20.writebacks::total                     4701                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23672                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23683                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23672                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23683                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23672                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23683                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3730720182                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3732090759                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3730720182                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3732090759                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3730720182                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3732090759                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245986                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246072                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.245986                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246072                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.245986                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246072                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157600.548412                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157585.219736                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157600.548412                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157585.219736                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157600.548412                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157585.219736                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18608                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          155236                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22704                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.837385                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           68.328247                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.643973                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3208.905839                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           816.121941                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016682                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.783424                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.199249                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35769                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35769                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9255                       # number of Writeback hits
system.l21.Writeback_hits::total                 9255                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35769                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35769                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35769                       # number of overall hits
system.l21.overall_hits::total                  35769                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18592                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18607                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18592                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18607                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18592                       # number of overall misses
system.l21.overall_misses::total                18607                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2841788148                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2844076144                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2841788148                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2844076144                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2841788148                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2844076144                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54361                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54376                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9255                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9255                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54361                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54376                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54361                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54376                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342010                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342191                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342010                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342191                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342010                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342191                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152850.050990                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152849.795453                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152850.050990                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152849.795453                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152850.050990                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152849.795453                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2902                       # number of writebacks
system.l21.writebacks::total                     2902                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18592                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18607                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18592                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18607                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18592                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18607                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2624983581                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2627094877                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2624983581                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2627094877                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2624983581                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2627094877                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342010                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342191                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342010                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342191                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342010                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342191                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141188.875914                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141188.524588                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141188.875914                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141188.524588                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141188.875914                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141188.524588                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         25030                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          366218                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29126                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.573577                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.319457                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.439078                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2660.292085                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1395.949381                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009111                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000595                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.649485                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.340808                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        46413                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  46413                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           13807                       # number of Writeback hits
system.l22.Writeback_hits::total                13807                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        46413                       # number of demand (read+write) hits
system.l22.demand_hits::total                   46413                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        46413                       # number of overall hits
system.l22.overall_hits::total                  46413                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        25016                       # number of ReadReq misses
system.l22.ReadReq_misses::total                25029                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        25016                       # number of demand (read+write) misses
system.l22.demand_misses::total                 25029                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        25016                       # number of overall misses
system.l22.overall_misses::total                25029                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1549434                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4270877539                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4272426973                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1549434                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4270877539                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4272426973                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1549434                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4270877539                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4272426973                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71429                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71442                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        13807                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            13807                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71429                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71442                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71429                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71442                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.350222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.350340                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.350222                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.350340                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.350222                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.350340                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 119187.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 170725.837024                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170699.068001                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 119187.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 170725.837024                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170699.068001                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 119187.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 170725.837024                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170699.068001                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4303                       # number of writebacks
system.l22.writebacks::total                     4303                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        25016                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           25029                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        25016                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            25029                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        25016                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           25029                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1402001                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3985625362                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3987027363                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1402001                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3985625362                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3987027363                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1402001                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3985625362                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3987027363                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.350222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.350340                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.350222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.350340                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.350222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.350340                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 107846.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 159323.047729                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 159296.310799                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 107846.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 159323.047729                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 159296.310799                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 107846.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 159323.047729                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 159296.310799                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6184                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          272817                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10280                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.538619                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.029833                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2228.748797                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1748.221370                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001716                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.544128                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.426812                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        28734                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  28734                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9346                       # number of Writeback hits
system.l23.Writeback_hits::total                 9346                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        28734                       # number of demand (read+write) hits
system.l23.demand_hits::total                   28734                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        28734                       # number of overall hits
system.l23.overall_hits::total                  28734                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6167                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6184                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6167                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6184                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6167                       # number of overall misses
system.l23.overall_misses::total                 6184                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3813488                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1015001562                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1018815050                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3813488                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1015001562                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1018815050                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3813488                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1015001562                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1018815050                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34901                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34918                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9346                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9346                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34901                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34918                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34901                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34918                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.176700                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.177101                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.176700                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.177101                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.176700                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.177101                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 224322.823529                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164585.951354                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164750.169793                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 224322.823529                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164585.951354                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164750.169793                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 224322.823529                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164585.951354                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164750.169793                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3725                       # number of writebacks
system.l23.writebacks::total                     3725                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6167                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6184                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6167                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6184                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6167                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6184                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3620878                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    944650655                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    948271533                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3620878                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    944650655                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    948271533                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3620878                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    944650655                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    948271533                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.176700                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.177101                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.176700                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.177101                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.176700                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.177101                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 212992.823529                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 153178.312794                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 153342.744664                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 212992.823529                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 153178.312794                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 153342.744664                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 212992.823529                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 153178.312794                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 153342.744664                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996464                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015677182                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843334.268603                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996464                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15669521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15669521                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15669521                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15669521                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15669521                       # number of overall hits
system.cpu0.icache.overall_hits::total       15669521                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1546577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1546577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15669532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15669532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15669532                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15669532                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15669532                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15669532                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96233                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191884533                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96489                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1988.667444                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486252                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513748                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915962                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084038                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11620418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11620418                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16866                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16866                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19329823                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19329823                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19329823                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19329823                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361645                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361765                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361765                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361765                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361765                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20625841072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20625841072                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10845259                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10845259                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20636686331                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20636686331                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20636686331                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20636686331                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19691588                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19691588                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19691588                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19691588                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030182                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030182                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018372                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018372                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018372                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018372                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 57033.392061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57033.392061                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90377.158333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90377.158333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 57044.452424                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57044.452424                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 57044.452424                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57044.452424                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15292                       # number of writebacks
system.cpu0.dcache.writebacks::total            15292                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265412                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265532                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265532                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96233                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96233                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96233                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4593793173                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4593793173                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4593793173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4593793173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4593793173                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4593793173                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004887                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47736.152598                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47736.152598                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47736.152598                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47736.152598                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47736.152598                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47736.152598                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993823                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929606058                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715140.328413                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993823                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18140068                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18140068                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18140068                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18140068                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18140068                       # number of overall hits
system.cpu1.icache.overall_hits::total       18140068                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18140084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18140084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18140084                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18140084                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18140084                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18140084                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54361                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232499521                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54617                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4256.907575                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.104130                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.895870                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828532                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171468                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22757555                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22757555                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4751007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4751007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10887                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10887                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10868                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10868                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27508562                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27508562                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27508562                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27508562                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183441                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183441                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183441                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183441                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183441                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18378486734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18378486734                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18378486734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18378486734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18378486734                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18378486734                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22940996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22940996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4751007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4751007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27692003                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27692003                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27692003                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27692003                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007996                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006624                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006624                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006624                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006624                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100187.453917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100187.453917                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100187.453917                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100187.453917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100187.453917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100187.453917                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9255                       # number of writebacks
system.cpu1.dcache.writebacks::total             9255                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129080                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129080                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54361                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54361                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54361                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54361                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54361                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54361                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3110624861                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3110624861                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3110624861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3110624861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3110624861                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3110624861                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57221.626920                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57221.626920                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57221.626920                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57221.626920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57221.626920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57221.626920                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996564                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020067929                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056588.566532                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996564                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14987174                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14987174                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14987174                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14987174                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14987174                       # number of overall hits
system.cpu2.icache.overall_hits::total       14987174                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1925757                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1925757                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1925757                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1925757                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1925757                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1925757                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14987191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14987191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14987191                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14987191                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14987191                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14987191                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 113279.823529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 113279.823529                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 113279.823529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 113279.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 113279.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 113279.823529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1562434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1562434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1562434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1562434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1562434                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1562434                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 120187.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120187.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 120187.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120187.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 120187.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120187.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71429                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181002227                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71685                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2524.966548                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.700770                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.299230                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901175                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098825                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10370607                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10370607                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6859487                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6859487                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22353                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16220                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16220                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17230094                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17230094                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17230094                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17230094                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156916                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156916                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156916                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156916                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156916                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156916                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12537576349                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12537576349                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12537576349                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12537576349                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12537576349                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12537576349                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10527523                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10527523                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6859487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6859487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16220                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16220                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17387010                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17387010                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17387010                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17387010                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014905                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014905                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009025                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009025                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009025                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009025                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79899.923201                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79899.923201                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79899.923201                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79899.923201                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79899.923201                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79899.923201                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13807                       # number of writebacks
system.cpu2.dcache.writebacks::total            13807                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85487                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85487                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85487                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85487                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85487                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85487                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71429                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71429                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71429                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71429                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4632802451                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4632802451                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4632802451                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4632802451                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4632802451                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4632802451                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64858.845161                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64858.845161                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 64858.845161                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 64858.845161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 64858.845161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64858.845161                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.048990                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023161277                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209851.570194                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.048990                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025720                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740463                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16810712                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16810712                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16810712                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16810712                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16810712                       # number of overall hits
system.cpu3.icache.overall_hits::total       16810712                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4438065                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4438065                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4438065                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4438065                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4438065                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4438065                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16810732                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16810732                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16810732                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16810732                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16810732                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16810732                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 221903.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 221903.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 221903.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 221903.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 221903.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 221903.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3830809                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3830809                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3830809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3830809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3830809                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3830809                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 225341.705882                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 225341.705882                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 225341.705882                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 225341.705882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 225341.705882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 225341.705882                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34901                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165604037                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35157                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4710.414341                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.101196                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.898804                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902739                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097261                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10952457                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10952457                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7474728                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7474728                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18092                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18092                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18058                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18058                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18427185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18427185                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18427185                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18427185                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        70288                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        70288                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        70288                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         70288                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        70288                       # number of overall misses
system.cpu3.dcache.overall_misses::total        70288                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3280664044                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3280664044                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3280664044                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3280664044                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3280664044                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3280664044                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11022745                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11022745                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7474728                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7474728                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18497473                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18497473                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18497473                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18497473                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006377                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003800                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003800                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003800                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003800                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 46674.596574                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46674.596574                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46674.596574                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46674.596574                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46674.596574                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46674.596574                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9346                       # number of writebacks
system.cpu3.dcache.writebacks::total             9346                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35387                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35387                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35387                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35387                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35387                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35387                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34901                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34901                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34901                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34901                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34901                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34901                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1237428747                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1237428747                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1237428747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1237428747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1237428747                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1237428747                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 35455.395175                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35455.395175                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35455.395175                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35455.395175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35455.395175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35455.395175                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
