
*** Running vivado
    with args -log system_auto_pc_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_pc_3.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_auto_pc_3.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 325.695 ; gain = 82.352
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (1#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (2#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 445.488 ; gain = 202.145
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 445.488 ; gain = 202.145
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 588.395 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 588.395 ; gain = 345.051
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 588.395 ; gain = 345.051
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 588.395 ; gain = 345.051
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 588.395 ; gain = 345.051
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 588.395 ; gain = 345.051
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 626.035 ; gain = 382.691
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 626.035 ; gain = 382.691
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 636.180 ; gain = 392.836
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 636.180 ; gain = 392.836
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 636.180 ; gain = 392.836
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 636.180 ; gain = 392.836
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 636.180 ; gain = 392.836
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 636.180 ; gain = 392.836
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 636.180 ; gain = 392.836

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 636.180 ; gain = 392.836
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 654.750 ; gain = 417.043
