0.6
2018.1
Apr  4 2018
19:30:32
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.sim/sim_1/synth/timing/xsim/timing_tb_time_synth.v,1569396909,verilog,,E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/timing_tb.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;timing_excise,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/timing_tb.v,1569396535,verilog,,,,timing_tb,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
