Elias Ahmed , Jonathan Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.3, p.288-298, March 2004[doi>10.1109/TVLSI.2004.824300]
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Chen, Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 10, 1610--1612.
Chou, S. Y., Krauss, P. R., and Renstrom, P. J. 1996. Imprint lithography with 25-nanometer resolution. Science 272, 85--87.
Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single crystal silicon nanowires. Appl. Phys. Lett. 78, 15, 2214--2216.
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano. Lett. 3, 2, 149--152.
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Dekker, C. 1999. Carbon nanotubes as molecular quantum wires. Phys. Today 22--28.
Aman Gayasen , N. Vijaykrishnan , M. J. Irwin, Exploring technology alternatives for nano-scale FPGA interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065820]
Ginger, D. S., Zhang, H., and Mirkin, C. A. 2003. The evolution of dip-pen nanolithography. Angewandte Chemie Int. Edi. 43, 1, 30--45.
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.
Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Science 291, 630--633.
Kuekes, P. J. and Williams, R. S. 2000. Demultiplexer for a molecular wire crossbar network, U.S. Patent No. 6256767.
Li, S., Yu, Z., and Burke, P. J. 2004. Electrical properties of 0.4cm long single walled carbon nanotubes. Nano Lett. 4, 2003--2007.
McAlpine, M. C., Friedman, R. S., and Lieber, C. M. 2003. Nanoimprint lithography for hybrid plastic electronics. Nano Lett. 3, 443--445.
Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Science 279, 208--211.
Nabors, K. and White, J. 1991. FastCap: A multipole accelerated 3d, capacitance extraction program. IEEE Trans. CAD 10, 11, 1447--1459.
Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]
Mohammad Tehranipoor , Reza M. Rad, Fine-grained island style architecture for molecular electronic devices, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117241]
Semiconductor Industry Association. 2005. International technology roadmap for semiconductors (ITRS). http://public.itrs.net/.
Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotechn. Inst. Phys. 15, 881--891.
Strukov, D. B. and Likarev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nano devices. Nanotechn. Inst. Phys. 16, 888--900.
Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks. Nano Lett. 3, 7, 951--954.
