{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720459586241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720459586242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 14:26:26 2024 " "Processing started: Mon Jul 08 14:26:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720459586242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459586242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessUnit -c ProcessUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessUnit -c ProcessUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459586242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720459586528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720459586528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processunit.v 1 1 " "Found 1 design units, including 1 entities, in source file processunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessUnit " "Found entity 1: ProcessUnit" {  } { { "ProcessUnit.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/PC2/ProcessUnit.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720459591308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459591308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchInstruction " "Found entity 1: FetchInstruction" {  } { { "FetchInstruction.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/PC2/FetchInstruction.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720459591310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459591310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionparser.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionparser.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionParser " "Found entity 1: InstructionParser" {  } { { "InstructionParser.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/PC2/InstructionParser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720459591312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459591312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/PC2/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720459591314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459591314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/PC2/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720459591316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459591316 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "rd Registers.v(6) " "Verilog HDL Module Declaration error at Registers.v(6): top module port \"rd\" is not found in the port list" {  } { { "Registers.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/PC2/Registers.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1720459591316 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720459591347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 08 14:26:31 2024 " "Processing ended: Mon Jul 08 14:26:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720459591347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720459591347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720459591347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720459591347 ""}
