
*** Running vivado
    with args -log ring_oscillator.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ring_oscillator.tcl -notrace



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ring_oscillator.tcl -notrace
Command: link_design -top ring_oscillator -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/edt/RNG/RNG.gen/sources_1/ip/clk_200_to_100/clk_200_to_100.dcp' for cell 'clk_200_to_100_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.dcp' for cell 'jitter_gen[0].jitter_counter_fifo0'
INFO: [Project 1-454] Reading design checkpoint 'c:/edt/RNG/RNG.gen/sources_1/ip/jitter_vio/jitter_vio.dcp' for cell 'jitter_vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/edt/RNG/RNG.gen/sources_1/ip/master_ring_pll_220m/master_ring_pll_220m.dcp' for cell 'master_ring_pll_220m_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_fifo/raw_sample_fifo.dcp' for cell 'raw_sample_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_vio/raw_sample_vio.dcp' for cell 'raw_sample_vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/edt/RNG/RNG.gen/sources_1/ip/ring_vio/ring_vio.dcp' for cell 'ring_vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1589.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: jitter_vio_0 UUID: d1d75525-58fe-5a3d-8487-538d517a8741 
INFO: [Chipscope 16-324] Core: raw_sample_vio_0 UUID: d89837a0-754c-57e0-adc5-a2dd3d7518a1 
INFO: [Chipscope 16-324] Core: ring_vio_0 UUID: 46ef2eb2-d7a7-54f1-bf8a-66627875baab 
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/clk_200_to_100/clk_200_to_100_board.xdc] for cell 'clk_200_to_100_0/inst'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/clk_200_to_100/clk_200_to_100_board.xdc] for cell 'clk_200_to_100_0/inst'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/clk_200_to_100/clk_200_to_100.xdc] for cell 'clk_200_to_100_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/edt/RNG/RNG.gen/sources_1/ip/clk_200_to_100/clk_200_to_100.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/edt/RNG/RNG.gen/sources_1/ip/clk_200_to_100/clk_200_to_100.xdc:57]
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/clk_200_to_100/clk_200_to_100.xdc] for cell 'clk_200_to_100_0/inst'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/jitter_vio/jitter_vio.xdc] for cell 'jitter_vio_0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/jitter_vio/jitter_vio.xdc] for cell 'jitter_vio_0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_vio/ring_vio.xdc] for cell 'ring_vio_0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_vio/ring_vio.xdc] for cell 'ring_vio_0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_fifo/raw_sample_fifo.xdc] for cell 'raw_sample_fifo_0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_fifo/raw_sample_fifo.xdc] for cell 'raw_sample_fifo_0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_vio/raw_sample_vio.xdc] for cell 'raw_sample_vio_0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_vio/raw_sample_vio.xdc] for cell 'raw_sample_vio_0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'jitter_gen[0].jitter_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'jitter_gen[0].jitter_counter_fifo0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'jitter_gen[1].jitter_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'jitter_gen[1].jitter_counter_fifo0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'ring_gen[0].ring_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'ring_gen[0].ring_counter_fifo0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'ring_gen[1].ring_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo.xdc] for cell 'ring_gen[1].ring_counter_fifo0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/master_ring_pll_220m/master_ring_pll_220m_board.xdc] for cell 'master_ring_pll_220m_0/inst'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/master_ring_pll_220m/master_ring_pll_220m_board.xdc] for cell 'master_ring_pll_220m_0/inst'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/master_ring_pll_220m/master_ring_pll_220m.xdc] for cell 'master_ring_pll_220m_0/inst'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/master_ring_pll_220m/master_ring_pll_220m.xdc] for cell 'master_ring_pll_220m_0/inst'
Parsing XDC File [C:/Entrust/fwmuro/muro.xdc]
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
WARNING: [Constraints 18-4434] Global Clock Buffer 'ring_gen[0].ring_bufg' is LOCed to site 'BUFGCE_X0Y73'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [C:/Entrust/fwmuro/muro.xdc:36]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'ring_gen[1].ring_bufg' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [C:/Entrust/fwmuro/muro.xdc:37]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [C:/Entrust/fwmuro/muro.xdc]
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_fifo/raw_sample_fifo_clocks.xdc] for cell 'raw_sample_fifo_0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/raw_sample_fifo/raw_sample_fifo_clocks.xdc] for cell 'raw_sample_fifo_0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'jitter_gen[0].jitter_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'jitter_gen[0].jitter_counter_fifo0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'jitter_gen[1].jitter_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'jitter_gen[1].jitter_counter_fifo0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'ring_gen[0].ring_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'ring_gen[0].ring_counter_fifo0/U0'
Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'ring_gen[1].ring_counter_fifo0/U0'
Finished Parsing XDC File [c:/edt/RNG/RNG.gen/sources_1/ip/ring_counter_fifo/ring_counter_fifo_clocks.xdc] for cell 'ring_gen[1].ring_counter_fifo0/U0'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2072.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2072.164 ; gain = 621.035
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 11 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2072.164 ; gain = 0.000

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1dd06d00e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2072.164 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ba8609c86786caa5.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2377.176 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 142d5948b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2377.176 ; gain = 44.883

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 131 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 8235f9d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2377.176 ; gain = 44.883
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 1232 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 8235f9d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2377.176 ; gain = 44.883
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1232 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: b0248fa6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2377.176 ; gain = 44.883
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Sweep, 3710 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 15a32930d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2377.176 ; gain = 44.883
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 15a32930d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2377.176 ; gain = 44.883
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1293ffb74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2377.176 ; gain = 44.883
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1249 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                           1232  |
|  Constant propagation         |               0  |               0  |                                           1232  |
|  Sweep                        |               0  |              23  |                                           3710  |
|  BUFG optimization            |               0  |               1  |                                              6  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1249  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2377.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e5bfd4c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2377.176 ; gain = 44.883

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for DNA_PORTE2_inst
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 272 BRAM(s) out of a total of 272 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 544
Ending PowerOpt Patch Enables Task | Checksum: 13b13c203

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3160.922 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13b13c203

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 3160.922 ; gain = 783.746

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1530c8c20

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.922 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1530c8c20

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3160.922 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3160.922 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1530c8c20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3160.922 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:57 . Memory (MB): peak = 3160.922 ; gain = 1088.758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3160.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/edt/RNG/RNG.runs/impl_1/ring_oscillator_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ring_oscillator_drc_opted.rpt -pb ring_oscillator_drc_opted.pb -rpx ring_oscillator_drc_opted.rpx
Command: report_drc -file ring_oscillator_drc_opted.rpt -pb ring_oscillator_drc_opted.pb -rpx ring_oscillator_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/edt/RNG/RNG.runs/impl_1/ring_oscillator_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 4067.969 ; gain = 907.047
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 11 day(s)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 16 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ring_stage[0]_inferred_i_1, ring_stage[0]_inferred_i_2, ring_stage[0]_inferred_i_3, ring_stage[0]_inferred_i_4, ring_stage[0]_inferred_i_5, ring_stage[0]_inferred_i_6, ring_stage[0]_inferred_i_7, ring_stage[0]_inferred_i_8, ring_stage[0]_inferred_i_9, ring_stage[0]_inferred_i_10, ring_stage[0]_inferred_i_11, ring_stage[0]_inferred_i_12, ring_stage[0]_inferred_i_13, ring_stage[0]_inferred_i_14, ring_stage[0]_inferred_i_15... and (the first 15 of 16 listed).
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 16 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ring_stage[1]_inferred_i_1, ring_stage[1]_inferred_i_2, ring_stage[1]_inferred_i_3, ring_stage[1]_inferred_i_4, ring_stage[1]_inferred_i_5, ring_stage[1]_inferred_i_6, ring_stage[1]_inferred_i_7, ring_stage[1]_inferred_i_8, ring_stage[1]_inferred_i_9, ring_stage[1]_inferred_i_10, ring_stage[1]_inferred_i_11, ring_stage[1]_inferred_i_12, ring_stage[1]_inferred_i_13, ring_stage[1]_inferred_i_14, ring_stage[1]_inferred_i_15... and (the first 15 of 16 listed).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bbc4ca97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4067.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 857ee5bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 155389c71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 155389c71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 155389c71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: db3acd3e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: a45bb6ac

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: a45bb6ac

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: b2797dba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: b2797dba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: b2797dba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 15486c97e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15486c97e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15486c97e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 684 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 337 nets or LUTs. Breaked 0 LUT, combined 337 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 18 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4067.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            337  |                   337  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           2  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            337  |                   337  |           2  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 11cc709a1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2652be8ee

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2652be8ee

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18bf164c6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cd608e1d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1ac1e23f9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 16a306b60

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 17de92d68

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1b7dea996

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16df067ee

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 12793602f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12793602f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 245015d6b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.437 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24922c164

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ee64dae5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.784 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 245015d6b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.773. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e1bbfc67

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 4067.969 ; gain = 0.000

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e1bbfc67

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 4067.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2dda37eab

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2dda37eab

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2dda37eab

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4067.969 ; gain = 0.000

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4067.969 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b87bdb20

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4067.969 ; gain = 0.000
Ending Placer Task | Checksum: 1edf2d50b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/edt/RNG/RNG.runs/impl_1/ring_oscillator_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file ring_oscillator_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ring_oscillator_utilization_placed.rpt -pb ring_oscillator_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ring_oscillator_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4067.969 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 11 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/edt/RNG/RNG.runs/impl_1/ring_oscillator_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4067.969 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 11 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 16 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ring_stage[0]_inferred_i_1, ring_stage[0]_inferred_i_2, ring_stage[0]_inferred_i_3, ring_stage[0]_inferred_i_4, ring_stage[0]_inferred_i_5, ring_stage[0]_inferred_i_6, ring_stage[0]_inferred_i_7, ring_stage[0]_inferred_i_8, ring_stage[0]_inferred_i_9, ring_stage[0]_inferred_i_10, ring_stage[0]_inferred_i_11, ring_stage[0]_inferred_i_12, ring_stage[0]_inferred_i_13, ring_stage[0]_inferred_i_14, ring_stage[0]_inferred_i_15... and (the first 15 of 16 listed).
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 16 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ring_stage[1]_inferred_i_1, ring_stage[1]_inferred_i_2, ring_stage[1]_inferred_i_3, ring_stage[1]_inferred_i_4, ring_stage[1]_inferred_i_5, ring_stage[1]_inferred_i_6, ring_stage[1]_inferred_i_7, ring_stage[1]_inferred_i_8, ring_stage[1]_inferred_i_9, ring_stage[1]_inferred_i_10, ring_stage[1]_inferred_i_11, ring_stage[1]_inferred_i_12, ring_stage[1]_inferred_i_13, ring_stage[1]_inferred_i_14, ring_stage[1]_inferred_i_15... and (the first 15 of 16 listed).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 533c3a86 ConstDB: 0 ShapeSum: 9ecf1841 RouteDB: fbe78244
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.975 . Memory (MB): peak = 4067.969 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9e345a8e NumContArr: 940aa0e1 Constraints: 746669a Timing: 0
Phase 1 Build RT Design | Checksum: 139856209

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 139856209

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 139856209

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 139856209

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.969 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 179e66ea2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2699ec08e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4070.414 ; gain = 2.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.960  | TNS=0.000  | WHS=-0.035 | THS=-0.686 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 222a94054

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4070.414 ; gain = 2.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.960  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 25cf471ab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4070.414 ; gain = 2.445

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000695687 %
  Global Horizontal Routing Utilization  = 0.00031076 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12415
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12002
  Number of Partially Routed Nets     = 413
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 1b363d7e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b363d7e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 4070.414 ; gain = 2.445
Phase 3 Initial Routing | Checksum: 2cbd3bae6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2012
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.587  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1dbb6ee1b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:23 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f99ad31e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:23 . Memory (MB): peak = 4070.414 ; gain = 2.445
Phase 4 Rip-up And Reroute | Checksum: 1f99ad31e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:24 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23a18e72f

Time (s): cpu = 00:02:10 ; elapsed = 00:01:24 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23a18e72f

Time (s): cpu = 00:02:11 ; elapsed = 00:01:24 . Memory (MB): peak = 4070.414 ; gain = 2.445
Phase 5 Delay and Skew Optimization | Checksum: 23a18e72f

Time (s): cpu = 00:02:11 ; elapsed = 00:01:24 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27fd911d2

Time (s): cpu = 00:02:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4070.414 ; gain = 2.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.587  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2eb1aa030

Time (s): cpu = 00:02:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4070.414 ; gain = 2.445
Phase 6 Post Hold Fix | Checksum: 2eb1aa030

Time (s): cpu = 00:02:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.97868 %
  Global Horizontal Routing Utilization  = 1.76275 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24c9b2e85

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24c9b2e85

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24c9b2e85

Time (s): cpu = 00:02:21 ; elapsed = 00:01:33 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 24c9b2e85

Time (s): cpu = 00:02:22 ; elapsed = 00:01:33 . Memory (MB): peak = 4070.414 ; gain = 2.445

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.587  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 24c9b2e85

Time (s): cpu = 00:02:23 ; elapsed = 00:01:34 . Memory (MB): peak = 4070.414 ; gain = 2.445
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:23 ; elapsed = 00:01:34 . Memory (MB): peak = 4070.414 ; gain = 2.445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:37 . Memory (MB): peak = 4070.414 ; gain = 2.445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4070.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/edt/RNG/RNG.runs/impl_1/ring_oscillator_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4070.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ring_oscillator_drc_routed.rpt -pb ring_oscillator_drc_routed.pb -rpx ring_oscillator_drc_routed.rpx
Command: report_drc -file ring_oscillator_drc_routed.rpt -pb ring_oscillator_drc_routed.pb -rpx ring_oscillator_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/edt/RNG/RNG.runs/impl_1/ring_oscillator_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4070.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file ring_oscillator_methodology_drc_routed.rpt -pb ring_oscillator_methodology_drc_routed.pb -rpx ring_oscillator_methodology_drc_routed.rpx
Command: report_methodology -file ring_oscillator_methodology_drc_routed.rpt -pb ring_oscillator_methodology_drc_routed.pb -rpx ring_oscillator_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/edt/RNG/RNG.runs/impl_1/ring_oscillator_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4070.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file ring_oscillator_power_routed.rpt -pb ring_oscillator_power_summary_routed.pb -rpx ring_oscillator_power_routed.rpx
Command: report_power -file ring_oscillator_power_routed.rpt -pb ring_oscillator_power_summary_routed.pb -rpx ring_oscillator_power_routed.rpx
WARNING: [Constraints 18-633] Creating clock ring_clk with 2 sources. [C:/Entrust/fwmuro/muro.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
136 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4070.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file ring_oscillator_route_status.rpt -pb ring_oscillator_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ring_oscillator_timing_summary_routed.rpt -pb ring_oscillator_timing_summary_routed.pb -rpx ring_oscillator_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ring_oscillator_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ring_oscillator_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ring_oscillator_bus_skew_routed.rpt -pb ring_oscillator_bus_skew_routed.pb -rpx ring_oscillator_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ring_oscillator.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 11 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 16 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ring_stage[0]_inferred_i_1, ring_stage[0]_inferred_i_2, ring_stage[0]_inferred_i_3, ring_stage[0]_inferred_i_4, ring_stage[0]_inferred_i_5, ring_stage[0]_inferred_i_6, ring_stage[0]_inferred_i_7, ring_stage[0]_inferred_i_8, ring_stage[0]_inferred_i_9, ring_stage[0]_inferred_i_10, ring_stage[0]_inferred_i_11, ring_stage[0]_inferred_i_12, ring_stage[0]_inferred_i_13, ring_stage[0]_inferred_i_14, ring_stage[0]_inferred_i_15... and (the first 15 of 16 listed).
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 16 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ring_stage[1]_inferred_i_1, ring_stage[1]_inferred_i_2, ring_stage[1]_inferred_i_3, ring_stage[1]_inferred_i_4, ring_stage[1]_inferred_i_5, ring_stage[1]_inferred_i_6, ring_stage[1]_inferred_i_7, ring_stage[1]_inferred_i_8, ring_stage[1]_inferred_i_9, ring_stage[1]_inferred_i_10, ring_stage[1]_inferred_i_11, ring_stage[1]_inferred_i_12, ring_stage[1]_inferred_i_13, ring_stage[1]_inferred_i_14, ring_stage[1]_inferred_i_15... and (the first 15 of 16 listed).
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A2)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 34 net(s) have no routable loads. The problem bus(es) and/or net(s) are raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 32 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ring_oscillator.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:30 ; elapsed = 00:00:59 . Memory (MB): peak = 4191.609 ; gain = 121.195
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 09:36:36 2022...
