

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Nov 20 04:36:41 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	intcodelo,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    13                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    14                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    16                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    18   000000                     
    19                           ; Generated 05/12/2024 GMT
    20                           ; 
    21                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F4520 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000FE0                     bsr             equ	4064
    54   000FE9                     fsr0            equ	4073
    55   000FEA                     fsr0h           equ	4074
    56   000FE9                     fsr0l           equ	4073
    57   000FE1                     fsr1            equ	4065
    58   000FE2                     fsr1h           equ	4066
    59   000FE1                     fsr1l           equ	4065
    60   000FD9                     fsr2            equ	4057
    61   000FDA                     fsr2h           equ	4058
    62   000FD9                     fsr2l           equ	4057
    63   000FEF                     indf0           equ	4079
    64   000FE7                     indf1           equ	4071
    65   000FDF                     indf2           equ	4063
    66   000FF2                     intcon          equ	4082
    67   000000                     nvmcon          equ	0
    68   000FF9                     pcl             equ	4089
    69   000FFA                     pclath          equ	4090
    70   000FFB                     pclatu          equ	4091
    71   000FEB                     plusw0          equ	4075
    72   000FE3                     plusw1          equ	4067
    73   000FDB                     plusw2          equ	4059
    74   000FED                     postdec0        equ	4077
    75   000FE5                     postdec1        equ	4069
    76   000FDD                     postdec2        equ	4061
    77   000FEE                     postinc0        equ	4078
    78   000FE6                     postinc1        equ	4070
    79   000FDE                     postinc2        equ	4062
    80   000FEC                     preinc0         equ	4076
    81   000FE4                     preinc1         equ	4068
    82   000FDC                     preinc2         equ	4060
    83   000FF3                     prod            equ	4083
    84   000FF4                     prodh           equ	4084
    85   000FF3                     prodl           equ	4083
    86   000FD8                     status          equ	4056
    87   000FF5                     tablat          equ	4085
    88   000FF6                     tblptr          equ	4086
    89   000FF7                     tblptrh         equ	4087
    90   000FF6                     tblptrl         equ	4086
    91   000FF8                     tblptru         equ	4088
    92   000FFD                     tosl            equ	4093
    93   000FE8                     wreg            equ	4072
    94   000F80                     PORTA           equ	3968	;# 
    95   000F81                     PORTB           equ	3969	;# 
    96   000F82                     PORTC           equ	3970	;# 
    97   000F83                     PORTD           equ	3971	;# 
    98   000F84                     PORTE           equ	3972	;# 
    99   000F89                     LATA            equ	3977	;# 
   100   000F8A                     LATB            equ	3978	;# 
   101   000F8B                     LATC            equ	3979	;# 
   102   000F8C                     LATD            equ	3980	;# 
   103   000F8D                     LATE            equ	3981	;# 
   104   000F92                     TRISA           equ	3986	;# 
   105   000F92                     DDRA            equ	3986	;# 
   106   000F93                     TRISB           equ	3987	;# 
   107   000F93                     DDRB            equ	3987	;# 
   108   000F94                     TRISC           equ	3988	;# 
   109   000F94                     DDRC            equ	3988	;# 
   110   000F95                     TRISD           equ	3989	;# 
   111   000F95                     DDRD            equ	3989	;# 
   112   000F96                     TRISE           equ	3990	;# 
   113   000F96                     DDRE            equ	3990	;# 
   114   000F9B                     OSCTUNE         equ	3995	;# 
   115   000F9D                     PIE1            equ	3997	;# 
   116   000F9E                     PIR1            equ	3998	;# 
   117   000F9F                     IPR1            equ	3999	;# 
   118   000FA0                     PIE2            equ	4000	;# 
   119   000FA1                     PIR2            equ	4001	;# 
   120   000FA2                     IPR2            equ	4002	;# 
   121   000FA6                     EECON1          equ	4006	;# 
   122   000FA7                     EECON2          equ	4007	;# 
   123   000FA8                     EEDATA          equ	4008	;# 
   124   000FA9                     EEADR           equ	4009	;# 
   125   000FAB                     RCSTA           equ	4011	;# 
   126   000FAB                     RCSTA1          equ	4011	;# 
   127   000FAC                     TXSTA           equ	4012	;# 
   128   000FAC                     TXSTA1          equ	4012	;# 
   129   000FAD                     TXREG           equ	4013	;# 
   130   000FAD                     TXREG1          equ	4013	;# 
   131   000FAE                     RCREG           equ	4014	;# 
   132   000FAE                     RCREG1          equ	4014	;# 
   133   000FAF                     SPBRG           equ	4015	;# 
   134   000FAF                     SPBRG1          equ	4015	;# 
   135   000FB0                     SPBRGH          equ	4016	;# 
   136   000FB1                     T3CON           equ	4017	;# 
   137   000FB2                     TMR3            equ	4018	;# 
   138   000FB2                     TMR3L           equ	4018	;# 
   139   000FB3                     TMR3H           equ	4019	;# 
   140   000FB4                     CMCON           equ	4020	;# 
   141   000FB5                     CVRCON          equ	4021	;# 
   142   000FB6                     ECCP1AS         equ	4022	;# 
   143   000FB6                     ECCPAS          equ	4022	;# 
   144   000FB7                     PWM1CON         equ	4023	;# 
   145   000FB7                     ECCP1DEL        equ	4023	;# 
   146   000FB8                     BAUDCON         equ	4024	;# 
   147   000FB8                     BAUDCTL         equ	4024	;# 
   148   000FBA                     CCP2CON         equ	4026	;# 
   149   000FBB                     CCPR2           equ	4027	;# 
   150   000FBB                     CCPR2L          equ	4027	;# 
   151   000FBC                     CCPR2H          equ	4028	;# 
   152   000FBD                     CCP1CON         equ	4029	;# 
   153   000FBE                     CCPR1           equ	4030	;# 
   154   000FBE                     CCPR1L          equ	4030	;# 
   155   000FBF                     CCPR1H          equ	4031	;# 
   156   000FC0                     ADCON2          equ	4032	;# 
   157   000FC1                     ADCON1          equ	4033	;# 
   158   000FC2                     ADCON0          equ	4034	;# 
   159   000FC3                     ADRES           equ	4035	;# 
   160   000FC3                     ADRESL          equ	4035	;# 
   161   000FC4                     ADRESH          equ	4036	;# 
   162   000FC5                     SSPCON2         equ	4037	;# 
   163   000FC6                     SSPCON1         equ	4038	;# 
   164   000FC7                     SSPSTAT         equ	4039	;# 
   165   000FC8                     SSPADD          equ	4040	;# 
   166   000FC9                     SSPBUF          equ	4041	;# 
   167   000FCA                     T2CON           equ	4042	;# 
   168   000FCB                     PR2             equ	4043	;# 
   169   000FCB                     MEMCON          equ	4043	;# 
   170   000FCC                     TMR2            equ	4044	;# 
   171   000FCD                     T1CON           equ	4045	;# 
   172   000FCE                     TMR1            equ	4046	;# 
   173   000FCE                     TMR1L           equ	4046	;# 
   174   000FCF                     TMR1H           equ	4047	;# 
   175   000FD0                     RCON            equ	4048	;# 
   176   000FD1                     WDTCON          equ	4049	;# 
   177   000FD2                     HLVDCON         equ	4050	;# 
   178   000FD2                     LVDCON          equ	4050	;# 
   179   000FD3                     OSCCON          equ	4051	;# 
   180   000FD5                     T0CON           equ	4053	;# 
   181   000FD6                     TMR0            equ	4054	;# 
   182   000FD6                     TMR0L           equ	4054	;# 
   183   000FD7                     TMR0H           equ	4055	;# 
   184   000FD8                     STATUS          equ	4056	;# 
   185   000FD9                     FSR2            equ	4057	;# 
   186   000FD9                     FSR2L           equ	4057	;# 
   187   000FDA                     FSR2H           equ	4058	;# 
   188   000FDB                     PLUSW2          equ	4059	;# 
   189   000FDC                     PREINC2         equ	4060	;# 
   190   000FDD                     POSTDEC2        equ	4061	;# 
   191   000FDE                     POSTINC2        equ	4062	;# 
   192   000FDF                     INDF2           equ	4063	;# 
   193   000FE0                     BSR             equ	4064	;# 
   194   000FE1                     FSR1            equ	4065	;# 
   195   000FE1                     FSR1L           equ	4065	;# 
   196   000FE2                     FSR1H           equ	4066	;# 
   197   000FE3                     PLUSW1          equ	4067	;# 
   198   000FE4                     PREINC1         equ	4068	;# 
   199   000FE5                     POSTDEC1        equ	4069	;# 
   200   000FE6                     POSTINC1        equ	4070	;# 
   201   000FE7                     INDF1           equ	4071	;# 
   202   000FE8                     WREG            equ	4072	;# 
   203   000FE9                     FSR0            equ	4073	;# 
   204   000FE9                     FSR0L           equ	4073	;# 
   205   000FEA                     FSR0H           equ	4074	;# 
   206   000FEB                     PLUSW0          equ	4075	;# 
   207   000FEC                     PREINC0         equ	4076	;# 
   208   000FED                     POSTDEC0        equ	4077	;# 
   209   000FEE                     POSTINC0        equ	4078	;# 
   210   000FEF                     INDF0           equ	4079	;# 
   211   000FF0                     INTCON3         equ	4080	;# 
   212   000FF1                     INTCON2         equ	4081	;# 
   213   000FF2                     INTCON          equ	4082	;# 
   214   000FF3                     PROD            equ	4083	;# 
   215   000FF3                     PRODL           equ	4083	;# 
   216   000FF4                     PRODH           equ	4084	;# 
   217   000FF5                     TABLAT          equ	4085	;# 
   218   000FF6                     TBLPTR          equ	4086	;# 
   219   000FF6                     TBLPTRL         equ	4086	;# 
   220   000FF7                     TBLPTRH         equ	4087	;# 
   221   000FF8                     TBLPTRU         equ	4088	;# 
   222   000FF9                     PCLAT           equ	4089	;# 
   223   000FF9                     PC              equ	4089	;# 
   224   000FF9                     PCL             equ	4089	;# 
   225   000FFA                     PCLATH          equ	4090	;# 
   226   000FFB                     PCLATU          equ	4091	;# 
   227   000FFC                     STKPTR          equ	4092	;# 
   228   000FFD                     TOS             equ	4093	;# 
   229   000FFD                     TOSL            equ	4093	;# 
   230   000FFE                     TOSH            equ	4094	;# 
   231   000FFF                     TOSU            equ	4095	;# 
   232   000F92                     _TRISAbits      set	3986
   233   000F8B                     _LATC           set	3979
   234   000F94                     _TRISC          set	3988
   235   000F9D                     _PIE1bits       set	3997
   236   000FC0                     _ADCON2bits     set	4032
   237   000FC2                     _ADCON0bits     set	4034
   238   000FC1                     _ADCON1bits     set	4033
   239   000FBE                     _CCPR1L         set	4030
   240   000FCB                     _PR2            set	4043
   241   000FBD                     _CCP1CONbits    set	4029
   242   000FD3                     _OSCCONbits     set	4051
   243   000FCA                     _T2CONbits      set	4042
   244   000F9E                     _PIR1bits       set	3998
   245   000FC3                     _ADRESL         set	4035
   246   000FC4                     _ADRESH         set	4036
   247   000FF2                     _INTCONbits     set	4082
   248                           
   249                           ; #config settings
   250                           
   251                           	psect	cinit
   252   0006C4                     __pcinit:
   253                           	callstack 0
   254   0006C4                     start_initialization:
   255                           	callstack 0
   256   0006C4                     __initialization:
   257                           	callstack 0
   258                           
   259                           ; Clear objects allocated to COMRAM (2 bytes)
   260   0006C4  6A09               	clrf	(__pbssCOMRAM+1)& (0+255),c
   261   0006C6  6A08               	clrf	__pbssCOMRAM& (0+255),c
   262   0006C8                     end_of_initialization:
   263                           	callstack 0
   264   0006C8                     __end_of__initialization:
   265                           	callstack 0
   266   0006C8  900A               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   267   0006CA  920A               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   268   0006CC  0100               	movlb	0
   269   0006CE  EF01  F003         	goto	_main	;jump to C main() function
   270                           
   271                           	psect	bssCOMRAM
   272   000008                     __pbssCOMRAM:
   273                           	callstack 0
   274   000008                     _value:
   275                           	callstack 0
   276   000008                     	ds	2
   277                           
   278                           	psect	cstackCOMRAM
   279   000001                     __pcstackCOMRAM:
   280                           	callstack 0
   281   000001                     ??_H_ISR:
   282                           
   283                           ; 1 bytes @ 0x0
   284   000001                     	ds	4
   285   000005                     ??_L_ISR:
   286                           
   287                           ; 1 bytes @ 0x4
   288   000005                     	ds	1
   289   000006                     ??_main:
   290                           
   291                           ; 1 bytes @ 0x5
   292   000006                     	ds	2
   293                           
   294 ;;
   295 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   296 ;;
   297 ;; *************** function _main *****************
   298 ;; Defined at:
   299 ;;		line 31 in file "hard.c"
   300 ;; Parameters:    Size  Location     Type
   301 ;;		None
   302 ;; Auto vars:     Size  Location     Type
   303 ;;		None
   304 ;; Return value:  Size  Location     Type
   305 ;;                  1    wreg      void 
   306 ;; Registers used:
   307 ;;		wreg, status,2, status,0
   308 ;; Tracked objects:
   309 ;;		On entry : 0/0
   310 ;;		On exit  : 0/0
   311 ;;		Unchanged: 0/0
   312 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   313 ;;      Params:         0       0       0       0       0       0       0
   314 ;;      Locals:         0       0       0       0       0       0       0
   315 ;;      Temps:          2       0       0       0       0       0       0
   316 ;;      Totals:         2       0       0       0       0       0       0
   317 ;;Total ram usage:        2 bytes
   318 ;; Hardware stack levels required when called: 2
   319 ;; This function calls:
   320 ;;		Nothing
   321 ;; This function is called by:
   322 ;;		Startup code after reset
   323 ;; This function uses a non-reentrant model
   324 ;;
   325                           
   326                           	psect	text0
   327   000602                     __ptext0:
   328                           	callstack 0
   329   000602                     _main:
   330                           	callstack 29
   331   000602  84CA               	bsf	202,2,c	;volatile
   332   000604  50CA               	movf	202,w,c	;volatile
   333   000606  0BFC               	andlw	-4
   334   000608  0902               	iorlw	2
   335   00060A  6ECA               	movwf	202,c	;volatile
   336   00060C  50D3               	movf	211,w,c	;volatile
   337   00060E  0B8F               	andlw	-113
   338   000610  0940               	iorlw	64
   339   000612  6ED3               	movwf	211,c	;volatile
   340   000614  50BD               	movf	189,w,c	;volatile
   341   000616  0BF0               	andlw	-16
   342   000618  090C               	iorlw	12
   343   00061A  6EBD               	movwf	189,c	;volatile
   344   00061C  6A94               	clrf	148,c	;volatile
   345   00061E  6A8B               	clrf	139,c	;volatile
   346                           
   347                           ;hard.c: 54:     PR2 = 0x9B;
   348   000620  0E9B               	movlw	155
   349   000622  6ECB               	movwf	203,c	;volatile
   350   000624                     
   351                           ;hard.c: 60:     CCPR1L = 0x00;
   352   000624  6ABE               	clrf	190,c	;volatile
   353                           
   354                           ;hard.c: 61:     CCP1CONbits.DC1B = 0b00;
   355   000626  0ECF               	movlw	-49
   356   000628  16BD               	andwf	189,f,c	;volatile
   357   00062A                     
   358                           ;hard.c: 65:     TRISAbits.RA0 = 1;
   359   00062A  8092               	bsf	146,0,c	;volatile
   360   00062C                     
   361                           ;hard.c: 68:     ADCON1bits.VCFG0 = 0;
   362   00062C  98C1               	bcf	193,4,c	;volatile
   363   00062E                     
   364                           ;hard.c: 69:     ADCON1bits.VCFG1 = 0;
   365   00062E  9AC1               	bcf	193,5,c	;volatile
   366                           
   367                           ;hard.c: 70:     ADCON1bits.PCFG = 0b1110;
   368   000630  50C1               	movf	193,w,c	;volatile
   369   000632  0BF0               	andlw	-16
   370   000634  090E               	iorlw	14
   371   000636  6EC1               	movwf	193,c	;volatile
   372                           
   373                           ;hard.c: 71:     ADCON0bits.CHS = 0b0000;
   374   000638  0EC3               	movlw	-61
   375   00063A  16C2               	andwf	194,f,c	;volatile
   376                           
   377                           ;hard.c: 72:     ADCON2bits.ADCS = 0b000;
   378   00063C  0EF8               	movlw	-8
   379   00063E  16C0               	andwf	192,f,c	;volatile
   380                           
   381                           ;hard.c: 73:     ADCON2bits.ACQT = 0b001;
   382   000640  50C0               	movf	192,w,c	;volatile
   383   000642  0BC7               	andlw	-57
   384   000644  0908               	iorlw	8
   385   000646  6EC0               	movwf	192,c	;volatile
   386   000648                     
   387                           ;hard.c: 74:     ADCON0bits.ADON = 1;
   388   000648  80C2               	bsf	194,0,c	;volatile
   389   00064A                     
   390                           ;hard.c: 75:     ADCON2bits.ADFM = 0;
   391   00064A  9EC0               	bcf	192,7,c	;volatile
   392   00064C                     
   393                           ;hard.c: 79:     PIE1bits.ADIE = 1;
   394   00064C  8C9D               	bsf	157,6,c	;volatile
   395   00064E                     
   396                           ;hard.c: 80:     PIR1bits.ADIF = 0;
   397   00064E  9C9E               	bcf	158,6,c	;volatile
   398   000650                     
   399                           ;hard.c: 81:     INTCONbits.PEIE = 1;
   400   000650  8CF2               	bsf	242,6,c	;volatile
   401   000652                     
   402                           ;hard.c: 82:     INTCONbits.GIE = 1;
   403   000652  8EF2               	bsf	242,7,c	;volatile
   404   000654                     
   405                           ;hard.c: 86:     ADCON0bits.GO = 1;
   406   000654  82C2               	bsf	194,1,c	;volatile
   407   000656                     l768:
   408                           
   409                           ;hard.c: 89:         CCPR1L = value >> 2;
   410   000656  C008  F006         	movff	_value,??_main
   411   00065A  C009  F007         	movff	_value+1,??_main+1
   412   00065E  3407               	rlcf	(??_main+1)^0,w,c
   413   000660  3207               	rrcf	(??_main+1)^0,f,c
   414   000662  3206               	rrcf	??_main^0,f,c
   415   000664  3407               	rlcf	(??_main+1)^0,w,c
   416   000666  3207               	rrcf	(??_main+1)^0,f,c
   417   000668  3206               	rrcf	??_main^0,f,c
   418   00066A  5006               	movf	??_main^0,w,c
   419   00066C  6EBE               	movwf	190,c	;volatile
   420   00066E                     
   421                           ;hard.c: 90:         CCP1CONbits.DC1B = value & 0b11;
   422   00066E  C008  F006         	movff	_value,??_main
   423   000672  0E03               	movlw	3
   424   000674  1606               	andwf	??_main^0,f,c
   425   000676  3A06               	swapf	??_main^0,f,c
   426   000678  50BD               	movf	189,w,c	;volatile
   427   00067A  1806               	xorwf	??_main^0,w,c
   428   00067C  0BCF               	andlw	-49
   429   00067E  1806               	xorwf	??_main^0,w,c
   430   000680  6EBD               	movwf	189,c	;volatile
   431   000682                     
   432                           ;hard.c: 91:         _delay((unsigned long)((4)*(1000000/4000000.0)));
   433   000682  0000               	nop	
   434   000684                     
   435                           ;hard.c: 92:         ADCON0bits.GO = 1;
   436   000684  82C2               	bsf	194,1,c	;volatile
   437   000686  EF2B  F003         	goto	l768
   438   00068A  EF13  F000         	goto	start
   439   00068E                     __end_of_main:
   440                           	callstack 0
   441                           
   442 ;; *************** function _L_ISR *****************
   443 ;; Defined at:
   444 ;;		line 28 in file "hard.c"
   445 ;; Parameters:    Size  Location     Type
   446 ;;		None
   447 ;; Auto vars:     Size  Location     Type
   448 ;;		None
   449 ;; Return value:  Size  Location     Type
   450 ;;                  1    wreg      void 
   451 ;; Registers used:
   452 ;;		None
   453 ;; Tracked objects:
   454 ;;		On entry : 0/0
   455 ;;		On exit  : 0/0
   456 ;;		Unchanged: 0/0
   457 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   458 ;;      Params:         0       0       0       0       0       0       0
   459 ;;      Locals:         0       0       0       0       0       0       0
   460 ;;      Temps:          1       0       0       0       0       0       0
   461 ;;      Totals:         1       0       0       0       0       0       0
   462 ;;Total ram usage:        1 bytes
   463 ;; Hardware stack levels used: 1
   464 ;; Hardware stack levels required when called: 1
   465 ;; This function calls:
   466 ;;		Nothing
   467 ;; This function is called by:
   468 ;;		Interrupt level 1
   469 ;; This function uses a non-reentrant model
   470 ;;
   471                           
   472                           	psect	intcodelo
   473   000018                     __pintcodelo:
   474                           	callstack 0
   475   000018                     _L_ISR:
   476                           	callstack 29
   477                           
   478                           ;incstack = 0
   479   000018  800A               	bsf	int$flags,0,c	;set compiler interrupt flag (level 1)
   480   00001A  CFE0 F005          	movff	bsr,??_L_ISR
   481   00001E  C005  FFE0         	movff	??_L_ISR,bsr
   482   000022  900A               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   483   000024  0010               	retfie	
   484   000026                     __end_of_L_ISR:
   485                           	callstack 0
   486                           
   487 ;; *************** function _H_ISR *****************
   488 ;; Defined at:
   489 ;;		line 16 in file "hard.c"
   490 ;; Parameters:    Size  Location     Type
   491 ;;		None
   492 ;; Auto vars:     Size  Location     Type
   493 ;;		None
   494 ;; Return value:  Size  Location     Type
   495 ;;                  1    wreg      void 
   496 ;; Registers used:
   497 ;;		wreg, status,2, status,0
   498 ;; Tracked objects:
   499 ;;		On entry : 0/0
   500 ;;		On exit  : 0/0
   501 ;;		Unchanged: 0/0
   502 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   503 ;;      Params:         0       0       0       0       0       0       0
   504 ;;      Locals:         0       0       0       0       0       0       0
   505 ;;      Temps:          4       0       0       0       0       0       0
   506 ;;      Totals:         4       0       0       0       0       0       0
   507 ;;Total ram usage:        4 bytes
   508 ;; Hardware stack levels used: 1
   509 ;; This function calls:
   510 ;;		Nothing
   511 ;; This function is called by:
   512 ;;		Interrupt level 2
   513 ;; This function uses a non-reentrant model
   514 ;;
   515                           
   516                           	psect	intcode
   517   000008                     __pintcode:
   518                           	callstack 0
   519   000008                     _H_ISR:
   520                           	callstack 29
   521                           
   522                           ;incstack = 0
   523   000008  820A               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   524   00000A  ED47  F003         	call	int_func,f	;refresh shadow registers
   525                           
   526                           	psect	intcode_body
   527   00068E                     __pintcode_body:
   528                           	callstack 29
   529   00068E                     int_func:
   530                           	callstack 29
   531   00068E  0006               	pop		; remove dummy address from shadow register refresh
   532   000690                     
   533                           ;hard.c: 20: 
   534   000690  CFC3 F001          	movff	4035,??_H_ISR	;volatile
   535   000694  0E06               	movlw	6
   536   000696  6E02               	movwf	(??_H_ISR+1)^0,c
   537   000698                     i2u1_45:
   538   000698  90D8               	bcf	status,0,c
   539   00069A  3201               	rrcf	??_H_ISR^0,f,c
   540   00069C  2E02               	decfsz	(??_H_ISR+1)^0,f,c
   541   00069E  EF4C  F003         	goto	i2u1_45
   542   0006A2  5001               	movf	??_H_ISR^0,w,c
   543   0006A4  CFC4 F003          	movff	4036,??_H_ISR+2	;volatile
   544   0006A8  6A04               	clrf	(??_H_ISR+3)^0,c
   545   0006AA  90D8               	bcf	status,0,c
   546   0006AC  3603               	rlcf	(??_H_ISR+2)^0,f,c
   547   0006AE  3604               	rlcf	(??_H_ISR+3)^0,f,c
   548   0006B0  90D8               	bcf	status,0,c
   549   0006B2  3603               	rlcf	(??_H_ISR+2)^0,f,c
   550   0006B4  3604               	rlcf	(??_H_ISR+3)^0,f,c
   551   0006B6  1003               	iorwf	(??_H_ISR+2)^0,w,c
   552   0006B8  6E08               	movwf	_value^0,c
   553   0006BA  5004               	movf	(??_H_ISR+3)^0,w,c
   554   0006BC  6E09               	movwf	(_value+1)^0,c
   555   0006BE                     
   556                           ;hard.c: 23: 
   557   0006BE  9C9E               	bcf	158,6,c	;volatile
   558   0006C0  920A               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   559   0006C2  0011               	retfie		f
   560   0006C4                     __end_of_H_ISR:
   561                           	callstack 0
   562                           
   563                           	psect	smallconst
   564   000600                     __psmallconst:
   565                           	callstack 0
   566   000600  00                 	db	0
   567   000601  00                 	db	0	; dummy byte at the end
   568   000600                     __smallconst    set	__psmallconst
   569   000600                     __mediumconst   set	__psmallconst
   570   000000                     __activetblptr  equ	0
   571                           
   572                           	psect	rparam
   573   000001                     ___rparam_used  equ	1
   574   000000                     ___param_bank   equ	0
   575   000000                     __Lparam        equ	__Lrparam
   576   000000                     __Hparam        equ	__Hrparam
   577                           
   578                           	psect	temp
   579   00000A                     btemp:
   580                           	callstack 0
   581   00000A                     	ds	1
   582   00000A                     int$flags       set	btemp
   583   00000B                     wtemp8          set	btemp+1
   584   00000B                     ttemp5          set	btemp+1
   585   00000E                     ttemp6          set	btemp+4
   586   000012                     ttemp7          set	btemp+8
   587                           
   588                           	psect	idloc
   589                           
   590                           ;Config register IDLOC0 @ 0x200000
   591                           ;	unspecified, using default values
   592   200000                     	org	2097152
   593   200000  FF                 	db	255
   594                           
   595                           ;Config register IDLOC1 @ 0x200001
   596                           ;	unspecified, using default values
   597   200001                     	org	2097153
   598   200001  FF                 	db	255
   599                           
   600                           ;Config register IDLOC2 @ 0x200002
   601                           ;	unspecified, using default values
   602   200002                     	org	2097154
   603   200002  FF                 	db	255
   604                           
   605                           ;Config register IDLOC3 @ 0x200003
   606                           ;	unspecified, using default values
   607   200003                     	org	2097155
   608   200003  FF                 	db	255
   609                           
   610                           ;Config register IDLOC4 @ 0x200004
   611                           ;	unspecified, using default values
   612   200004                     	org	2097156
   613   200004  FF                 	db	255
   614                           
   615                           ;Config register IDLOC5 @ 0x200005
   616                           ;	unspecified, using default values
   617   200005                     	org	2097157
   618   200005  FF                 	db	255
   619                           
   620                           ;Config register IDLOC6 @ 0x200006
   621                           ;	unspecified, using default values
   622   200006                     	org	2097158
   623   200006  FF                 	db	255
   624                           
   625                           ;Config register IDLOC7 @ 0x200007
   626                           ;	unspecified, using default values
   627   200007                     	org	2097159
   628   200007  FF                 	db	255
   629                           
   630                           	psect	config
   631                           
   632                           ; Padding undefined space
   633   300000                     	org	3145728
   634   300000  FF                 	db	255
   635                           
   636                           ;Config register CONFIG1H @ 0x300001
   637                           ;	Oscillator Selection bits
   638                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   639                           ;	Fail-Safe Clock Monitor Enable bit
   640                           ;	FCMEN = 0x0, unprogrammed default
   641                           ;	Internal/External Oscillator Switchover bit
   642                           ;	IESO = 0x0, unprogrammed default
   643   300001                     	org	3145729
   644   300001  08                 	db	8
   645                           
   646                           ;Config register CONFIG2L @ 0x300002
   647                           ;	Power-up Timer Enable bit
   648                           ;	PWRT = OFF, PWRT disabled
   649                           ;	Brown-out Reset Enable bits
   650                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   651                           ;	Brown Out Reset Voltage bits
   652                           ;	BORV = 0x3, unprogrammed default
   653   300002                     	org	3145730
   654   300002  1B                 	db	27
   655                           
   656                           ;Config register CONFIG2H @ 0x300003
   657                           ;	Watchdog Timer Enable bit
   658                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   659                           ;	Watchdog Timer Postscale Select bits
   660                           ;	WDTPS = 0xF, unprogrammed default
   661   300003                     	org	3145731
   662   300003  1E                 	db	30
   663                           
   664                           ; Padding undefined space
   665   300004                     	org	3145732
   666   300004  FF                 	db	255
   667                           
   668                           ;Config register CONFIG3H @ 0x300005
   669                           ;	CCP2 MUX bit
   670                           ;	CCP2MX = 0x1, unprogrammed default
   671                           ;	PORTB A/D Enable bit
   672                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   673                           ;	Low-Power Timer1 Oscillator Enable bit
   674                           ;	LPT1OSC = 0x0, unprogrammed default
   675                           ;	MCLR Pin Enable bit
   676                           ;	MCLRE = 0x1, unprogrammed default
   677   300005                     	org	3145733
   678   300005  81                 	db	129
   679                           
   680                           ;Config register CONFIG4L @ 0x300006
   681                           ;	Stack Full/Underflow Reset Enable bit
   682                           ;	STVREN = 0x1, unprogrammed default
   683                           ;	Single-Supply ICSP Enable bit
   684                           ;	LVP = OFF, Single-Supply ICSP disabled
   685                           ;	Extended Instruction Set Enable bit
   686                           ;	XINST = 0x0, unprogrammed default
   687                           ;	Background Debugger Enable bit
   688                           ;	DEBUG = 0x1, unprogrammed default
   689   300006                     	org	3145734
   690   300006  81                 	db	129
   691                           
   692                           ; Padding undefined space
   693   300007                     	org	3145735
   694   300007  FF                 	db	255
   695                           
   696                           ;Config register CONFIG5L @ 0x300008
   697                           ;	unspecified, using default values
   698                           ;	Code Protection bit
   699                           ;	CP0 = 0x1, unprogrammed default
   700                           ;	Code Protection bit
   701                           ;	CP1 = 0x1, unprogrammed default
   702                           ;	Code Protection bit
   703                           ;	CP2 = 0x1, unprogrammed default
   704                           ;	Code Protection bit
   705                           ;	CP3 = 0x1, unprogrammed default
   706   300008                     	org	3145736
   707   300008  0F                 	db	15
   708                           
   709                           ;Config register CONFIG5H @ 0x300009
   710                           ;	Boot Block Code Protection bit
   711                           ;	CPB = 0x1, unprogrammed default
   712                           ;	Data EEPROM Code Protection bit
   713                           ;	CPD = OFF, Data EEPROM not code-protected
   714   300009                     	org	3145737
   715   300009  C0                 	db	192
   716                           
   717                           ;Config register CONFIG6L @ 0x30000A
   718                           ;	unspecified, using default values
   719                           ;	Write Protection bit
   720                           ;	WRT0 = 0x1, unprogrammed default
   721                           ;	Write Protection bit
   722                           ;	WRT1 = 0x1, unprogrammed default
   723                           ;	Write Protection bit
   724                           ;	WRT2 = 0x1, unprogrammed default
   725                           ;	Write Protection bit
   726                           ;	WRT3 = 0x1, unprogrammed default
   727   30000A                     	org	3145738
   728   30000A  0F                 	db	15
   729                           
   730                           ;Config register CONFIG6H @ 0x30000B
   731                           ;	unspecified, using default values
   732                           ;	Configuration Register Write Protection bit
   733                           ;	WRTC = 0x1, unprogrammed default
   734                           ;	Boot Block Write Protection bit
   735                           ;	WRTB = 0x1, unprogrammed default
   736                           ;	Data EEPROM Write Protection bit
   737                           ;	WRTD = 0x1, unprogrammed default
   738   30000B                     	org	3145739
   739   30000B  E0                 	db	224
   740                           
   741                           ;Config register CONFIG7L @ 0x30000C
   742                           ;	unspecified, using default values
   743                           ;	Table Read Protection bit
   744                           ;	EBTR0 = 0x1, unprogrammed default
   745                           ;	Table Read Protection bit
   746                           ;	EBTR1 = 0x1, unprogrammed default
   747                           ;	Table Read Protection bit
   748                           ;	EBTR2 = 0x1, unprogrammed default
   749                           ;	Table Read Protection bit
   750                           ;	EBTR3 = 0x1, unprogrammed default
   751   30000C                     	org	3145740
   752   30000C  0F                 	db	15
   753                           
   754                           ;Config register CONFIG7H @ 0x30000D
   755                           ;	unspecified, using default values
   756                           ;	Boot Block Table Read Protection bit
   757                           ;	EBTRB = 0x1, unprogrammed default
   758   30000D                     	org	3145741
   759   30000D  40                 	db	64
   760                           tosu	equ	0xFFF
   761                           tosh	equ	0xFFE
   762                           tosl	equ	0xFFD
   763                           stkptr	equ	0xFFC
   764                           pclatu	equ	0xFFB
   765                           pclath	equ	0xFFA
   766                           pcl	equ	0xFF9
   767                           tblptru	equ	0xFF8
   768                           tblptrh	equ	0xFF7
   769                           tblptrl	equ	0xFF6
   770                           tablat	equ	0xFF5
   771                           prodh	equ	0xFF4
   772                           prodl	equ	0xFF3
   773                           indf0	equ	0xFEF
   774                           postinc0	equ	0xFEE
   775                           postdec0	equ	0xFED
   776                           preinc0	equ	0xFEC
   777                           plusw0	equ	0xFEB
   778                           fsr0h	equ	0xFEA
   779                           fsr0l	equ	0xFE9
   780                           wreg	equ	0xFE8
   781                           indf1	equ	0xFE7
   782                           postinc1	equ	0xFE6
   783                           postdec1	equ	0xFE5
   784                           preinc1	equ	0xFE4
   785                           plusw1	equ	0xFE3
   786                           fsr1h	equ	0xFE2
   787                           fsr1l	equ	0xFE1
   788                           bsr	equ	0xFE0
   789                           indf2	equ	0xFDF
   790                           postinc2	equ	0xFDE
   791                           postdec2	equ	0xFDD
   792                           preinc2	equ	0xFDC
   793                           plusw2	equ	0xFDB
   794                           fsr2h	equ	0xFDA
   795                           fsr2l	equ	0xFD9
   796                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      7       9
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           244      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _L_ISR in COMRAM

    None.

Critical Paths under _H_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _L_ISR in BANK0

    None.

Critical Paths under _H_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _L_ISR in BANK1

    None.

Critical Paths under _H_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _L_ISR in BANK2

    None.

Critical Paths under _H_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _L_ISR in BANK3

    None.

Critical Paths under _H_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _L_ISR in BANK4

    None.

Critical Paths under _H_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _L_ISR in BANK5

    None.

Critical Paths under _H_ISR in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              5 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _L_ISR                                                1     1      0       0
                                              4 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _H_ISR                                                4     4      0       0
                                              0 COMRAM     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _L_ISR (ROOT)

 _H_ISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1523      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK5           244      0       0      0.0%
BANK5              244      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          126      0       0      0.0%
COMRAM             126      7       9      7.1%
BITBIGSFR_1lh       30      0       0      0.0%
BITBIGSFR_1h        22      0       0      0.0%
BITBIGSFRh          16      0       0      0.0%
BITBIGSFRl          11      0       0      0.0%
BITBIGSFR_5h        10      0       0      0.0%
BITBIGSFR_2          6      0       0      0.0%
BITBIGSFR_4          3      0       0      0.0%
BITBIGSFR_3          3      0       0      0.0%
BITBIGSFR_5l         2      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       9      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Nov 20 04:36:41 2025

                     bsr 0FE0                      l740 0604                      l750 062C  
                    l742 061C                      l760 064E                      l752 062E  
                    l744 061E                      l770 066E                      l762 0650  
                    l754 0648                      l746 0624                      l738 0602  
                    l772 0682                      l764 0652                      l756 064A  
                    l748 062A                      l774 0684                      l766 0654  
                    l758 064C                      l768 0656                      _PR2 0FCB  
                   _LATC 0F8B                     i1l46 001E                     i2l41 06C0  
                   _main 0602                     btemp 000A                     start 0026  
           ___param_bank 0000                    ?_main 0001                    i1l736 001E  
                  i2l730 0690                    i2l732 06BE                    _H_ISR 0008  
                  _L_ISR 0018                    _TRISC 0F94                    _value 0008  
                  ttemp5 000B                    ttemp6 000E                    ttemp7 0012  
                  status 0FD8                    wtemp8 000B          __initialization 06C4  
           __end_of_main 068E                   ??_main 0006            __activetblptr 0000  
                 ?_H_ISR 0001                   ?_L_ISR 0001                   _ADRESH 0FC4  
                 _ADRESL 0FC3                   _CCPR1L 0FBE                   i2u1_45 0698  
                 isa$std 0001             __mediumconst 0600               __accesstop 0080  
__end_of__initialization 06C8            ___rparam_used 0001            __end_of_H_ISR 06C4  
          __end_of_L_ISR 0026           __pcstackCOMRAM 0001                  ??_H_ISR 0001  
                ??_L_ISR 0005                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0600                  __pcinit 06C4                  __ramtop 0600  
                __ptext0 0602                _T2CONbits 0FCA           __pintcode_body 068E  
   end_of_initialization 06C8                  int_func 068E                _TRISAbits 0F92  
            _CCP1CONbits 0FBD      start_initialization 06C4              __pbssCOMRAM 0008  
              __pintcode 0008              __pintcodelo 0018              __smallconst 0600  
               _PIE1bits 0F9D                 _PIR1bits 0F9E               _ADCON0bits 0FC2  
             _ADCON1bits 0FC1               _ADCON2bits 0FC0                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000                 int$flags 000A  
             _INTCONbits 0FF2                 intlevel1 0000                 intlevel2 0000  
             _OSCCONbits 0FD3  
