============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Sun May 19 15:46:53 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v
RUN-1001 : Project manager successfully analyzed 57 source files.
RUN-1003 : finish command "open_project CortexM0_SoC.prj" in  1.011572s wall, 0.812500s user + 0.171875s system = 0.984375s CPU (97.3%)

RUN-1004 : used memory is 74 MB, reserved memory is 42 MB, peak memory is 74 MB
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  2.364926s wall, 2.078125s user + 0.234375s system = 2.312500s CPU (97.8%)

RUN-1004 : used memory is 296 MB, reserved memory is 271 MB, peak memory is 300 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 2 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 10 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14744 instances
RUN-0007 : 8564 luts, 4567 seqs, 1115 mslices, 330 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 16025 nets
RUN-1001 : 9467 nets have 2 pins
RUN-1001 : 4460 nets have [3 - 5] pins
RUN-1001 : 1510 nets have [6 - 10] pins
RUN-1001 : 351 nets have [11 - 20] pins
RUN-1001 : 217 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1534     
RUN-1001 :   No   |  No   |  Yes  |    1752     
RUN-1001 :   No   |  Yes  |  No   |     112     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    41   |  53   |     82     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 180
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14740 instances, 8564 luts, 4567 seqs, 1445 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Huge net cpuresetn with 1445 pins
PHY-0007 : Cell area utilization is 58%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 67658, tnet num: 15977, tinst num: 14740, tnode num: 80457, tedge num: 108737.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.397513s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (100.6%)

RUN-1004 : used memory is 449 MB, reserved memory is 429 MB, peak memory is 449 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.939791s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.78238e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14740.
PHY-3001 : Level 1 #clusters 2146.
PHY-3001 : End clustering;  0.094090s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (149.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.14294e+06, overlap = 622.281
PHY-3002 : Step(2): len = 932512, overlap = 758.375
PHY-3002 : Step(3): len = 679393, overlap = 879.25
PHY-3002 : Step(4): len = 592029, overlap = 929.656
PHY-3002 : Step(5): len = 476486, overlap = 1023.59
PHY-3002 : Step(6): len = 398579, overlap = 1063.06
PHY-3002 : Step(7): len = 337033, overlap = 1126.84
PHY-3002 : Step(8): len = 290942, overlap = 1166.84
PHY-3002 : Step(9): len = 255770, overlap = 1225.47
PHY-3002 : Step(10): len = 225919, overlap = 1258.16
PHY-3002 : Step(11): len = 206244, overlap = 1300.59
PHY-3002 : Step(12): len = 188668, overlap = 1319.03
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45803e-06
PHY-3002 : Step(13): len = 195737, overlap = 1273.56
PHY-3002 : Step(14): len = 239708, overlap = 1175
PHY-3002 : Step(15): len = 243984, overlap = 1074.06
PHY-3002 : Step(16): len = 251352, overlap = 1041.66
PHY-3002 : Step(17): len = 242314, overlap = 999.875
PHY-3002 : Step(18): len = 241542, overlap = 976.906
PHY-3002 : Step(19): len = 234674, overlap = 978.438
PHY-3002 : Step(20): len = 231650, overlap = 966.625
PHY-3002 : Step(21): len = 226770, overlap = 961.938
PHY-3002 : Step(22): len = 223853, overlap = 963.562
PHY-3002 : Step(23): len = 218748, overlap = 955.906
PHY-3002 : Step(24): len = 216622, overlap = 943.906
PHY-3002 : Step(25): len = 213552, overlap = 949.5
PHY-3002 : Step(26): len = 212802, overlap = 984.75
PHY-3002 : Step(27): len = 209938, overlap = 985.438
PHY-3002 : Step(28): len = 208601, overlap = 1009.88
PHY-3002 : Step(29): len = 207170, overlap = 989.312
PHY-3002 : Step(30): len = 206997, overlap = 982.219
PHY-3002 : Step(31): len = 207331, overlap = 961.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.91606e-06
PHY-3002 : Step(32): len = 223087, overlap = 933.969
PHY-3002 : Step(33): len = 243493, overlap = 900.312
PHY-3002 : Step(34): len = 253178, overlap = 887.625
PHY-3002 : Step(35): len = 259610, overlap = 888.219
PHY-3002 : Step(36): len = 257615, overlap = 901.781
PHY-3002 : Step(37): len = 257084, overlap = 910.781
PHY-3002 : Step(38): len = 254256, overlap = 907.062
PHY-3002 : Step(39): len = 253715, overlap = 903.969
PHY-3002 : Step(40): len = 252255, overlap = 899
PHY-3002 : Step(41): len = 251428, overlap = 906.344
PHY-3002 : Step(42): len = 250447, overlap = 902.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.83213e-06
PHY-3002 : Step(43): len = 271363, overlap = 872.75
PHY-3002 : Step(44): len = 287067, overlap = 814.594
PHY-3002 : Step(45): len = 293816, overlap = 791.781
PHY-3002 : Step(46): len = 296633, overlap = 772.469
PHY-3002 : Step(47): len = 296018, overlap = 764.062
PHY-3002 : Step(48): len = 296131, overlap = 761.281
PHY-3002 : Step(49): len = 294181, overlap = 764.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.16643e-05
PHY-3002 : Step(50): len = 324547, overlap = 721.719
PHY-3002 : Step(51): len = 343099, overlap = 686.812
PHY-3002 : Step(52): len = 353059, overlap = 640.75
PHY-3002 : Step(53): len = 356251, overlap = 627.688
PHY-3002 : Step(54): len = 355489, overlap = 634.656
PHY-3002 : Step(55): len = 354833, overlap = 632.938
PHY-3002 : Step(56): len = 353279, overlap = 625.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.33285e-05
PHY-3002 : Step(57): len = 382649, overlap = 574.844
PHY-3002 : Step(58): len = 405767, overlap = 499.188
PHY-3002 : Step(59): len = 418081, overlap = 469.719
PHY-3002 : Step(60): len = 422410, overlap = 479.688
PHY-3002 : Step(61): len = 419692, overlap = 483.406
PHY-3002 : Step(62): len = 418846, overlap = 494.312
PHY-3002 : Step(63): len = 417945, overlap = 512.219
PHY-3002 : Step(64): len = 418854, overlap = 508.781
PHY-3002 : Step(65): len = 419213, overlap = 490.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.6657e-05
PHY-3002 : Step(66): len = 449480, overlap = 440.031
PHY-3002 : Step(67): len = 468301, overlap = 392.688
PHY-3002 : Step(68): len = 477006, overlap = 361.531
PHY-3002 : Step(69): len = 480492, overlap = 357.406
PHY-3002 : Step(70): len = 481426, overlap = 354.875
PHY-3002 : Step(71): len = 482961, overlap = 341.969
PHY-3002 : Step(72): len = 484047, overlap = 346.156
PHY-3002 : Step(73): len = 484608, overlap = 341.656
PHY-3002 : Step(74): len = 482718, overlap = 348.719
PHY-3002 : Step(75): len = 484289, overlap = 365.156
PHY-3002 : Step(76): len = 486902, overlap = 361.75
PHY-3002 : Step(77): len = 488123, overlap = 356.438
PHY-3002 : Step(78): len = 484698, overlap = 371.5
PHY-3002 : Step(79): len = 484411, overlap = 385.281
PHY-3002 : Step(80): len = 483496, overlap = 395.031
PHY-3002 : Step(81): len = 483121, overlap = 397.031
PHY-3002 : Step(82): len = 481524, overlap = 411.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.3314e-05
PHY-3002 : Step(83): len = 506797, overlap = 360.531
PHY-3002 : Step(84): len = 524339, overlap = 340.062
PHY-3002 : Step(85): len = 528943, overlap = 338.812
PHY-3002 : Step(86): len = 530607, overlap = 343.688
PHY-3002 : Step(87): len = 532691, overlap = 339.875
PHY-3002 : Step(88): len = 533130, overlap = 328.594
PHY-3002 : Step(89): len = 530879, overlap = 329.312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000185844
PHY-3002 : Step(90): len = 552938, overlap = 335.75
PHY-3002 : Step(91): len = 566613, overlap = 324.531
PHY-3002 : Step(92): len = 569031, overlap = 317.844
PHY-3002 : Step(93): len = 570705, overlap = 303.906
PHY-3002 : Step(94): len = 572093, overlap = 285.688
PHY-3002 : Step(95): len = 572635, overlap = 276.375
PHY-3002 : Step(96): len = 570986, overlap = 276.25
PHY-3002 : Step(97): len = 571079, overlap = 271.75
PHY-3002 : Step(98): len = 572473, overlap = 267.188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000371687
PHY-3002 : Step(99): len = 585106, overlap = 250.188
PHY-3002 : Step(100): len = 593873, overlap = 244.594
PHY-3002 : Step(101): len = 596128, overlap = 236.125
PHY-3002 : Step(102): len = 597798, overlap = 233.688
PHY-3002 : Step(103): len = 600012, overlap = 225.562
PHY-3002 : Step(104): len = 600037, overlap = 213
PHY-3002 : Step(105): len = 599097, overlap = 207.031
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000685354
PHY-3002 : Step(106): len = 606044, overlap = 191.312
PHY-3002 : Step(107): len = 611340, overlap = 182.031
PHY-3002 : Step(108): len = 614568, overlap = 171.312
PHY-3002 : Step(109): len = 616135, overlap = 174.25
PHY-3002 : Step(110): len = 617132, overlap = 174.156
PHY-3002 : Step(111): len = 616959, overlap = 169.281
PHY-3002 : Step(112): len = 616163, overlap = 180.812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00121209
PHY-3002 : Step(113): len = 620542, overlap = 174.188
PHY-3002 : Step(114): len = 623809, overlap = 170.062
PHY-3002 : Step(115): len = 625763, overlap = 170.688
PHY-3002 : Step(116): len = 627232, overlap = 166.344
PHY-3002 : Step(117): len = 628584, overlap = 173.969
PHY-3002 : Step(118): len = 629114, overlap = 177.969
PHY-3002 : Step(119): len = 628687, overlap = 168
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00209787
PHY-3002 : Step(120): len = 631277, overlap = 165.969
PHY-3002 : Step(121): len = 633224, overlap = 164.062
PHY-3002 : Step(122): len = 634198, overlap = 166.719
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00363658
PHY-3002 : Step(123): len = 635678, overlap = 152.75
PHY-3002 : Step(124): len = 637423, overlap = 153.594
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031392s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (199.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/16025.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 775536, over cnt = 1883(5%), over = 9848, worst = 47
PHY-1001 : End global iterations;  0.698635s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (147.6%)

PHY-1001 : Congestion index: top1 = 99.76, top5 = 74.80, top10 = 63.45, top15 = 56.45.
PHY-3001 : End congestion estimation;  0.909852s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (135.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.634521s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202591
PHY-3002 : Step(125): len = 679206, overlap = 119.188
PHY-3002 : Step(126): len = 679109, overlap = 115.406
PHY-3002 : Step(127): len = 677556, overlap = 108.875
PHY-3002 : Step(128): len = 676814, overlap = 106.125
PHY-3002 : Step(129): len = 678979, overlap = 95.8125
PHY-3002 : Step(130): len = 682602, overlap = 83.3125
PHY-3002 : Step(131): len = 683699, overlap = 80.4688
PHY-3002 : Step(132): len = 682950, overlap = 81.7812
PHY-3002 : Step(133): len = 680883, overlap = 81.1562
PHY-3002 : Step(134): len = 678788, overlap = 79.1562
PHY-3002 : Step(135): len = 676585, overlap = 78
PHY-3002 : Step(136): len = 674514, overlap = 78.0938
PHY-3002 : Step(137): len = 673415, overlap = 78.7188
PHY-3002 : Step(138): len = 672887, overlap = 79.7812
PHY-3002 : Step(139): len = 671418, overlap = 77.8438
PHY-3002 : Step(140): len = 669304, overlap = 70.5938
PHY-3002 : Step(141): len = 667043, overlap = 65.7188
PHY-3002 : Step(142): len = 665053, overlap = 59.9688
PHY-3002 : Step(143): len = 663550, overlap = 56.1875
PHY-3002 : Step(144): len = 661783, overlap = 55
PHY-3002 : Step(145): len = 660148, overlap = 55.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000405183
PHY-3002 : Step(146): len = 666162, overlap = 49.3438
PHY-3002 : Step(147): len = 670402, overlap = 49.5938
PHY-3002 : Step(148): len = 673996, overlap = 48.4375
PHY-3002 : Step(149): len = 674141, overlap = 50.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000810366
PHY-3002 : Step(150): len = 679813, overlap = 50.875
PHY-3002 : Step(151): len = 691606, overlap = 53.4688
PHY-3002 : Step(152): len = 693725, overlap = 53.5625
PHY-3002 : Step(153): len = 692585, overlap = 51.125
PHY-3002 : Step(154): len = 689563, overlap = 57.1875
PHY-3002 : Step(155): len = 689582, overlap = 56.5
PHY-3002 : Step(156): len = 691308, overlap = 49.375
PHY-3002 : Step(157): len = 691923, overlap = 49.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00162073
PHY-3002 : Step(158): len = 692838, overlap = 48.5
PHY-3002 : Step(159): len = 694710, overlap = 53.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 121/16025.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 795976, over cnt = 2685(7%), over = 11872, worst = 49
PHY-1001 : End global iterations;  1.003672s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (166.6%)

PHY-1001 : Congestion index: top1 = 95.13, top5 = 71.46, top10 = 61.78, top15 = 56.39.
PHY-3001 : End congestion estimation;  1.221452s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (156.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.645946s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000275063
PHY-3002 : Step(160): len = 690136, overlap = 264.906
PHY-3002 : Step(161): len = 683594, overlap = 200.5
PHY-3002 : Step(162): len = 675099, overlap = 180.469
PHY-3002 : Step(163): len = 666406, overlap = 167.781
PHY-3002 : Step(164): len = 657015, overlap = 148.469
PHY-3002 : Step(165): len = 648095, overlap = 150.062
PHY-3002 : Step(166): len = 641682, overlap = 151.375
PHY-3002 : Step(167): len = 635513, overlap = 165.094
PHY-3002 : Step(168): len = 630445, overlap = 173.906
PHY-3002 : Step(169): len = 625885, overlap = 177.719
PHY-3002 : Step(170): len = 621533, overlap = 181.344
PHY-3002 : Step(171): len = 617519, overlap = 186.781
PHY-3002 : Step(172): len = 614475, overlap = 187.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000550126
PHY-3002 : Step(173): len = 620969, overlap = 175.438
PHY-3002 : Step(174): len = 626709, overlap = 157.781
PHY-3002 : Step(175): len = 636807, overlap = 148.219
PHY-3002 : Step(176): len = 640240, overlap = 153.312
PHY-3002 : Step(177): len = 639455, overlap = 148.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00110025
PHY-3002 : Step(178): len = 643268, overlap = 142.594
PHY-3002 : Step(179): len = 646575, overlap = 138.406
PHY-3002 : Step(180): len = 653838, overlap = 134.062
PHY-3002 : Step(181): len = 659310, overlap = 126.25
PHY-3002 : Step(182): len = 661511, overlap = 126.406
PHY-3002 : Step(183): len = 664065, overlap = 127.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00219338
PHY-3002 : Step(184): len = 665984, overlap = 124.875
PHY-3002 : Step(185): len = 668307, overlap = 124.594
PHY-3002 : Step(186): len = 672125, overlap = 118.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00362605
PHY-3002 : Step(187): len = 673549, overlap = 119.094
PHY-3002 : Step(188): len = 678503, overlap = 111.531
PHY-3002 : Step(189): len = 682645, overlap = 112
PHY-3002 : Step(190): len = 685297, overlap = 107.719
PHY-3002 : Step(191): len = 687184, overlap = 105.344
PHY-3002 : Step(192): len = 688623, overlap = 103.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00608062
PHY-3002 : Step(193): len = 689317, overlap = 104.25
PHY-3002 : Step(194): len = 691474, overlap = 94.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 67658, tnet num: 15977, tinst num: 14740, tnode num: 80457, tedge num: 108737.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.764401s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (97.4%)

RUN-1004 : used memory is 497 MB, reserved memory is 483 MB, peak memory is 601 MB
OPT-1001 : Total overflow 387.12 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 883/16025.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 816984, over cnt = 3035(8%), over = 10409, worst = 41
PHY-1001 : End global iterations;  1.100585s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (181.7%)

PHY-1001 : Congestion index: top1 = 79.72, top5 = 63.61, top10 = 56.23, top15 = 51.94.
PHY-1001 : End incremental global routing;  1.317080s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (168.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.683567s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.6%)

OPT-1001 : 23 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 14592 has valid locations, 183 needs to be replaced
PHY-3001 : design contains 14900 instances, 8573 luts, 4718 seqs, 1445 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 704021
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13648/16185.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 824544, over cnt = 3061(8%), over = 10480, worst = 41
PHY-1001 : End global iterations;  0.170710s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (119.0%)

PHY-1001 : Congestion index: top1 = 79.70, top5 = 63.64, top10 = 56.43, top15 = 52.18.
PHY-3001 : End congestion estimation;  0.400712s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (109.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 68248, tnet num: 16137, tinst num: 14900, tnode num: 81445, tedge num: 109597.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.583399s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (99.7%)

RUN-1004 : used memory is 536 MB, reserved memory is 529 MB, peak memory is 610 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.266373s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 703733, overlap = 0.125
PHY-3002 : Step(196): len = 703701, overlap = 0.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13765/16185.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 824152, over cnt = 3057(8%), over = 10504, worst = 41
PHY-1001 : End global iterations;  0.125213s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (124.8%)

PHY-1001 : Congestion index: top1 = 80.43, top5 = 63.88, top10 = 56.50, top15 = 52.25.
PHY-3001 : End congestion estimation;  0.338546s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (110.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.674727s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00101955
PHY-3002 : Step(197): len = 703485, overlap = 95.2188
PHY-3002 : Step(198): len = 703714, overlap = 94.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00203911
PHY-3002 : Step(199): len = 703851, overlap = 95
PHY-3002 : Step(200): len = 703940, overlap = 94.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00407821
PHY-3002 : Step(201): len = 703950, overlap = 94.6875
PHY-3002 : Step(202): len = 703992, overlap = 94.875
PHY-3001 : Final: Len = 703992, Over = 94.875
PHY-3001 : End incremental placement;  4.287789s wall, 4.453125s user + 0.234375s system = 4.687500s CPU (109.3%)

OPT-1001 : Total overflow 388.81 peak overflow 3.56
OPT-1001 : End high-fanout net optimization;  6.738247s wall, 7.953125s user + 0.265625s system = 8.218750s CPU (122.0%)

OPT-1001 : Current memory(MB): used = 608, reserve = 598, peak = 623.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13736/16185.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 825840, over cnt = 3034(8%), over = 10041, worst = 41
PHY-1002 : len = 864992, over cnt = 2053(5%), over = 5588, worst = 41
PHY-1002 : len = 912528, over cnt = 801(2%), over = 1950, worst = 16
PHY-1002 : len = 924328, over cnt = 468(1%), over = 1136, worst = 13
PHY-1002 : len = 938056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.487495s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (150.2%)

PHY-1001 : Congestion index: top1 = 63.81, top5 = 55.57, top10 = 51.51, top15 = 48.94.
OPT-1001 : End congestion update;  1.712823s wall, 2.421875s user + 0.046875s system = 2.468750s CPU (144.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.558685s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.7%)

OPT-0007 : Start: WNS 62 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 162 TNS 0 NUM_FEPS 0 with 15 cells processed and 1550 slack improved
OPT-0007 : Iter 2: improved WNS 162 TNS 0 NUM_FEPS 0 with 1 cells processed and 144 slack improved
OPT-1001 : End global optimization;  2.294294s wall, 3.000000s user + 0.046875s system = 3.046875s CPU (132.8%)

OPT-1001 : Current memory(MB): used = 589, reserve = 582, peak = 623.
OPT-1001 : End physical optimization;  11.132680s wall, 13.109375s user + 0.375000s system = 13.484375s CPU (121.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8573 LUT to BLE ...
SYN-4008 : Packed 8573 LUT and 2510 SEQ to BLE.
SYN-4003 : Packing 2208 remaining SEQ's ...
SYN-4005 : Packed 1723 SEQ with LUT/SLICE
SYN-4006 : 4594 single LUT's are left
SYN-4006 : 485 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9058/10829 primitive instances ...
PHY-3001 : End packing;  0.992146s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6598 instances
RUN-1001 : 3215 mslices, 3215 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13941 nets
RUN-1001 : 6889 nets have 2 pins
RUN-1001 : 4680 nets have [3 - 5] pins
RUN-1001 : 1629 nets have [6 - 10] pins
RUN-1001 : 403 nets have [11 - 20] pins
RUN-1001 : 333 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 6594 instances, 6430 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Cell area utilization is 71%
PHY-3001 : After packing: Len = 715712, Over = 223.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 71%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7285/13941.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 905240, over cnt = 1912(5%), over = 2999, worst = 8
PHY-1002 : len = 911216, over cnt = 1190(3%), over = 1671, worst = 7
PHY-1002 : len = 925736, over cnt = 394(1%), over = 486, worst = 7
PHY-1002 : len = 930352, over cnt = 157(0%), over = 188, worst = 5
PHY-1002 : len = 934168, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.622103s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (153.2%)

PHY-1001 : Congestion index: top1 = 67.82, top5 = 57.55, top10 = 52.43, top15 = 49.33.
PHY-3001 : End congestion estimation;  1.915879s wall, 2.718750s user + 0.062500s system = 2.781250s CPU (145.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62766, tnet num: 13893, tinst num: 6594, tnode num: 73230, tedge num: 105724.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.979496s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (99.5%)

RUN-1004 : used memory is 539 MB, reserved memory is 531 MB, peak memory is 623 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.671427s wall, 2.625000s user + 0.046875s system = 2.671875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.93105e-05
PHY-3002 : Step(203): len = 692749, overlap = 239.5
PHY-3002 : Step(204): len = 679808, overlap = 257.75
PHY-3002 : Step(205): len = 671658, overlap = 266
PHY-3002 : Step(206): len = 664948, overlap = 273
PHY-3002 : Step(207): len = 659217, overlap = 273.75
PHY-3002 : Step(208): len = 654753, overlap = 284
PHY-3002 : Step(209): len = 651062, overlap = 292.75
PHY-3002 : Step(210): len = 648317, overlap = 298.25
PHY-3002 : Step(211): len = 645973, overlap = 291.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158621
PHY-3002 : Step(212): len = 664322, overlap = 272
PHY-3002 : Step(213): len = 675387, overlap = 257.75
PHY-3002 : Step(214): len = 683601, overlap = 239.75
PHY-3002 : Step(215): len = 683600, overlap = 235.25
PHY-3002 : Step(216): len = 681410, overlap = 234.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000316114
PHY-3002 : Step(217): len = 698349, overlap = 220.25
PHY-3002 : Step(218): len = 708100, overlap = 205.25
PHY-3002 : Step(219): len = 717478, overlap = 193.5
PHY-3002 : Step(220): len = 716802, overlap = 190.5
PHY-3002 : Step(221): len = 715139, overlap = 192.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.816287s wall, 0.921875s user + 1.312500s system = 2.234375s CPU (273.7%)

PHY-3001 : Trial Legalized: Len = 796294
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 70%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 603/13941.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 953216, over cnt = 2756(7%), over = 4676, worst = 7
PHY-1002 : len = 970280, over cnt = 1869(5%), over = 2756, worst = 7
PHY-1002 : len = 991832, over cnt = 826(2%), over = 1134, worst = 6
PHY-1002 : len = 1.00994e+06, over cnt = 126(0%), over = 156, worst = 4
PHY-1002 : len = 1.01324e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.280401s wall, 3.687500s user + 0.109375s system = 3.796875s CPU (166.5%)

PHY-1001 : Congestion index: top1 = 66.62, top5 = 60.43, top10 = 56.69, top15 = 53.48.
PHY-3001 : End congestion estimation;  2.609245s wall, 4.015625s user + 0.109375s system = 4.125000s CPU (158.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.656620s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000227102
PHY-3002 : Step(222): len = 748763, overlap = 68.25
PHY-3002 : Step(223): len = 735538, overlap = 78
PHY-3002 : Step(224): len = 728719, overlap = 94.25
PHY-3002 : Step(225): len = 723526, overlap = 111
PHY-3002 : Step(226): len = 719528, overlap = 125.25
PHY-3002 : Step(227): len = 716581, overlap = 140.25
PHY-3002 : Step(228): len = 714996, overlap = 146
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000454204
PHY-3002 : Step(229): len = 727528, overlap = 130.5
PHY-3002 : Step(230): len = 733594, overlap = 129.25
PHY-3002 : Step(231): len = 740562, overlap = 119.75
PHY-3002 : Step(232): len = 743305, overlap = 116.75
PHY-3002 : Step(233): len = 744407, overlap = 119.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000908407
PHY-3002 : Step(234): len = 753698, overlap = 112.75
PHY-3002 : Step(235): len = 758339, overlap = 112
PHY-3002 : Step(236): len = 765398, overlap = 105.75
PHY-3002 : Step(237): len = 771971, overlap = 97.25
PHY-3002 : Step(238): len = 772704, overlap = 98.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026371s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-3001 : Legalized: Len = 786353, Over = 0
PHY-3001 : Spreading special nets. 138 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.051858s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (120.5%)

PHY-3001 : 205 instances has been re-located, deltaX = 50, deltaY = 133, maxDist = 2.
PHY-3001 : Final: Len = 788958, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62766, tnet num: 13893, tinst num: 6595, tnode num: 73230, tedge num: 105724.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.085143s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (100.4%)

RUN-1004 : used memory is 596 MB, reserved memory is 594 MB, peak memory is 634 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2821/13941.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 960408, over cnt = 2540(7%), over = 4191, worst = 6
PHY-1002 : len = 974496, over cnt = 1538(4%), over = 2201, worst = 6
PHY-1002 : len = 991432, over cnt = 647(1%), over = 888, worst = 4
PHY-1002 : len = 1.00252e+06, over cnt = 237(0%), over = 335, worst = 4
PHY-1002 : len = 1.0073e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.000654s wall, 3.125000s user + 0.062500s system = 3.187500s CPU (159.3%)

PHY-1001 : Congestion index: top1 = 63.60, top5 = 57.67, top10 = 54.15, top15 = 51.22.
PHY-1001 : End incremental global routing;  2.294590s wall, 3.421875s user + 0.062500s system = 3.484375s CPU (151.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.653673s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6467 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 6601 instances, 6436 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 790240
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 71%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12853/13945.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1.0087e+06, over cnt = 38(0%), over = 51, worst = 4
PHY-1002 : len = 1.00866e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 1.00891e+06, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 1.00898e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.00909e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.647509s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 63.77, top5 = 57.82, top10 = 54.24, top15 = 51.33.
PHY-3001 : End congestion estimation;  0.928705s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62821, tnet num: 13897, tinst num: 6601, tnode num: 73293, tedge num: 105798.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.121865s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (100.1%)

RUN-1004 : used memory is 608 MB, reserved memory is 604 MB, peak memory is 646 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.794113s wall, 2.781250s user + 0.015625s system = 2.796875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(239): len = 789797, overlap = 0.5
PHY-3002 : Step(240): len = 789665, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 71%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12853/13945.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1.00834e+06, over cnt = 21(0%), over = 27, worst = 4
PHY-1002 : len = 1.00835e+06, over cnt = 16(0%), over = 19, worst = 4
PHY-1002 : len = 1.00842e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 1.00857e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.493897s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 63.43, top5 = 57.67, top10 = 54.15, top15 = 51.29.
PHY-3001 : End congestion estimation;  0.757248s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.966057s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362475
PHY-3002 : Step(241): len = 789661, overlap = 0.75
PHY-3002 : Step(242): len = 789649, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006528s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (239.4%)

PHY-3001 : Legalized: Len = 789771, Over = 0
PHY-3001 : End spreading;  0.038447s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.9%)

PHY-3001 : Final: Len = 789771, Over = 0
PHY-3001 : End incremental placement;  5.874840s wall, 5.937500s user + 0.109375s system = 6.046875s CPU (102.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.247269s wall, 10.593750s user + 0.187500s system = 10.781250s CPU (116.6%)

OPT-1001 : Current memory(MB): used = 650, reserve = 643, peak = 652.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12845/13945.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1.00864e+06, over cnt = 33(0%), over = 42, worst = 4
PHY-1002 : len = 1.00879e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.00886e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1.00889e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.492039s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.4%)

PHY-1001 : Congestion index: top1 = 63.38, top5 = 57.65, top10 = 54.12, top15 = 51.24.
OPT-1001 : End congestion update;  0.757265s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.532870s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.7%)

OPT-0007 : Start: WNS 372 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6475 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6601 instances, 6436 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Cell area utilization is 71%
PHY-3001 : Initial: Len = 791730, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.040589s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.5%)

PHY-3001 : 15 instances has been re-located, deltaX = 3, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 792098, Over = 0
PHY-3001 : End incremental legalization;  0.326919s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (114.7%)

OPT-0007 : Iter 1: improved WNS 937 TNS 0 NUM_FEPS 0 with 43 cells processed and 5239 slack improved
OPT-0007 : Iter 2: improved WNS 937 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.760049s wall, 1.750000s user + 0.046875s system = 1.796875s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 650, reserve = 644, peak = 653.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.526272s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12718/13945.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1.01104e+06, over cnt = 59(0%), over = 77, worst = 5
PHY-1002 : len = 1.01127e+06, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 1.01152e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.01154e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.01157e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.650910s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.8%)

PHY-1001 : Congestion index: top1 = 63.38, top5 = 57.67, top10 = 54.14, top15 = 51.24.
PHY-1001 : End incremental global routing;  0.915640s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.641179s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12870/13945.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1.01157e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.111018s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.5%)

PHY-1001 : Congestion index: top1 = 63.38, top5 = 57.67, top10 = 54.14, top15 = 51.24.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.524863s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 937 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 63.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 937ps with logic level 1 
RUN-1001 :       #2 path slack 939ps with logic level 1 
RUN-1001 :       #3 path slack 939ps with logic level 1 
RUN-1001 :       #4 path slack 972ps with logic level 1 
RUN-1001 :       #5 path slack 972ps with logic level 1 
RUN-1001 :       #6 path slack 972ps with logic level 1 
RUN-1001 :       #7 path slack 972ps with logic level 1 
RUN-1001 :       #8 path slack 981ps with logic level 1 
RUN-1001 :       #9 path slack 987ps with logic level 1 
RUN-1001 :       #10 path slack 989ps with logic level 1 
OPT-1001 : End physical optimization;  16.253066s wall, 17.593750s user + 0.234375s system = 17.828125s CPU (109.7%)

RUN-1003 : finish command "place" in  52.087808s wall, 85.750000s user + 7.718750s system = 93.468750s CPU (179.4%)

RUN-1004 : used memory is 574 MB, reserved memory is 562 MB, peak memory is 653 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.623818s wall, 2.859375s user + 0.015625s system = 2.875000s CPU (177.1%)

RUN-1004 : used memory is 574 MB, reserved memory is 564 MB, peak memory is 653 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6605 instances
RUN-1001 : 3215 mslices, 3221 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13945 nets
RUN-1001 : 6885 nets have 2 pins
RUN-1001 : 4678 nets have [3 - 5] pins
RUN-1001 : 1634 nets have [6 - 10] pins
RUN-1001 : 407 nets have [11 - 20] pins
RUN-1001 : 334 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62821, tnet num: 13897, tinst num: 6601, tnode num: 73293, tedge num: 105798.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.012685s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (100.1%)

RUN-1004 : used memory is 587 MB, reserved memory is 584 MB, peak memory is 653 MB
PHY-1001 : 3215 mslices, 3221 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 943888, over cnt = 2608(7%), over = 4432, worst = 8
PHY-1002 : len = 959512, over cnt = 1674(4%), over = 2553, worst = 8
PHY-1002 : len = 983504, over cnt = 553(1%), over = 806, worst = 6
PHY-1002 : len = 996440, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 996584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.048151s wall, 3.687500s user + 0.125000s system = 3.812500s CPU (186.1%)

PHY-1001 : Congestion index: top1 = 62.95, top5 = 57.31, top10 = 53.77, top15 = 50.82.
PHY-1001 : End global routing;  2.349529s wall, 3.968750s user + 0.125000s system = 4.093750s CPU (174.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 632, reserve = 628, peak = 653.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 900, reserve = 899, peak = 900.
PHY-1001 : End build detailed router design. 4.618722s wall, 4.562500s user + 0.062500s system = 4.625000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 176248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.441547s wall, 3.421875s user + 0.015625s system = 3.437500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 935, reserve = 934, peak = 935.
PHY-1001 : End phase 1; 3.447367s wall, 3.437500s user + 0.015625s system = 3.453125s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 7269 net; 34.875087s wall, 34.812500s user + 0.015625s system = 34.828125s CPU (99.9%)

PHY-1022 : len = 1.86822e+06, over cnt = 2360(0%), over = 2372, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 947, reserve = 944, peak = 947.
PHY-1001 : End initial routed; 53.430568s wall, 72.531250s user + 0.156250s system = 72.687500s CPU (136.0%)

PHY-1001 : Update timing.....
PHY-1001 : 91/12705(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.729   |  -6.695   |  10   
RUN-1001 :   Hold   |  -0.889   |  -0.889   |   1   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.082141s wall, 3.078125s user + 0.000000s system = 3.078125s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 955, reserve = 955, peak = 955.
PHY-1001 : End phase 2; 56.512794s wall, 75.609375s user + 0.156250s system = 75.765625s CPU (134.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 8 pins with SWNS 0.065ns STNS 0.000ns FEP 0.
PHY-1001 : End OPT Iter 1; 0.262852s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.1%)

PHY-1022 : len = 1.86875e+06, over cnt = 2368(0%), over = 2380, worst = 3, crit = 0
PHY-1001 : End optimize timing; 0.432069s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84811e+06, over cnt = 781(0%), over = 784, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.646941s wall, 3.609375s user + 0.031250s system = 3.640625s CPU (137.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84707e+06, over cnt = 180(0%), over = 180, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.907524s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (139.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84827e+06, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.421868s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (103.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.8492e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.231594s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (107.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.8497e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.347233s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.8497e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.220786s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.8497e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.364764s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.84972e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.138657s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (135.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.8497e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.136228s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (114.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.8497e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.158524s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.6%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.8497e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.178768s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.8497e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.134535s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.9%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.84978e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.144925s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (129.4%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.84979e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.133548s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12705(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.065   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.656   |  -0.656   |   1   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.094817s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 717 feed throughs used by 511 nets
PHY-1001 : End commit to database; 2.243219s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 1039, reserve = 1041, peak = 1039.
PHY-1001 : End phase 3; 12.340901s wall, 13.796875s user + 0.062500s system = 13.859375s CPU (112.3%)

PHY-1003 : Routed, final wirelength = 1.84979e+06
PHY-1001 : Current memory(MB): used = 1043, reserve = 1045, peak = 1043.
PHY-1001 : End export database. 0.049219s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.2%)

PHY-1001 : End detail routing;  77.352575s wall, 97.843750s user + 0.296875s system = 98.140625s CPU (126.9%)

RUN-1003 : finish command "route" in  82.523634s wall, 104.609375s user + 0.437500s system = 105.046875s CPU (127.3%)

RUN-1004 : used memory is 979 MB, reserved memory is 982 MB, peak memory is 1043 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    11976   out of  19600   61.10%
#reg                     4722   out of  19600   24.09%
#le                     12461
  #lut only              7739   out of  12461   62.11%
  #reg only               485   out of  12461    3.89%
  #lut&reg               4237   out of  12461   34.00%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1329
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1210
#3        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       238
#4        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             197
#5        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            82
#6        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   53
#7        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             40
#8        Gamma_Interface/en_state                                                                    GCLK               mslice             u_logic/Glphu6_syn_3715.q0                15
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_131.q0    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        D12        LVCMOS25           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                       |12461  |10543   |1433    |4726    |36      |3       |
|  AHBlite_SD_Interface              |AHBlite_SD                                         |869    |715     |118     |424     |0       |0       |
|    SD_top_inst                     |SD_top                                             |838    |686     |118     |399     |0       |0       |
|      sd_init_inst                  |sd_init                                            |146    |108     |18      |75      |0       |0       |
|      sd_rd_ctrl_inst               |sd_rd_ctrl                                         |459    |385     |60      |213     |0       |0       |
|      sd_read_inst                  |sd_read                                            |233    |193     |40      |111     |0       |0       |
|  Bayer2RGB_Interface               |AHBlite_Bayer2RGB                                  |13     |13      |0       |2       |0       |0       |
|  Bayer2RGB_inst                    |Bayer2RGB                                          |441    |261     |71      |325     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |143    |83      |3       |139     |4       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |61     |8       |3       |57      |4       |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue         |Curve_Gamma_2P2                                    |8      |3       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_green        |Curve_Gamma_2P2                                    |8      |8       |0       |8       |0       |0       |
|  Gamma_Interface                   |AHBlite_Gamma                                      |4      |4       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                               |10     |10      |0       |10      |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                   |10     |10      |0       |10      |0       |0       |
|  LED_Interface                     |AHBlite_LED                                        |6      |5       |0       |6       |0       |0       |
|  Matrix_Key_Interface              |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  PINTO_inst                        |PINTO                                              |1190   |741     |269     |671     |8       |0       |
|    vip_matrix_generate_5x5_8bit    |vip_matrix_generate_5x5_8bit                       |323    |216     |3       |319     |8       |0       |
|      u_line_shift_5x5_ram_8bit     |line_shift_5x5                                     |114    |21      |3       |110     |8       |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                    |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                          |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                                  |18     |18      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                                  |43     |43      |0       |20      |0       |0       |
|  RAM_CODE                          |Block_RAM                                          |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                          |7      |7       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                    |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                     |AHBlite_SEG                                        |48     |42      |5       |32      |0       |0       |
|    smg_inst                        |smg                                                |36     |30      |5       |20      |0       |0       |
|  Timer_Interface                   |AHBlite_Timer                                      |84     |66      |18      |48      |0       |0       |
|  UART1_RX                          |UART_RX                                            |28     |28      |0       |24      |0       |0       |
|  UART1_TX                          |UART_TX                                            |69     |69      |0       |25      |0       |0       |
|    FIFO                            |FIFO                                               |49     |49      |0       |17      |0       |0       |
|  UART_Interface                    |AHBlite_UART                                       |12     |12      |0       |2       |0       |0       |
|  clkuart1_pwm                      |clkuart_pwm                                        |17     |14      |3       |9       |0       |0       |
|  kb                                |Keyboard                                           |283    |235     |48      |146     |0       |0       |
|  med_filter_proc__red_inst         |med_filter_proc                                    |708    |490     |193     |275     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |132    |111     |3       |128     |12      |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |58     |40      |3       |54      |12      |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst        |med_filter_proc                                    |665    |466     |190     |278     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |108    |104     |0       |108     |0       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |32     |28      |0       |32      |0       |0       |
|  med_filter_proc_inst              |med_filter_proc                                    |632    |430     |190     |285     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |88     |86      |0       |88      |0       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |18     |16      |0       |18      |0       |0       |
|  sdram_rw_top_inst                 |sdram_rw_top                                       |637    |454     |101     |353     |4       |0       |
|    SDRAM_inst                      |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                     |sdram_top                                          |637    |454     |101     |353     |4       |0       |
|      u_sdram_controller            |sdram_controller                                   |260    |205     |40      |104     |0       |0       |
|        u_sdram_cmd                 |sdram_cmd                                          |47     |47      |0       |22      |0       |0       |
|        u_sdram_ctrl                |sdram_ctrl                                         |179    |134     |40      |48      |0       |0       |
|        u_sdram_data                |sdram_data                                         |34     |24      |0       |34      |0       |0       |
|      u_sdram_fifo_ctrl             |sdram_fifo_ctrl                                    |377    |249     |61      |249     |4       |0       |
|        rdfifo                      |SDRAM_READ_FIFO                                    |129    |86      |17      |97      |2       |0       |
|          ram_inst                  |ram_infer_SDRAM_READ_FIFO                          |6      |2       |0       |6       |2       |0       |
|          rd_to_wr_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |28     |26      |0       |28      |0       |0       |
|          wr_to_rd_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |23      |0       |33      |0       |0       |
|        wrfifo                      |SDRAM_WRITE_FIFO                                   |139    |81      |18      |108     |2       |0       |
|          ram_inst                  |ram_infer_SDRAM_WRITE_FIFO                         |18     |16      |0       |18      |2       |0       |
|          rd_to_wr_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |33     |17      |0       |33      |0       |0       |
|          wr_to_rd_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |27     |19      |0       |27      |0       |0       |
|  u3_hdmi_tx                        |hdmi_tx                                            |340    |281     |54      |148     |0       |0       |
|    Inst_DVITransmitter             |DVITransmitter                                     |340    |281     |54      |148     |0       |0       |
|      Inst_TMDSEncoder_blue         |TMDSEncoder                                        |97     |78      |18      |37      |0       |0       |
|      Inst_TMDSEncoder_green        |TMDSEncoder                                        |103    |85      |18      |42      |0       |0       |
|      Inst_TMDSEncoder_red          |TMDSEncoder                                        |101    |82      |18      |32      |0       |0       |
|      Inst_blue_serializer_10_1     |Serial_N_1_lvds_dat                                |11     |11      |0       |11      |0       |0       |
|      Inst_clk_serializer_10_1      |Serial_N_1_lvds                                    |4      |4       |0       |3       |0       |0       |
|      Inst_green_serializer_10_1    |Serial_N_1_lvds_dat                                |15     |13      |0       |15      |0       |0       |
|      Inst_red_serializer_10_1      |Serial_N_1_lvds_dat                                |9      |8       |0       |8       |0       |0       |
|  u_logic                           |cortexm0ds_logic                                   |5995   |5942    |46      |1521    |0       |3       |
|  video_1936x1088_to_1920x1080_inst |video_1936x1088_to_1920x1080                       |134    |75      |59      |31      |0       |0       |
|  video_driver_inst                 |video_driver                                       |158    |90      |68      |32      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6825  
    #2          2       2795  
    #3          3       1061  
    #4          4       790   
    #5        5-10      1719  
    #6        11-50     633   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.30            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.999526s wall, 3.375000s user + 0.031250s system = 3.406250s CPU (170.4%)

RUN-1004 : used memory is 979 MB, reserved memory is 983 MB, peak memory is 1043 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62821, tnet num: 13897, tinst num: 6601, tnode num: 73293, tedge num: 105798.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.874540s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (100.0%)

RUN-1004 : used memory is 983 MB, reserved memory is 985 MB, peak memory is 1043 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing" in  1.035069s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (96.6%)

RUN-1004 : used memory is 988 MB, reserved memory is 989 MB, peak memory is 1043 MB
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6601
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13945, pip num: 150906
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 717
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3213 valid insts, and 433512 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  13.016045s wall, 133.296875s user + 0.312500s system = 133.609375s CPU (1026.5%)

RUN-1004 : used memory is 1131 MB, reserved memory is 1129 MB, peak memory is 1246 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240519_154653.log"
