
DEVI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d47c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  0800d590  0800d590  0001d590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbb8  0800dbb8  000201f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800dbb8  0800dbb8  000201f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800dbb8  0800dbb8  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbb8  0800dbb8  0001dbb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dbbc  0800dbbc  0001dbbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800dbc0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  200001f0  0800ddb0  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000055c  0800ddb0  0002055c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010c9f  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f60  00000000  00000000  00030efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c8  00000000  00000000  00033e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cfb  00000000  00000000  00034f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a07c  00000000  00000000  00035c23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015ec9  00000000  00000000  0004fc9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f3d0  00000000  00000000  00065b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005dd0  00000000  00000000  000f4f38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000fad08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d574 	.word	0x0800d574

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800d574 	.word	0x0800d574

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__aeabi_d2lz>:
 8001038:	b538      	push	{r3, r4, r5, lr}
 800103a:	4605      	mov	r5, r0
 800103c:	460c      	mov	r4, r1
 800103e:	2200      	movs	r2, #0
 8001040:	2300      	movs	r3, #0
 8001042:	4628      	mov	r0, r5
 8001044:	4621      	mov	r1, r4
 8001046:	f7ff fcc3 	bl	80009d0 <__aeabi_dcmplt>
 800104a:	b928      	cbnz	r0, 8001058 <__aeabi_d2lz+0x20>
 800104c:	4628      	mov	r0, r5
 800104e:	4621      	mov	r1, r4
 8001050:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001054:	f000 b80a 	b.w	800106c <__aeabi_d2ulz>
 8001058:	4628      	mov	r0, r5
 800105a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800105e:	f000 f805 	bl	800106c <__aeabi_d2ulz>
 8001062:	4240      	negs	r0, r0
 8001064:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001068:	bd38      	pop	{r3, r4, r5, pc}
 800106a:	bf00      	nop

0800106c <__aeabi_d2ulz>:
 800106c:	b5d0      	push	{r4, r6, r7, lr}
 800106e:	2200      	movs	r2, #0
 8001070:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <__aeabi_d2ulz+0x34>)
 8001072:	4606      	mov	r6, r0
 8001074:	460f      	mov	r7, r1
 8001076:	f7ff fa39 	bl	80004ec <__aeabi_dmul>
 800107a:	f7ff fd0f 	bl	8000a9c <__aeabi_d2uiz>
 800107e:	4604      	mov	r4, r0
 8001080:	f7ff f9ba 	bl	80003f8 <__aeabi_ui2d>
 8001084:	2200      	movs	r2, #0
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <__aeabi_d2ulz+0x38>)
 8001088:	f7ff fa30 	bl	80004ec <__aeabi_dmul>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4630      	mov	r0, r6
 8001092:	4639      	mov	r1, r7
 8001094:	f7ff f872 	bl	800017c <__aeabi_dsub>
 8001098:	f7ff fd00 	bl	8000a9c <__aeabi_d2uiz>
 800109c:	4621      	mov	r1, r4
 800109e:	bdd0      	pop	{r4, r6, r7, pc}
 80010a0:	3df00000 	.word	0x3df00000
 80010a4:	41f00000 	.word	0x41f00000

080010a8 <btn_pressing_callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void btn_pressing_callback(Button_Typdef *ButtonX)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	if (stateDevice == IDLE) {
 80010b0:	4b24      	ldr	r3, [pc, #144]	; (8001144 <btn_pressing_callback+0x9c>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d10f      	bne.n	80010d8 <btn_pressing_callback+0x30>
		MQSensor_powerOn(&MQSensor, true);
 80010b8:	2101      	movs	r1, #1
 80010ba:	4823      	ldr	r0, [pc, #140]	; (8001148 <btn_pressing_callback+0xa0>)
 80010bc:	f000 f98a 	bl	80013d4 <MQSensor_powerOn>
		MQSensor.start_heating_time = HAL_GetTick();
 80010c0:	f001 ff34 	bl	8002f2c <HAL_GetTick>
 80010c4:	4603      	mov	r3, r0
 80010c6:	4a20      	ldr	r2, [pc, #128]	; (8001148 <btn_pressing_callback+0xa0>)
 80010c8:	6093      	str	r3, [r2, #8]
		stateDevice = HEATING;
 80010ca:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <btn_pressing_callback+0x9c>)
 80010cc:	2202      	movs	r2, #2
 80010ce:	701a      	strb	r2, [r3, #0]
		lcd_clear_display(&hlcd);
 80010d0:	481e      	ldr	r0, [pc, #120]	; (800114c <btn_pressing_callback+0xa4>)
 80010d2:	f006 fcc3 	bl	8007a5c <lcd_clear_display>
		return;
 80010d6:	e031      	b.n	800113c <btn_pressing_callback+0x94>
	}

	if (stateDevice == HEATING) {
 80010d8:	4b1a      	ldr	r3, [pc, #104]	; (8001144 <btn_pressing_callback+0x9c>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d10a      	bne.n	80010f6 <btn_pressing_callback+0x4e>
		lcd_clear_display(&hlcd);
 80010e0:	481a      	ldr	r0, [pc, #104]	; (800114c <btn_pressing_callback+0xa4>)
 80010e2:	f006 fcbb 	bl	8007a5c <lcd_clear_display>
		MQSensor_powerOn(&MQSensor, false);
 80010e6:	2100      	movs	r1, #0
 80010e8:	4817      	ldr	r0, [pc, #92]	; (8001148 <btn_pressing_callback+0xa0>)
 80010ea:	f000 f973 	bl	80013d4 <MQSensor_powerOn>
		stateDevice = IDLE;
 80010ee:	4b15      	ldr	r3, [pc, #84]	; (8001144 <btn_pressing_callback+0x9c>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
		return;
 80010f4:	e022      	b.n	800113c <btn_pressing_callback+0x94>
	}

	if (stateDevice == COMMUNICATING) {
 80010f6:	4b13      	ldr	r3, [pc, #76]	; (8001144 <btn_pressing_callback+0x9c>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d11e      	bne.n	800113c <btn_pressing_callback+0x94>
		lcd_clear_display(&hlcd);
 80010fe:	4813      	ldr	r0, [pc, #76]	; (800114c <btn_pressing_callback+0xa4>)
 8001100:	f006 fcac 	bl	8007a5c <lcd_clear_display>
		stateDevice = IDLE;
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <btn_pressing_callback+0x9c>)
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]
		char str[] = "AHT03\n";
 800110a:	4a11      	ldr	r2, [pc, #68]	; (8001150 <btn_pressing_callback+0xa8>)
 800110c:	f107 0308 	add.w	r3, r7, #8
 8001110:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001114:	6018      	str	r0, [r3, #0]
 8001116:	3304      	adds	r3, #4
 8001118:	8019      	strh	r1, [r3, #0]
 800111a:	3302      	adds	r3, #2
 800111c:	0c0a      	lsrs	r2, r1, #16
 800111e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), 500);
 8001120:	f107 0308 	add.w	r3, r7, #8
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f81d 	bl	8000164 <strlen>
 800112a:	4603      	mov	r3, r0
 800112c:	b29a      	uxth	r2, r3
 800112e:	f107 0108 	add.w	r1, r7, #8
 8001132:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001136:	4807      	ldr	r0, [pc, #28]	; (8001154 <btn_pressing_callback+0xac>)
 8001138:	f005 fdec 	bl	8006d14 <HAL_UART_Transmit>
		return;
	}

}
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	2000039c 	.word	0x2000039c
 8001148:	20000368 	.word	0x20000368
 800114c:	20000340 	.word	0x20000340
 8001150:	0800d590 	.word	0x0800d590
 8001154:	200002f8 	.word	0x200002f8

08001158 <btn_press_short_callback>:

void btn_press_short_callback(Button_Typdef *ButtonX)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr

0800116a <btn_release_callback>:

void btn_release_callback(Button_Typdef *ButtonX)
{
 800116a:	b480      	push	{r7}
 800116c:	b083      	sub	sp, #12
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]

}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr

0800117c <btn_press_timeout_callback>:

void btn_press_timeout_callback(Button_Typdef *ButtonX)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	hold_count++;
 8001184:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <btn_press_timeout_callback+0x24>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	3301      	adds	r3, #1
 800118a:	b2da      	uxtb	r2, r3
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <btn_press_timeout_callback+0x24>)
 800118e:	701a      	strb	r2, [r3, #0]
	flag = true;
 8001190:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <btn_press_timeout_callback+0x28>)
 8001192:	2201      	movs	r2, #1
 8001194:	701a      	strb	r2, [r3, #0]
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr
 80011a0:	2000034c 	.word	0x2000034c
 80011a4:	2000034d 	.word	0x2000034d

080011a8 <button_init>:

void button_init(Button_Typdef *ButtonX,GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	4613      	mov	r3, r2
 80011b4:	80fb      	strh	r3, [r7, #6]
	ButtonX->GPIOx = GPIOx;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	68ba      	ldr	r2, [r7, #8]
 80011ba:	611a      	str	r2, [r3, #16]
	ButtonX->GPIO_Pin = GPIO_Pin;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	88fa      	ldrh	r2, [r7, #6]
 80011c0:	829a      	strh	r2, [r3, #20]
}
 80011c2:	bf00      	nop
 80011c4:	3714      	adds	r7, #20
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr

080011cc <button_handle>:

void button_handle(Button_Typdef *ButtonX)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	/* */
	uint8_t sta = HAL_GPIO_ReadPin(ButtonX->GPIOx, ButtonX->GPIO_Pin);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	691a      	ldr	r2, [r3, #16]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	8a9b      	ldrh	r3, [r3, #20]
 80011dc:	4619      	mov	r1, r3
 80011de:	4610      	mov	r0, r2
 80011e0:	f003 f91c 	bl	800441c <HAL_GPIO_ReadPin>
 80011e4:	4603      	mov	r3, r0
 80011e6:	73fb      	strb	r3, [r7, #15]
	if (sta != ButtonX->btn_filter) {
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	789b      	ldrb	r3, [r3, #2]
 80011ec:	7bfa      	ldrb	r2, [r7, #15]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d00a      	beq.n	8001208 <button_handle+0x3c>
		ButtonX->btn_filter = sta;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	7bfa      	ldrb	r2, [r7, #15]
 80011f6:	709a      	strb	r2, [r3, #2]
		ButtonX->is_debouncing = true;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	70da      	strb	r2, [r3, #3]
		ButtonX->time_deboune = HAL_GetTick();
 80011fe:	f001 fe95 	bl	8002f2c <HAL_GetTick>
 8001202:	4602      	mov	r2, r0
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	605a      	str	r2, [r3, #4]
	}

	/* */
	if ((sta == ButtonX->btn_filter) && (HAL_GetTick() - ButtonX->time_deboune) > 15) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	789b      	ldrb	r3, [r3, #2]
 800120c:	7bfa      	ldrb	r2, [r7, #15]
 800120e:	429a      	cmp	r2, r3
 8001210:	d10e      	bne.n	8001230 <button_handle+0x64>
 8001212:	f001 fe8b 	bl	8002f2c <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b0f      	cmp	r3, #15
 8001220:	d906      	bls.n	8001230 <button_handle+0x64>
		ButtonX->is_debouncing = false;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	70da      	strb	r2, [r3, #3]
		ButtonX->btn_current = ButtonX->btn_filter;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	789a      	ldrb	r2, [r3, #2]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	701a      	strb	r2, [r3, #0]
	}

	/* */
	if (ButtonX->btn_current != ButtonX->btn_last)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	781a      	ldrb	r2, [r3, #0]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	785b      	ldrb	r3, [r3, #1]
 8001238:	429a      	cmp	r2, r3
 800123a:	d029      	beq.n	8001290 <button_handle+0xc4>
	{
		if(ButtonX->btn_current == GPIO_PIN_RESET) // Press the button
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10b      	bne.n	800125c <button_handle+0x90>
		{
			ButtonX->is_press_timeout = true;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2201      	movs	r2, #1
 8001248:	731a      	strb	r2, [r3, #12]
			btn_pressing_callback(ButtonX);
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff ff2c 	bl	80010a8 <btn_pressing_callback>
			ButtonX->time_start_press = HAL_GetTick();
 8001250:	f001 fe6c 	bl	8002f2c <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	e015      	b.n	8001288 <button_handle+0xbc>
		}
		else if(ButtonX->btn_current == GPIO_PIN_SET) // Release the button
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d111      	bne.n	8001288 <button_handle+0xbc>
		{
			if(HAL_GetTick() - ButtonX->time_start_press <= SHORT_PRESS_TIME)
 8001264:	f001 fe62 	bl	8002f2c <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001274:	d802      	bhi.n	800127c <button_handle+0xb0>
			{
				btn_press_short_callback(ButtonX);
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff ff6e 	bl	8001158 <btn_press_short_callback>
			}
			btn_release_callback(ButtonX);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ff74 	bl	800116a <btn_release_callback>
			ButtonX->is_press_timeout = false;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2200      	movs	r2, #0
 8001286:	731a      	strb	r2, [r3, #12]
		}
		ButtonX->btn_last = ButtonX->btn_current;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	781a      	ldrb	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	705a      	strb	r2, [r3, #1]
	}

	/* */
	if(ButtonX->is_press_timeout && (HAL_GetTick() - ButtonX->time_start_press >= HOLD_DOWN_TIME))
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	7b1b      	ldrb	r3, [r3, #12]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d00f      	beq.n	80012b8 <button_handle+0xec>
 8001298:	f001 fe48 	bl	8002f2c <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d905      	bls.n	80012b8 <button_handle+0xec>
	{
		ButtonX->is_press_timeout = false;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	731a      	strb	r2, [r3, #12]
		btn_press_timeout_callback(ButtonX);
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ff62 	bl	800117c <btn_press_timeout_callback>
	}

} /* END button_handle */
 80012b8:	bf00      	nop
 80012ba:	3710      	adds	r7, #16
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <MQSensor_Init>:

void MQSensor_Init(MQSensor_Typdef *sensor, GPIO_TypeDef *HT_GPIOx, uint16_t HT_GPIO_Pin, ADC_HandleTypeDef* hadc,  uint32_t Channel)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	4613      	mov	r3, r2
 80012ce:	80fb      	strh	r3, [r7, #6]
	sensor->HT_GPIOx = HT_GPIOx;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	68ba      	ldr	r2, [r7, #8]
 80012d4:	601a      	str	r2, [r3, #0]
	sensor->HT_GPIO_Pin = HT_GPIO_Pin;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	88fa      	ldrh	r2, [r7, #6]
 80012da:	809a      	strh	r2, [r3, #4]
	sensor->hadc = hadc;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	611a      	str	r2, [r3, #16]
	sensor->Channel = Channel;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	615a      	str	r2, [r3, #20]

	HAL_ADCEx_Calibration_Start(sensor->hadc);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	691b      	ldr	r3, [r3, #16]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f002 faa3 	bl	8003838 <HAL_ADCEx_Calibration_Start>

}
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <MQSensor_get_adc>:

HAL_StatusTypeDef MQSensor_get_adc(MQSensor_Typdef *sensor)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	MQSensor_powerOn(&MQSensor, true);
 8001304:	2101      	movs	r1, #1
 8001306:	4832      	ldr	r0, [pc, #200]	; (80013d0 <MQSensor_get_adc+0xd4>)
 8001308:	f000 f864 	bl	80013d4 <MQSensor_powerOn>
	HAL_Delay(10);
 800130c:	200a      	movs	r0, #10
 800130e:	f001 fe17 	bl	8002f40 <HAL_Delay>
	HAL_StatusTypeDef ret = HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	75fb      	strb	r3, [r7, #23]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001316:	f107 0308 	add.w	r3, r7, #8
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
	sConfig.Channel = sensor->Channel;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001328:	2301      	movs	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800132c:	2307      	movs	r3, #7
 800132e:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(sensor->hadc, &sConfig) != HAL_OK)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	691b      	ldr	r3, [r3, #16]
 8001334:	f107 0208 	add.w	r2, r7, #8
 8001338:	4611      	mov	r1, r2
 800133a:	4618      	mov	r0, r3
 800133c:	f002 f8e8 	bl	8003510 <HAL_ADC_ConfigChannel>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MQSensor_get_adc+0x4e>
	{
		Error_Handler();
 8001346:	f001 fb09 	bl	800295c <Error_Handler>
	}

	ret = HAL_ADC_Start(sensor->hadc);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	691b      	ldr	r3, [r3, #16]
 800134e:	4618      	mov	r0, r3
 8001350:	f001 fef2 	bl	8003138 <HAL_ADC_Start>
 8001354:	4603      	mov	r3, r0
 8001356:	75fb      	strb	r3, [r7, #23]
	if(ret) {
 8001358:	7dfb      	ldrb	r3, [r7, #23]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d005      	beq.n	800136a <MQSensor_get_adc+0x6e>
		MQSensor_powerOn(&MQSensor, false);
 800135e:	2100      	movs	r1, #0
 8001360:	481b      	ldr	r0, [pc, #108]	; (80013d0 <MQSensor_get_adc+0xd4>)
 8001362:	f000 f837 	bl	80013d4 <MQSensor_powerOn>
		return ret;
 8001366:	7dfb      	ldrb	r3, [r7, #23]
 8001368:	e02e      	b.n	80013c8 <MQSensor_get_adc+0xcc>
	}
	ret = HAL_ADC_PollForConversion(sensor->hadc, 1000);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001372:	4618      	mov	r0, r3
 8001374:	f001 ffba 	bl	80032ec <HAL_ADC_PollForConversion>
 8001378:	4603      	mov	r3, r0
 800137a:	75fb      	strb	r3, [r7, #23]
	if(ret) {
 800137c:	7dfb      	ldrb	r3, [r7, #23]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d005      	beq.n	800138e <MQSensor_get_adc+0x92>
		MQSensor_powerOn(&MQSensor, false);
 8001382:	2100      	movs	r1, #0
 8001384:	4812      	ldr	r0, [pc, #72]	; (80013d0 <MQSensor_get_adc+0xd4>)
 8001386:	f000 f825 	bl	80013d4 <MQSensor_powerOn>
		return ret;
 800138a:	7dfb      	ldrb	r3, [r7, #23]
 800138c:	e01c      	b.n	80013c8 <MQSensor_get_adc+0xcc>
	}
	sensor->adc_value = HAL_ADC_GetValue(sensor->hadc);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	4618      	mov	r0, r3
 8001394:	f002 f8b0 	bl	80034f8 <HAL_ADC_GetValue>
 8001398:	4602      	mov	r2, r0
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	619a      	str	r2, [r3, #24]
	ret = HAL_ADC_Stop(sensor->hadc);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f001 ff76 	bl	8003294 <HAL_ADC_Stop>
 80013a8:	4603      	mov	r3, r0
 80013aa:	75fb      	strb	r3, [r7, #23]
	if(ret) {
 80013ac:	7dfb      	ldrb	r3, [r7, #23]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d005      	beq.n	80013be <MQSensor_get_adc+0xc2>
		MQSensor_powerOn(&MQSensor, false);
 80013b2:	2100      	movs	r1, #0
 80013b4:	4806      	ldr	r0, [pc, #24]	; (80013d0 <MQSensor_get_adc+0xd4>)
 80013b6:	f000 f80d 	bl	80013d4 <MQSensor_powerOn>
		return ret;
 80013ba:	7dfb      	ldrb	r3, [r7, #23]
 80013bc:	e004      	b.n	80013c8 <MQSensor_get_adc+0xcc>
	}
	MQSensor_powerOn(&MQSensor, false);
 80013be:	2100      	movs	r1, #0
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <MQSensor_get_adc+0xd4>)
 80013c2:	f000 f807 	bl	80013d4 <MQSensor_powerOn>
	return ret;
 80013c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000368 	.word	0x20000368

080013d4 <MQSensor_powerOn>:

void MQSensor_powerOn(MQSensor_Typdef *sensor, bool power)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sensor->HT_GPIOx, sensor->HT_GPIO_Pin, power ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6818      	ldr	r0, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	889b      	ldrh	r3, [r3, #4]
 80013e8:	78fa      	ldrb	r2, [r7, #3]
 80013ea:	4619      	mov	r1, r3
 80013ec:	f003 f82d 	bl	800444a <HAL_GPIO_WritePin>
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <MQSensor_calc>:

void MQSensor_calc(MQSensor_Typdef *sensor)
{
 80013f8:	b5b0      	push	{r4, r5, r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
//	sensor->ppm = sensor->adc_value;
	Rs = 5*RL/((float)MQSensor.adc_value*3.3/4095)-RL;
 8001400:	4b43      	ldr	r3, [pc, #268]	; (8001510 <MQSensor_calc+0x118>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4943      	ldr	r1, [pc, #268]	; (8001514 <MQSensor_calc+0x11c>)
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fcc6 	bl	8000d98 <__aeabi_fmul>
 800140c:	4603      	mov	r3, r0
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f814 	bl	800043c <__aeabi_f2d>
 8001414:	4604      	mov	r4, r0
 8001416:	460d      	mov	r5, r1
 8001418:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <MQSensor_calc+0x120>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff fc63 	bl	8000ce8 <__aeabi_ui2f>
 8001422:	4603      	mov	r3, r0
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff f809 	bl	800043c <__aeabi_f2d>
 800142a:	a331      	add	r3, pc, #196	; (adr r3, 80014f0 <MQSensor_calc+0xf8>)
 800142c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001430:	f7ff f85c 	bl	80004ec <__aeabi_dmul>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	4610      	mov	r0, r2
 800143a:	4619      	mov	r1, r3
 800143c:	a32e      	add	r3, pc, #184	; (adr r3, 80014f8 <MQSensor_calc+0x100>)
 800143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001442:	f7ff f97d 	bl	8000740 <__aeabi_ddiv>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	4620      	mov	r0, r4
 800144c:	4629      	mov	r1, r5
 800144e:	f7ff f977 	bl	8000740 <__aeabi_ddiv>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	4614      	mov	r4, r2
 8001458:	461d      	mov	r5, r3
 800145a:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <MQSensor_calc+0x118>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7fe ffec 	bl	800043c <__aeabi_f2d>
 8001464:	4602      	mov	r2, r0
 8001466:	460b      	mov	r3, r1
 8001468:	4620      	mov	r0, r4
 800146a:	4629      	mov	r1, r5
 800146c:	f7fe fe86 	bl	800017c <__aeabi_dsub>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff fb30 	bl	8000adc <__aeabi_d2f>
 800147c:	4603      	mov	r3, r0
 800147e:	4a27      	ldr	r2, [pc, #156]	; (800151c <MQSensor_calc+0x124>)
 8001480:	6013      	str	r3, [r2, #0]
	float y = Rs/R0;
 8001482:	4b26      	ldr	r3, [pc, #152]	; (800151c <MQSensor_calc+0x124>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a26      	ldr	r2, [pc, #152]	; (8001520 <MQSensor_calc+0x128>)
 8001488:	6812      	ldr	r2, [r2, #0]
 800148a:	4611      	mov	r1, r2
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fd37 	bl	8000f00 <__aeabi_fdiv>
 8001492:	4603      	mov	r3, r0
 8001494:	60fb      	str	r3, [r7, #12]
	sensor->ppm = pow(10, (log(y)-0.85)/(-0.56));
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f7fe ffd0 	bl	800043c <__aeabi_f2d>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	4610      	mov	r0, r2
 80014a2:	4619      	mov	r1, r3
 80014a4:	f00a ff76 	bl	800c394 <log>
 80014a8:	a315      	add	r3, pc, #84	; (adr r3, 8001500 <MQSensor_calc+0x108>)
 80014aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ae:	f7fe fe65 	bl	800017c <__aeabi_dsub>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	4610      	mov	r0, r2
 80014b8:	4619      	mov	r1, r3
 80014ba:	a313      	add	r3, pc, #76	; (adr r3, 8001508 <MQSensor_calc+0x110>)
 80014bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c0:	f7ff f93e 	bl	8000740 <__aeabi_ddiv>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	f04f 0000 	mov.w	r0, #0
 80014cc:	4915      	ldr	r1, [pc, #84]	; (8001524 <MQSensor_calc+0x12c>)
 80014ce:	f00a ff93 	bl	800c3f8 <pow>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f7ff fadf 	bl	8000a9c <__aeabi_d2uiz>
 80014de:	4602      	mov	r2, r0
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	621a      	str	r2, [r3, #32]

}
 80014e4:	bf00      	nop
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bdb0      	pop	{r4, r5, r7, pc}
 80014ec:	f3af 8000 	nop.w
 80014f0:	66666666 	.word	0x66666666
 80014f4:	400a6666 	.word	0x400a6666
 80014f8:	00000000 	.word	0x00000000
 80014fc:	40affe00 	.word	0x40affe00
 8001500:	33333333 	.word	0x33333333
 8001504:	3feb3333 	.word	0x3feb3333
 8001508:	1eb851ec 	.word	0x1eb851ec
 800150c:	bfe1eb85 	.word	0xbfe1eb85
 8001510:	20000004 	.word	0x20000004
 8001514:	40a00000 	.word	0x40a00000
 8001518:	20000368 	.word	0x20000368
 800151c:	200003bc 	.word	0x200003bc
 8001520:	200003b8 	.word	0x200003b8
 8001524:	40240000 	.word	0x40240000

08001528 <AHTSensor_Init>:

void AHTSensor_Init(AHTSensor_Typdef *sensor, I2C_HandleTypeDef *hi2c, uint16_t SensAddress)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b088      	sub	sp, #32
 800152c:	af02      	add	r7, sp, #8
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	4613      	mov	r3, r2
 8001534:	80fb      	strh	r3, [r7, #6]
	sensor->SensAddress = SensAddress;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	88fa      	ldrh	r2, [r7, #6]
 800153a:	809a      	strh	r2, [r3, #4]
	sensor->hi2c = hi2c;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	601a      	str	r2, [r3, #0]

	uint8_t cmd[3];
	cmd[0] = 0xA8;
 8001542:	23a8      	movs	r3, #168	; 0xa8
 8001544:	753b      	strb	r3, [r7, #20]
	cmd[1] = 0x00;
 8001546:	2300      	movs	r3, #0
 8001548:	757b      	strb	r3, [r7, #21]
	cmd[2] = 0x00;
 800154a:	2300      	movs	r3, #0
 800154c:	75bb      	strb	r3, [r7, #22]
	HAL_I2C_Master_Transmit(sensor->hi2c, SensAddress<<1, cmd, 3, 1000);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	b299      	uxth	r1, r3
 8001558:	f107 0214 	add.w	r2, r7, #20
 800155c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	2303      	movs	r3, #3
 8001564:	f003 f8e6 	bl	8004734 <HAL_I2C_Master_Transmit>
	HAL_Delay(450);
 8001568:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 800156c:	f001 fce8 	bl	8002f40 <HAL_Delay>

	cmd[0] = 0xE1;
 8001570:	23e1      	movs	r3, #225	; 0xe1
 8001572:	753b      	strb	r3, [r7, #20]
	cmd[1] = 0x08;
 8001574:	2308      	movs	r3, #8
 8001576:	757b      	strb	r3, [r7, #21]
	cmd[2] = 0x00;
 8001578:	2300      	movs	r3, #0
 800157a:	75bb      	strb	r3, [r7, #22]
	HAL_I2C_Master_Transmit(sensor->hi2c, SensAddress<<1, cmd, 3, 1000);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	b299      	uxth	r1, r3
 8001586:	f107 0214 	add.w	r2, r7, #20
 800158a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2303      	movs	r3, #3
 8001592:	f003 f8cf 	bl	8004734 <HAL_I2C_Master_Transmit>
	HAL_Delay(450);
 8001596:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 800159a:	f001 fcd1 	bl	8002f40 <HAL_Delay>

}
 800159e:	bf00      	nop
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <AHTSensor_Read>:

void AHTSensor_Read(AHTSensor_Typdef *sensor)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af02      	add	r7, sp, #8
 80015ae:	6078      	str	r0, [r7, #4]
	uint8_t cmd[3];
	uint8_t buff[6];
	cmd[0] = 0xAC;
 80015b0:	23ac      	movs	r3, #172	; 0xac
 80015b2:	753b      	strb	r3, [r7, #20]
	cmd[1] = 0x08;
 80015b4:	2308      	movs	r3, #8
 80015b6:	757b      	strb	r3, [r7, #21]
	cmd[2] = 0x00;
 80015b8:	2300      	movs	r3, #0
 80015ba:	75bb      	strb	r3, [r7, #22]
	HAL_I2C_Master_Transmit(sensor->hi2c, sensor->SensAddress<<1, cmd, 3, 1000);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	889b      	ldrh	r3, [r3, #4]
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	b299      	uxth	r1, r3
 80015c8:	f107 0214 	add.w	r2, r7, #20
 80015cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	2303      	movs	r3, #3
 80015d4:	f003 f8ae 	bl	8004734 <HAL_I2C_Master_Transmit>
	HAL_Delay(300);
 80015d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80015dc:	f001 fcb0 	bl	8002f40 <HAL_Delay>
	HAL_I2C_Master_Receive(sensor->hi2c, sensor->SensAddress<<1, buff, 6, 1000);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6818      	ldr	r0, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	889b      	ldrh	r3, [r3, #4]
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	b299      	uxth	r1, r3
 80015ec:	f107 020c 	add.w	r2, r7, #12
 80015f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2306      	movs	r3, #6
 80015f8:	f003 f99a 	bl	8004930 <HAL_I2C_Master_Receive>
	sensor->humi = (buff[1]<<12 | buff[2]<<4 | (buff[3] & 0xf0) >> 4) * 100.0 / (1 << 20);
 80015fc:	7b7b      	ldrb	r3, [r7, #13]
 80015fe:	031a      	lsls	r2, r3, #12
 8001600:	7bbb      	ldrb	r3, [r7, #14]
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	4313      	orrs	r3, r2
 8001606:	7bfa      	ldrb	r2, [r7, #15]
 8001608:	0912      	lsrs	r2, r2, #4
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	4313      	orrs	r3, r2
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ff02 	bl	8000418 <__aeabi_i2d>
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	4b22      	ldr	r3, [pc, #136]	; (80016a4 <AHTSensor_Read+0xfc>)
 800161a:	f7fe ff67 	bl	80004ec <__aeabi_dmul>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <AHTSensor_Read+0x100>)
 800162c:	f7ff f888 	bl	8000740 <__aeabi_ddiv>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	f7ff fa50 	bl	8000adc <__aeabi_d2f>
 800163c:	4602      	mov	r2, r0
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	60da      	str	r2, [r3, #12]
	sensor->temp = ((buff[3] & 0xf) << 16 | buff[4] << 8 | buff[5]) * 200.0 / (1 << 20) - 55;
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	041b      	lsls	r3, r3, #16
 8001646:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800164a:	7c3b      	ldrb	r3, [r7, #16]
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	4313      	orrs	r3, r2
 8001650:	7c7a      	ldrb	r2, [r7, #17]
 8001652:	4313      	orrs	r3, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f7fe fedf 	bl	8000418 <__aeabi_i2d>
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	4b13      	ldr	r3, [pc, #76]	; (80016ac <AHTSensor_Read+0x104>)
 8001660:	f7fe ff44 	bl	80004ec <__aeabi_dmul>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4610      	mov	r0, r2
 800166a:	4619      	mov	r1, r3
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <AHTSensor_Read+0x100>)
 8001672:	f7ff f865 	bl	8000740 <__aeabi_ddiv>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4610      	mov	r0, r2
 800167c:	4619      	mov	r1, r3
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <AHTSensor_Read+0x108>)
 8001684:	f7fe fd7a 	bl	800017c <__aeabi_dsub>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4610      	mov	r0, r2
 800168e:	4619      	mov	r1, r3
 8001690:	f7ff fa24 	bl	8000adc <__aeabi_d2f>
 8001694:	4602      	mov	r2, r0
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	609a      	str	r2, [r3, #8]
}
 800169a:	bf00      	nop
 800169c:	3718      	adds	r7, #24
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40590000 	.word	0x40590000
 80016a8:	41300000 	.word	0x41300000
 80016ac:	40690000 	.word	0x40690000
 80016b0:	404b8000 	.word	0x404b8000

080016b4 <Flash_Earse>:

MLB_EraseError Flash_Earse(uint32_t address)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b088      	sub	sp, #32
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
	MLB_EraseError eraseError;
	eraseError.status = HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	763b      	strb	r3, [r7, #24]
	eraseError.pageError = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	767b      	strb	r3, [r7, #25]
 80016c6:	2300      	movs	r3, #0
 80016c8:	76bb      	strb	r3, [r7, #26]
 80016ca:	2300      	movs	r3, #0
 80016cc:	76fb      	strb	r3, [r7, #27]
 80016ce:	2300      	movs	r3, #0
 80016d0:	773b      	strb	r3, [r7, #28]

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.Banks = FLASH_BANK_1;
 80016d2:	2301      	movs	r3, #1
 80016d4:	60fb      	str	r3, [r7, #12]
	EraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60bb      	str	r3, [r7, #8]
	EraseInit.PageAddress = address;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	613b      	str	r3, [r7, #16]
	EraseInit.NbPages = 1;
 80016de:	2301      	movs	r3, #1
 80016e0:	617b      	str	r3, [r7, #20]

	eraseError.status = HAL_FLASH_Unlock();
 80016e2:	f002 fb87 	bl	8003df4 <HAL_FLASH_Unlock>
 80016e6:	4603      	mov	r3, r0
 80016e8:	763b      	strb	r3, [r7, #24]
	if(eraseError.status)
 80016ea:	7e3b      	ldrb	r3, [r7, #24]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d008      	beq.n	8001702 <Flash_Earse+0x4e>
		return eraseError;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	461a      	mov	r2, r3
 80016f4:	f107 0318 	add.w	r3, r7, #24
 80016f8:	6818      	ldr	r0, [r3, #0]
 80016fa:	6010      	str	r0, [r2, #0]
 80016fc:	791b      	ldrb	r3, [r3, #4]
 80016fe:	7113      	strb	r3, [r2, #4]
 8001700:	e02e      	b.n	8001760 <Flash_Earse+0xac>

	eraseError.status = HAL_FLASHEx_Erase(&EraseInit, &eraseError.pageError);
 8001702:	f107 0318 	add.w	r3, r7, #24
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	4611      	mov	r1, r2
 800170e:	4618      	mov	r0, r3
 8001710:	f002 fc58 	bl	8003fc4 <HAL_FLASHEx_Erase>
 8001714:	4603      	mov	r3, r0
 8001716:	763b      	strb	r3, [r7, #24]
	if(eraseError.status)
 8001718:	7e3b      	ldrb	r3, [r7, #24]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d008      	beq.n	8001730 <Flash_Earse+0x7c>
		return eraseError;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	461a      	mov	r2, r3
 8001722:	f107 0318 	add.w	r3, r7, #24
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	6010      	str	r0, [r2, #0]
 800172a:	791b      	ldrb	r3, [r3, #4]
 800172c:	7113      	strb	r3, [r2, #4]
 800172e:	e017      	b.n	8001760 <Flash_Earse+0xac>

	eraseError.status = HAL_FLASH_Lock();
 8001730:	f002 fb86 	bl	8003e40 <HAL_FLASH_Lock>
 8001734:	4603      	mov	r3, r0
 8001736:	763b      	strb	r3, [r7, #24]
	if(eraseError.status)
 8001738:	7e3b      	ldrb	r3, [r7, #24]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d008      	beq.n	8001750 <Flash_Earse+0x9c>
		return eraseError;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	461a      	mov	r2, r3
 8001742:	f107 0318 	add.w	r3, r7, #24
 8001746:	6818      	ldr	r0, [r3, #0]
 8001748:	6010      	str	r0, [r2, #0]
 800174a:	791b      	ldrb	r3, [r3, #4]
 800174c:	7113      	strb	r3, [r2, #4]
 800174e:	e007      	b.n	8001760 <Flash_Earse+0xac>

	return eraseError;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	461a      	mov	r2, r3
 8001754:	f107 0318 	add.w	r3, r7, #24
 8001758:	6818      	ldr	r0, [r3, #0]
 800175a:	6010      	str	r0, [r2, #0]
 800175c:	791b      	ldrb	r3, [r3, #4]
 800175e:	7113      	strb	r3, [r2, #4]
}
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	3720      	adds	r7, #32
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <Flash_Write_Array>:

HAL_StatusTypeDef Flash_Write_Array(uint32_t address, uint8_t *arr,  uint16_t len)
{
 8001768:	b5b0      	push	{r4, r5, r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	4613      	mov	r3, r2
 8001774:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret = HAL_OK;
 8001776:	2300      	movs	r3, #0
 8001778:	747b      	strb	r3, [r7, #17]
	uint16_t *pt = (uint16_t *)arr;
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	617b      	str	r3, [r7, #20]
	ret = HAL_FLASH_Unlock();
 800177e:	f002 fb39 	bl	8003df4 <HAL_FLASH_Unlock>
 8001782:	4603      	mov	r3, r0
 8001784:	747b      	strb	r3, [r7, #17]
	if (ret)
 8001786:	7c7b      	ldrb	r3, [r7, #17]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <Flash_Write_Array+0x28>
		return ret;
 800178c:	7c7b      	ldrb	r3, [r7, #17]
 800178e:	e031      	b.n	80017f4 <Flash_Write_Array+0x8c>
	for (uint16_t i = 0; i < (len+1)/2; ++i) {
 8001790:	2300      	movs	r3, #0
 8001792:	827b      	strh	r3, [r7, #18]
 8001794:	e01c      	b.n	80017d0 <Flash_Write_Array+0x68>
		ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2*i, *pt);
 8001796:	8a7b      	ldrh	r3, [r7, #18]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	18d1      	adds	r1, r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	881b      	ldrh	r3, [r3, #0]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	2200      	movs	r2, #0
 80017a8:	461c      	mov	r4, r3
 80017aa:	4615      	mov	r5, r2
 80017ac:	4622      	mov	r2, r4
 80017ae:	462b      	mov	r3, r5
 80017b0:	2001      	movs	r0, #1
 80017b2:	f002 faaf 	bl	8003d14 <HAL_FLASH_Program>
 80017b6:	4603      	mov	r3, r0
 80017b8:	747b      	strb	r3, [r7, #17]
		if (ret)
 80017ba:	7c7b      	ldrb	r3, [r7, #17]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <Flash_Write_Array+0x5c>
			return ret;
 80017c0:	7c7b      	ldrb	r3, [r7, #17]
 80017c2:	e017      	b.n	80017f4 <Flash_Write_Array+0x8c>
		pt++;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	3302      	adds	r3, #2
 80017c8:	617b      	str	r3, [r7, #20]
	for (uint16_t i = 0; i < (len+1)/2; ++i) {
 80017ca:	8a7b      	ldrh	r3, [r7, #18]
 80017cc:	3301      	adds	r3, #1
 80017ce:	827b      	strh	r3, [r7, #18]
 80017d0:	8a7a      	ldrh	r2, [r7, #18]
 80017d2:	88fb      	ldrh	r3, [r7, #6]
 80017d4:	3301      	adds	r3, #1
 80017d6:	0fd9      	lsrs	r1, r3, #31
 80017d8:	440b      	add	r3, r1
 80017da:	105b      	asrs	r3, r3, #1
 80017dc:	429a      	cmp	r2, r3
 80017de:	dbda      	blt.n	8001796 <Flash_Write_Array+0x2e>
	}
	ret = HAL_FLASH_Lock();
 80017e0:	f002 fb2e 	bl	8003e40 <HAL_FLASH_Lock>
 80017e4:	4603      	mov	r3, r0
 80017e6:	747b      	strb	r3, [r7, #17]
	if (ret)
 80017e8:	7c7b      	ldrb	r3, [r7, #17]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <Flash_Write_Array+0x8a>
		return ret;
 80017ee:	7c7b      	ldrb	r3, [r7, #17]
 80017f0:	e000      	b.n	80017f4 <Flash_Write_Array+0x8c>

	return ret;
 80017f2:	7c7b      	ldrb	r3, [r7, #17]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bdb0      	pop	{r4, r5, r7, pc}

080017fc <Flash_Read_Array>:

HAL_StatusTypeDef Flash_Read_Array(uint32_t address, uint8_t *arr,  uint16_t len)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	4613      	mov	r3, r2
 8001808:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret = HAL_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	747b      	strb	r3, [r7, #17]
	uint16_t *pt = (uint16_t *)arr;
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	617b      	str	r3, [r7, #20]
	ret = HAL_FLASH_Unlock();
 8001812:	f002 faef 	bl	8003df4 <HAL_FLASH_Unlock>
 8001816:	4603      	mov	r3, r0
 8001818:	747b      	strb	r3, [r7, #17]
	if (ret)
 800181a:	7c7b      	ldrb	r3, [r7, #17]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <Flash_Read_Array+0x28>
		return ret;
 8001820:	7c7b      	ldrb	r3, [r7, #17]
 8001822:	e027      	b.n	8001874 <Flash_Read_Array+0x78>
	for (uint16_t i = 0; i < (len+1)/2; ++i) {
 8001824:	2300      	movs	r3, #0
 8001826:	827b      	strh	r3, [r7, #18]
 8001828:	e012      	b.n	8001850 <Flash_Read_Array+0x54>
		*pt = *(uint16_t *)(address + 2*i);
 800182a:	8a7b      	ldrh	r3, [r7, #18]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	461a      	mov	r2, r3
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4413      	add	r3, r2
 8001834:	881a      	ldrh	r2, [r3, #0]
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	801a      	strh	r2, [r3, #0]
		if (ret)
 800183a:	7c7b      	ldrb	r3, [r7, #17]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <Flash_Read_Array+0x48>
			return ret;
 8001840:	7c7b      	ldrb	r3, [r7, #17]
 8001842:	e017      	b.n	8001874 <Flash_Read_Array+0x78>
		pt++;
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	3302      	adds	r3, #2
 8001848:	617b      	str	r3, [r7, #20]
	for (uint16_t i = 0; i < (len+1)/2; ++i) {
 800184a:	8a7b      	ldrh	r3, [r7, #18]
 800184c:	3301      	adds	r3, #1
 800184e:	827b      	strh	r3, [r7, #18]
 8001850:	8a7a      	ldrh	r2, [r7, #18]
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	3301      	adds	r3, #1
 8001856:	0fd9      	lsrs	r1, r3, #31
 8001858:	440b      	add	r3, r1
 800185a:	105b      	asrs	r3, r3, #1
 800185c:	429a      	cmp	r2, r3
 800185e:	dbe4      	blt.n	800182a <Flash_Read_Array+0x2e>
	}
	ret = HAL_FLASH_Lock();
 8001860:	f002 faee 	bl	8003e40 <HAL_FLASH_Lock>
 8001864:	4603      	mov	r3, r0
 8001866:	747b      	strb	r3, [r7, #17]
	if (ret)
 8001868:	7c7b      	ldrb	r3, [r7, #17]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <Flash_Read_Array+0x76>
		return ret;
 800186e:	7c7b      	ldrb	r3, [r7, #17]
 8001870:	e000      	b.n	8001874 <Flash_Read_Array+0x78>
	return ret;
 8001872:	7c7b      	ldrb	r3, [r7, #17]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <Flash_Write_Struct>:

HAL_StatusTypeDef Flash_Write_Struct(uint32_t address, Sensor_Data_Typdef data)
{
 800187c:	b084      	sub	sp, #16
 800187e:	b580      	push	{r7, lr}
 8001880:	b084      	sub	sp, #16
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
 8001886:	f107 001c 	add.w	r0, r7, #28
 800188a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	HAL_StatusTypeDef ret = Flash_Write_Array(address, (uint8_t*)&data, sizeof(data));
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	2214      	movs	r2, #20
 8001894:	4619      	mov	r1, r3
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff ff66 	bl	8001768 <Flash_Write_Array>
 800189c:	4603      	mov	r3, r0
 800189e:	73fb      	strb	r3, [r7, #15]
	return ret;
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80018ac:	b004      	add	sp, #16
 80018ae:	4770      	bx	lr

080018b0 <Flash_Read_Struct>:

HAL_StatusTypeDef Flash_Read_Struct(uint32_t address, Sensor_Data_Typdef *data)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret = Flash_Read_Array(address, (uint8_t*)data, sizeof(Sensor_Data_Typdef));
 80018ba:	2214      	movs	r2, #20
 80018bc:	6839      	ldr	r1, [r7, #0]
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7ff ff9c 	bl	80017fc <Flash_Read_Array>
 80018c4:	4603      	mov	r3, r0
 80018c6:	73fb      	strb	r3, [r7, #15]
	return ret;
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <heating_display>:

void heating_display()
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
	if ((HAL_GetTick()-MQSensor.previous_heating_time) < 60000 && MQSensor.is_heating) {
 80018da:	f001 fb27 	bl	8002f2c <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	4b1c      	ldr	r3, [pc, #112]	; (8001954 <heating_display+0x80>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d807      	bhi.n	80018fe <heating_display+0x2a>
 80018ee:	4b19      	ldr	r3, [pc, #100]	; (8001954 <heating_display+0x80>)
 80018f0:	7f1b      	ldrb	r3, [r3, #28]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <heating_display+0x2a>
		stateDevice = MEASURING;
 80018f6:	4b18      	ldr	r3, [pc, #96]	; (8001958 <heating_display+0x84>)
 80018f8:	2203      	movs	r2, #3
 80018fa:	701a      	strb	r2, [r3, #0]
		return;
 80018fc:	e026      	b.n	800194c <heating_display+0x78>
	}
	uint8_t tick = 20 - (HAL_GetTick()-MQSensor.start_heating_time)/1000;
 80018fe:	f001 fb15 	bl	8002f2c <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	4b13      	ldr	r3, [pc, #76]	; (8001954 <heating_display+0x80>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	4a14      	ldr	r2, [pc, #80]	; (800195c <heating_display+0x88>)
 800190c:	fba2 2303 	umull	r2, r3, r2, r3
 8001910:	099b      	lsrs	r3, r3, #6
 8001912:	b2db      	uxtb	r3, r3
 8001914:	f1c3 0314 	rsb	r3, r3, #20
 8001918:	71fb      	strb	r3, [r7, #7]
	lcd_set_cursor(&hlcd, 0, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2100      	movs	r1, #0
 800191e:	4810      	ldr	r0, [pc, #64]	; (8001960 <heating_display+0x8c>)
 8001920:	f006 f8ac 	bl	8007a7c <lcd_set_cursor>
	lcd_printf(&hlcd, "Heating %2ds", tick);
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	461a      	mov	r2, r3
 8001928:	490e      	ldr	r1, [pc, #56]	; (8001964 <heating_display+0x90>)
 800192a:	480d      	ldr	r0, [pc, #52]	; (8001960 <heating_display+0x8c>)
 800192c:	f006 f8e0 	bl	8007af0 <lcd_printf>
	if (tick == 255) {
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	2bff      	cmp	r3, #255	; 0xff
 8001934:	d10a      	bne.n	800194c <heating_display+0x78>
		MQSensor.previous_heating_time = HAL_GetTick();
 8001936:	f001 faf9 	bl	8002f2c <HAL_GetTick>
 800193a:	4603      	mov	r3, r0
 800193c:	4a05      	ldr	r2, [pc, #20]	; (8001954 <heating_display+0x80>)
 800193e:	60d3      	str	r3, [r2, #12]
		MQSensor.is_heating = true;
 8001940:	4b04      	ldr	r3, [pc, #16]	; (8001954 <heating_display+0x80>)
 8001942:	2201      	movs	r2, #1
 8001944:	771a      	strb	r2, [r3, #28]
		stateDevice = MEASURING;
 8001946:	4b04      	ldr	r3, [pc, #16]	; (8001958 <heating_display+0x84>)
 8001948:	2203      	movs	r2, #3
 800194a:	701a      	strb	r2, [r3, #0]
	}
}
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000368 	.word	0x20000368
 8001958:	2000039c 	.word	0x2000039c
 800195c:	10624dd3 	.word	0x10624dd3
 8001960:	20000340 	.word	0x20000340
 8001964:	0800d598 	.word	0x0800d598

08001968 <measuring_display>:

void measuring_display(bool isCpltMeas)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
	if (isCpltMeas)
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d012      	beq.n	800199e <measuring_display+0x36>
	{
		lcd_clear_display(&hlcd);
 8001978:	4811      	ldr	r0, [pc, #68]	; (80019c0 <measuring_display+0x58>)
 800197a:	f006 f86f 	bl	8007a5c <lcd_clear_display>
		lcd_set_cursor(&hlcd, 0, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	2100      	movs	r1, #0
 8001982:	480f      	ldr	r0, [pc, #60]	; (80019c0 <measuring_display+0x58>)
 8001984:	f006 f87a 	bl	8007a7c <lcd_set_cursor>
		lcd_printf(&hlcd, "Gas %4ld PPM", MQSensor.ppm);
 8001988:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <measuring_display+0x5c>)
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	461a      	mov	r2, r3
 800198e:	490e      	ldr	r1, [pc, #56]	; (80019c8 <measuring_display+0x60>)
 8001990:	480b      	ldr	r0, [pc, #44]	; (80019c0 <measuring_display+0x58>)
 8001992:	f006 f8ad 	bl	8007af0 <lcd_printf>
		stateDevice = IDLE;
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <measuring_display+0x64>)
 8001998:	2201      	movs	r2, #1
 800199a:	701a      	strb	r2, [r3, #0]
	else {
		lcd_clear_display(&hlcd);
		lcd_set_cursor(&hlcd, 0, 0);
		lcd_printf(&hlcd, "Measuring ...");
	}
}
 800199c:	e00b      	b.n	80019b6 <measuring_display+0x4e>
		lcd_clear_display(&hlcd);
 800199e:	4808      	ldr	r0, [pc, #32]	; (80019c0 <measuring_display+0x58>)
 80019a0:	f006 f85c 	bl	8007a5c <lcd_clear_display>
		lcd_set_cursor(&hlcd, 0, 0);
 80019a4:	2200      	movs	r2, #0
 80019a6:	2100      	movs	r1, #0
 80019a8:	4805      	ldr	r0, [pc, #20]	; (80019c0 <measuring_display+0x58>)
 80019aa:	f006 f867 	bl	8007a7c <lcd_set_cursor>
		lcd_printf(&hlcd, "Measuring ...");
 80019ae:	4908      	ldr	r1, [pc, #32]	; (80019d0 <measuring_display+0x68>)
 80019b0:	4803      	ldr	r0, [pc, #12]	; (80019c0 <measuring_display+0x58>)
 80019b2:	f006 f89d 	bl	8007af0 <lcd_printf>
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000340 	.word	0x20000340
 80019c4:	20000368 	.word	0x20000368
 80019c8:	0800d5a8 	.word	0x0800d5a8
 80019cc:	2000039c 	.word	0x2000039c
 80019d0:	0800d5b8 	.word	0x0800d5b8

080019d4 <idle_display>:

void idle_display()
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	lcd_set_cursor(&hlcd, 1, 0);
 80019d8:	2200      	movs	r2, #0
 80019da:	2101      	movs	r1, #1
 80019dc:	4804      	ldr	r0, [pc, #16]	; (80019f0 <idle_display+0x1c>)
 80019de:	f006 f84d 	bl	8007a7c <lcd_set_cursor>
	lcd_printf(&hlcd, "Press to measure");
 80019e2:	4904      	ldr	r1, [pc, #16]	; (80019f4 <idle_display+0x20>)
 80019e4:	4802      	ldr	r0, [pc, #8]	; (80019f0 <idle_display+0x1c>)
 80019e6:	f006 f883 	bl	8007af0 <lcd_printf>
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000340 	.word	0x20000340
 80019f4:	0800d5c8 	.word	0x0800d5c8

080019f8 <store_data>:

void store_data()
{
 80019f8:	b590      	push	{r4, r7, lr}
 80019fa:	b0b5      	sub	sp, #212	; 0xd4
 80019fc:	af02      	add	r7, sp, #8
	HAL_RTC_GetTime(&hrtc, &data_w.sTime, RTC_FORMAT_BIN);
 80019fe:	2200      	movs	r2, #0
 8001a00:	4950      	ldr	r1, [pc, #320]	; (8001b44 <store_data+0x14c>)
 8001a02:	4851      	ldr	r0, [pc, #324]	; (8001b48 <store_data+0x150>)
 8001a04:	f004 fc32 	bl	800626c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &data_w.sDate, RTC_FORMAT_BIN);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	4950      	ldr	r1, [pc, #320]	; (8001b4c <store_data+0x154>)
 8001a0c:	484e      	ldr	r0, [pc, #312]	; (8001b48 <store_data+0x150>)
 8001a0e:	f004 fdbb 	bl	8006588 <HAL_RTC_GetDate>
	data_w.ppm = MQSensor.ppm;
 8001a12:	4b4f      	ldr	r3, [pc, #316]	; (8001b50 <store_data+0x158>)
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	4a4f      	ldr	r2, [pc, #316]	; (8001b54 <store_data+0x15c>)
 8001a18:	6093      	str	r3, [r2, #8]
	data_w.tem = AHTSensor.temp;
 8001a1a:	4b4f      	ldr	r3, [pc, #316]	; (8001b58 <store_data+0x160>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	4a4d      	ldr	r2, [pc, #308]	; (8001b54 <store_data+0x15c>)
 8001a20:	6113      	str	r3, [r2, #16]
	data_w.humi = AHTSensor.humi;
 8001a22:	4b4d      	ldr	r3, [pc, #308]	; (8001b58 <store_data+0x160>)
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	4a4b      	ldr	r2, [pc, #300]	; (8001b54 <store_data+0x15c>)
 8001a28:	60d3      	str	r3, [r2, #12]
	data_w.flag = 0;
 8001a2a:	4b4a      	ldr	r3, [pc, #296]	; (8001b54 <store_data+0x15c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]

	uint32_t addr = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8001a30:	2102      	movs	r1, #2
 8001a32:	4845      	ldr	r0, [pc, #276]	; (8001b48 <store_data+0x150>)
 8001a34:	f005 f902 	bl	8006c3c <HAL_RTCEx_BKUPRead>
 8001a38:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
	Flash_Read_Struct(addr, &data_r);
 8001a3c:	4947      	ldr	r1, [pc, #284]	; (8001b5c <store_data+0x164>)
 8001a3e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001a42:	f7ff ff35 	bl	80018b0 <Flash_Read_Struct>

	if ((!addr) || (data_r.flag==0)) {
 8001a46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <store_data+0x5e>
 8001a4e:	4b43      	ldr	r3, [pc, #268]	; (8001b5c <store_data+0x164>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d108      	bne.n	8001a68 <store_data+0x70>
		Flash_Earse(ADDRESS_DATA_STORAGE);
 8001a56:	463b      	mov	r3, r7
 8001a58:	4941      	ldr	r1, [pc, #260]	; (8001b60 <store_data+0x168>)
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fe2a 	bl	80016b4 <Flash_Earse>
		addr = ADDRESS_DATA_STORAGE - ((sizeof(Sensor_Data_Typdef)+1)/2)*2;
 8001a60:	4b40      	ldr	r3, [pc, #256]	; (8001b64 <store_data+0x16c>)
 8001a62:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001a66:	e053      	b.n	8001b10 <store_data+0x118>
	}
	else if (addr > (0x08000000 + 64*1024 - 2*(((sizeof(Sensor_Data_Typdef)+1)/2)*2)))
 8001a68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001a6c:	4a3e      	ldr	r2, [pc, #248]	; (8001b68 <store_data+0x170>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d94e      	bls.n	8001b10 <store_data+0x118>
	{
		Sensor_Data_Typdef data[9];
		for (uint8_t i = 0; i < 9; ++i) {
 8001a72:	2300      	movs	r3, #0
 8001a74:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001a78:	e017      	b.n	8001aaa <store_data+0xb2>
			Flash_Read_Struct(addr-9-i, &data[i]);
 8001a7a:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001a7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	f1a3 0009 	sub.w	r0, r3, #9
 8001a88:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
 8001a8c:	f107 010c 	add.w	r1, r7, #12
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	440b      	add	r3, r1
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	f7ff ff08 	bl	80018b0 <Flash_Read_Struct>
		for (uint8_t i = 0; i < 9; ++i) {
 8001aa0:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001aaa:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001aae:	2b08      	cmp	r3, #8
 8001ab0:	d9e3      	bls.n	8001a7a <store_data+0x82>
		}
		addr = ADDRESS_DATA_STORAGE;
 8001ab2:	4b2b      	ldr	r3, [pc, #172]	; (8001b60 <store_data+0x168>)
 8001ab4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		Flash_Earse(ADDRESS_DATA_STORAGE);
 8001ab8:	463b      	mov	r3, r7
 8001aba:	4929      	ldr	r1, [pc, #164]	; (8001b60 <store_data+0x168>)
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff fdf9 	bl	80016b4 <Flash_Earse>
		for (uint8_t i = 0; i < 9; ++i) {
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	f887 30c2 	strb.w	r3, [r7, #194]	; 0xc2
 8001ac8:	e01e      	b.n	8001b08 <store_data+0x110>
			Flash_Write_Struct(addr, data[i]);
 8001aca:	f897 20c2 	ldrb.w	r2, [r7, #194]	; 0xc2
 8001ace:	4613      	mov	r3, r2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	4413      	add	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	33c8      	adds	r3, #200	; 0xc8
 8001ad8:	443b      	add	r3, r7
 8001ada:	3bbc      	subs	r3, #188	; 0xbc
 8001adc:	466c      	mov	r4, sp
 8001ade:	f103 020c 	add.w	r2, r3, #12
 8001ae2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ae6:	e884 0003 	stmia.w	r4, {r0, r1}
 8001aea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aec:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001af0:	f7ff fec4 	bl	800187c <Flash_Write_Struct>
			addr+=((sizeof(Sensor_Data_Typdef)+1)/2)*2;
 8001af4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001af8:	3314      	adds	r3, #20
 8001afa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		for (uint8_t i = 0; i < 9; ++i) {
 8001afe:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001b02:	3301      	adds	r3, #1
 8001b04:	f887 30c2 	strb.w	r3, [r7, #194]	; 0xc2
 8001b08:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d9dc      	bls.n	8001aca <store_data+0xd2>
		}
	}

	Flash_Write_Struct(addr, data_w);
 8001b10:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <store_data+0x15c>)
 8001b12:	466c      	mov	r4, sp
 8001b14:	f103 020c 	add.w	r2, r3, #12
 8001b18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b1c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001b20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b22:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001b26:	f7ff fea9 	bl	800187c <Flash_Write_Struct>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, addr+((sizeof(Sensor_Data_Typdef)+1)/2)*2);
 8001b2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001b2e:	3314      	adds	r3, #20
 8001b30:	461a      	mov	r2, r3
 8001b32:	2102      	movs	r1, #2
 8001b34:	4804      	ldr	r0, [pc, #16]	; (8001b48 <store_data+0x150>)
 8001b36:	f005 f867 	bl	8006c08 <HAL_RTCEx_BKUPWrite>

	// store
}
 8001b3a:	bf00      	nop
 8001b3c:	37cc      	adds	r7, #204	; 0xcc
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd90      	pop	{r4, r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200003d5 	.word	0x200003d5
 8001b48:	200002e4 	.word	0x200002e4
 8001b4c:	200003d8 	.word	0x200003d8
 8001b50:	20000368 	.word	0x20000368
 8001b54:	200003d4 	.word	0x200003d4
 8001b58:	2000038c 	.word	0x2000038c
 8001b5c:	200003c0 	.word	0x200003c0
 8001b60:	0800fc00 	.word	0x0800fc00
 8001b64:	0800fbec 	.word	0x0800fbec
 8001b68:	0800ffd8 	.word	0x0800ffd8

08001b6c <warning>:

void warning()
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, (MQSensor.ppm > var_EL) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b70:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <warning+0x28>)
 8001b72:	6a1a      	ldr	r2, [r3, #32]
 8001b74:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <warning+0x2c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	bf8c      	ite	hi
 8001b7c:	2301      	movhi	r3, #1
 8001b7e:	2300      	movls	r3, #0
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	461a      	mov	r2, r3
 8001b84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b88:	4804      	ldr	r0, [pc, #16]	; (8001b9c <warning+0x30>)
 8001b8a:	f002 fc5e 	bl	800444a <HAL_GPIO_WritePin>
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000368 	.word	0x20000368
 8001b98:	20000008 	.word	0x20000008
 8001b9c:	40010c00 	.word	0x40010c00

08001ba0 <send_OK>:

void send_OK()
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
	char str[] = "AHT00\n";
 8001ba6:	4a0d      	ldr	r2, [pc, #52]	; (8001bdc <send_OK+0x3c>)
 8001ba8:	463b      	mov	r3, r7
 8001baa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bae:	6018      	str	r0, [r3, #0]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	8019      	strh	r1, [r3, #0]
 8001bb4:	3302      	adds	r3, #2
 8001bb6:	0c0a      	lsrs	r2, r1, #16
 8001bb8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), 1000);
 8001bba:	463b      	mov	r3, r7
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe fad1 	bl	8000164 <strlen>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	4639      	mov	r1, r7
 8001bc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bcc:	4804      	ldr	r0, [pc, #16]	; (8001be0 <send_OK+0x40>)
 8001bce:	f005 f8a1 	bl	8006d14 <HAL_UART_Transmit>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	0800d5dc 	.word	0x0800d5dc
 8001be0:	200002f8 	.word	0x200002f8

08001be4 <send_allData>:

void send_allData()
{
 8001be4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001be8:	b097      	sub	sp, #92	; 0x5c
 8001bea:	af0a      	add	r7, sp, #40	; 0x28
	uint32_t addr = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8001bec:	2102      	movs	r1, #2
 8001bee:	4839      	ldr	r0, [pc, #228]	; (8001cd4 <send_allData+0xf0>)
 8001bf0:	f005 f824 	bl	8006c3c <HAL_RTCEx_BKUPRead>
 8001bf4:	62b8      	str	r0, [r7, #40]	; 0x28
	if (addr==0 || addr==ADDRESS_DATA_STORAGE) {
 8001bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d003      	beq.n	8001c04 <send_allData+0x20>
 8001bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bfe:	4a36      	ldr	r2, [pc, #216]	; (8001cd8 <send_allData+0xf4>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d106      	bne.n	8001c12 <send_allData+0x2e>
		sendUart(&huart1, "{}");
 8001c04:	4935      	ldr	r1, [pc, #212]	; (8001cdc <send_allData+0xf8>)
 8001c06:	4836      	ldr	r0, [pc, #216]	; (8001ce0 <send_allData+0xfc>)
 8001c08:	f000 f86e 	bl	8001ce8 <sendUart>
		send_OK();
 8001c0c:	f7ff ffc8 	bl	8001ba0 <send_OK>
		return;
 8001c10:	e05c      	b.n	8001ccc <send_allData+0xe8>
	}
	uint32_t rate = ((sizeof(Sensor_Data_Typdef)+1)/2)*2;
 8001c12:	2314      	movs	r3, #20
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24

	Sensor_Data_Typdef data_n;
	for (uint8_t i = 0; i < 10; ++i) {
 8001c16:	2300      	movs	r3, #0
 8001c18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001c1c:	e04d      	b.n	8001cba <send_allData+0xd6>
		if ((addr-(i+1)*rate + 0x08000000) < ADDRESS_DATA_STORAGE) break;
 8001c1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c22:	3301      	adds	r3, #1
 8001c24:	461a      	mov	r2, r3
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	fb02 f303 	mul.w	r3, r2, r3
 8001c2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001c34:	4a28      	ldr	r2, [pc, #160]	; (8001cd8 <send_allData+0xf4>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d344      	bcc.n	8001cc4 <send_allData+0xe0>
		Flash_Read_Struct(addr-(i+1)*rate, &data_n);
 8001c3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c3e:	3301      	adds	r3, #1
 8001c40:	461a      	mov	r2, r3
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	fb02 f303 	mul.w	r3, r2, r3
 8001c48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f107 0210 	add.w	r2, r7, #16
 8001c50:	4611      	mov	r1, r2
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fe2c 	bl	80018b0 <Flash_Read_Struct>
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
				data_n.sDate.Year, data_n.sDate.Month, data_n.sDate.Date,
 8001c58:	7dfb      	ldrb	r3, [r7, #23]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c5a:	4698      	mov	r8, r3
				data_n.sDate.Year, data_n.sDate.Month, data_n.sDate.Date,
 8001c5c:	7d7b      	ldrb	r3, [r7, #21]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c5e:	4699      	mov	r9, r3
				data_n.sDate.Year, data_n.sDate.Month, data_n.sDate.Date,
 8001c60:	7dbb      	ldrb	r3, [r7, #22]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c62:	60fb      	str	r3, [r7, #12]
				data_n.sTime.Hours, data_n.sTime.Minutes, data_n.sTime.Seconds,
 8001c64:	7c7b      	ldrb	r3, [r7, #17]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c66:	60bb      	str	r3, [r7, #8]
				data_n.sTime.Hours, data_n.sTime.Minutes, data_n.sTime.Seconds,
 8001c68:	7cbb      	ldrb	r3, [r7, #18]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c6a:	607b      	str	r3, [r7, #4]
				data_n.sTime.Hours, data_n.sTime.Minutes, data_n.sTime.Seconds,
 8001c6c:	7cfb      	ldrb	r3, [r7, #19]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c6e:	603b      	str	r3, [r7, #0]
 8001c70:	69be      	ldr	r6, [r7, #24]
				data_n.ppm, data_n.humi, data_n.tem);
 8001c72:	69fb      	ldr	r3, [r7, #28]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fbe1 	bl	800043c <__aeabi_f2d>
 8001c7a:	4604      	mov	r4, r0
 8001c7c:	460d      	mov	r5, r1
				data_n.ppm, data_n.humi, data_n.tem);
 8001c7e:	6a3b      	ldr	r3, [r7, #32]
		sendUart(&huart1, "{\"date\":\"20%02d-%02d-%02d\",\"time\":\"%02d:%02d:%02d\",\"ppm\":%d,\"humi\":%.2f,\"tem\":%.2f}",
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe fbdb 	bl	800043c <__aeabi_f2d>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001c8e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001c92:	9604      	str	r6, [sp, #16]
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	9203      	str	r2, [sp, #12]
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	9202      	str	r2, [sp, #8]
 8001c9c:	68ba      	ldr	r2, [r7, #8]
 8001c9e:	9201      	str	r2, [sp, #4]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	464b      	mov	r3, r9
 8001ca6:	4642      	mov	r2, r8
 8001ca8:	490e      	ldr	r1, [pc, #56]	; (8001ce4 <send_allData+0x100>)
 8001caa:	480d      	ldr	r0, [pc, #52]	; (8001ce0 <send_allData+0xfc>)
 8001cac:	f000 f81c 	bl	8001ce8 <sendUart>
	for (uint8_t i = 0; i < 10; ++i) {
 8001cb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001cba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cbe:	2b09      	cmp	r3, #9
 8001cc0:	d9ad      	bls.n	8001c1e <send_allData+0x3a>
 8001cc2:	e000      	b.n	8001cc6 <send_allData+0xe2>
		if ((addr-(i+1)*rate + 0x08000000) < ADDRESS_DATA_STORAGE) break;
 8001cc4:	bf00      	nop
	}
	send_OK();
 8001cc6:	f7ff ff6b 	bl	8001ba0 <send_OK>
	return;
 8001cca:	bf00      	nop
}
 8001ccc:	3734      	adds	r7, #52	; 0x34
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cd4:	200002e4 	.word	0x200002e4
 8001cd8:	0800fc00 	.word	0x0800fc00
 8001cdc:	0800d5e4 	.word	0x0800d5e4
 8001ce0:	200002f8 	.word	0x200002f8
 8001ce4:	0800d5e8 	.word	0x0800d5e8

08001ce8 <sendUart>:

HAL_StatusTypeDef sendUart(UART_HandleTypeDef *huart, const char* str, ...)
{
 8001ce8:	b40e      	push	{r1, r2, r3}
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b09d      	sub	sp, #116	; 0x74
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
	char pData[100];
	va_list args;
	va_start(args, str);
 8001cf2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001cf6:	60bb      	str	r3, [r7, #8]
	vsprintf(pData, str, args);
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	68ba      	ldr	r2, [r7, #8]
 8001cfe:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001d00:	4618      	mov	r0, r3
 8001d02:	f006 ff19 	bl	8008b38 <vsiprintf>

	va_end(args);
	return HAL_UART_Transmit(huart, (uint8_t *)pData, strlen((char*)pData), 300);
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe fa2a 	bl	8000164 <strlen>
 8001d10:	4603      	mov	r3, r0
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	f107 010c 	add.w	r1, r7, #12
 8001d18:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f004 fff9 	bl	8006d14 <HAL_UART_Transmit>
 8001d22:	4603      	mov	r3, r0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3774      	adds	r7, #116	; 0x74
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d2e:	b003      	add	sp, #12
 8001d30:	4770      	bx	lr

08001d32 <printDebug>:

HAL_StatusTypeDef printDebug(UART_HandleTypeDef *huart, char *pData, const char* str, ...)
{
 8001d32:	b40c      	push	{r2, r3}
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
	 va_list args;
	 va_start(args, str);
 8001d3e:	f107 031c 	add.w	r3, r7, #28
 8001d42:	60fb      	str	r3, [r7, #12]
	 vsprintf(pData, str, args);
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	69b9      	ldr	r1, [r7, #24]
 8001d48:	6838      	ldr	r0, [r7, #0]
 8001d4a:	f006 fef5 	bl	8008b38 <vsiprintf>

	 va_end(args);
	 return HAL_UART_Transmit(huart, (uint8_t *)pData, strlen((char*)pData), 1000);
 8001d4e:	6838      	ldr	r0, [r7, #0]
 8001d50:	f7fe fa08 	bl	8000164 <strlen>
 8001d54:	4603      	mov	r3, r0
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d5c:	6839      	ldr	r1, [r7, #0]
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f004 ffd8 	bl	8006d14 <HAL_UART_Transmit>
 8001d64:	4603      	mov	r3, r0

}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d70:	b002      	add	sp, #8
 8001d72:	4770      	bx	lr

08001d74 <send_test>:

HAL_StatusTypeDef send_test()
{
 8001d74:	b5b0      	push	{r4, r5, r7, lr}
 8001d76:	b096      	sub	sp, #88	; 0x58
 8001d78:	af04      	add	r7, sp, #16
#ifdef SEND_TEST
	RTC_TimeTypeDef sTime = {0};
 8001d7a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d7e:	2100      	movs	r1, #0
 8001d80:	460a      	mov	r2, r1
 8001d82:	801a      	strh	r2, [r3, #0]
 8001d84:	460a      	mov	r2, r1
 8001d86:	709a      	strb	r2, [r3, #2]
	RTC_DateTypeDef sDay = {0};
 8001d88:	2300      	movs	r3, #0
 8001d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t tx_buff[50];
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001d8c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d90:	2200      	movs	r2, #0
 8001d92:	4619      	mov	r1, r3
 8001d94:	48b9      	ldr	r0, [pc, #740]	; (800207c <send_test+0x308>)
 8001d96:	f004 fa69 	bl	800626c <HAL_RTC_GetTime>
	sprintf((char *)tx_buff, "%d:%d:%d\n", sTime.Hours , sTime.Minutes, sTime.Seconds);
 8001d9a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001d9e:	461a      	mov	r2, r3
 8001da0:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001da4:	4619      	mov	r1, r3
 8001da6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001daa:	f107 0008 	add.w	r0, r7, #8
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	460b      	mov	r3, r1
 8001db2:	49b3      	ldr	r1, [pc, #716]	; (8002080 <send_test+0x30c>)
 8001db4:	f006 fe46 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8001db8:	f107 0308 	add.w	r3, r7, #8
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe f9d1 	bl	8000164 <strlen>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	f107 0108 	add.w	r1, r7, #8
 8001dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dce:	48ad      	ldr	r0, [pc, #692]	; (8002084 <send_test+0x310>)
 8001dd0:	f004 ffa0 	bl	8006d14 <HAL_UART_Transmit>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4bab      	ldr	r3, [pc, #684]	; (8002088 <send_test+0x314>)
 8001dda:	701a      	strb	r2, [r3, #0]

	HAL_RTC_GetDate(&hrtc, &sDay, RTC_FORMAT_BIN);
 8001ddc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001de0:	2200      	movs	r2, #0
 8001de2:	4619      	mov	r1, r3
 8001de4:	48a5      	ldr	r0, [pc, #660]	; (800207c <send_test+0x308>)
 8001de6:	f004 fbcf 	bl	8006588 <HAL_RTC_GetDate>
	sprintf((char *)tx_buff, "%d-%d/%d/%d\n", sDay.WeekDay , sDay.Date, sDay.Month, sDay.Year);
 8001dea:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001dee:	4619      	mov	r1, r3
 8001df0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001df4:	461c      	mov	r4, r3
 8001df6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001dfa:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001dfe:	f107 0008 	add.w	r0, r7, #8
 8001e02:	9201      	str	r2, [sp, #4]
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	4623      	mov	r3, r4
 8001e08:	460a      	mov	r2, r1
 8001e0a:	49a0      	ldr	r1, [pc, #640]	; (800208c <send_test+0x318>)
 8001e0c:	f006 fe1a 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8001e10:	f107 0308 	add.w	r3, r7, #8
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe f9a5 	bl	8000164 <strlen>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	f107 0108 	add.w	r1, r7, #8
 8001e22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e26:	4897      	ldr	r0, [pc, #604]	; (8002084 <send_test+0x310>)
 8001e28:	f004 ff74 	bl	8006d14 <HAL_UART_Transmit>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b95      	ldr	r3, [pc, #596]	; (8002088 <send_test+0x314>)
 8001e32:	701a      	strb	r2, [r3, #0]

	uint32_t check = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8001e34:	2102      	movs	r1, #2
 8001e36:	4891      	ldr	r0, [pc, #580]	; (800207c <send_test+0x308>)
 8001e38:	f004 ff00 	bl	8006c3c <HAL_RTCEx_BKUPRead>
 8001e3c:	6478      	str	r0, [r7, #68]	; 0x44
	sprintf((char *)tx_buff, "RTC_BKP_DR2=%2ld\n", check);
 8001e3e:	f107 0308 	add.w	r3, r7, #8
 8001e42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e44:	4992      	ldr	r1, [pc, #584]	; (8002090 <send_test+0x31c>)
 8001e46:	4618      	mov	r0, r3
 8001e48:	f006 fdfc 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8001e4c:	f107 0308 	add.w	r3, r7, #8
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe f987 	bl	8000164 <strlen>
 8001e56:	4603      	mov	r3, r0
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	f107 0108 	add.w	r1, r7, #8
 8001e5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e62:	4888      	ldr	r0, [pc, #544]	; (8002084 <send_test+0x310>)
 8001e64:	f004 ff56 	bl	8006d14 <HAL_UART_Transmit>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	4b86      	ldr	r3, [pc, #536]	; (8002088 <send_test+0x314>)
 8001e6e:	701a      	strb	r2, [r3, #0]
		sprintf((char *)tx_buff, "%d\n", arr_r[i]);
		ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 100);
	}
	*/

	data_w.flag = 0;
 8001e70:	4b88      	ldr	r3, [pc, #544]	; (8002094 <send_test+0x320>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	701a      	strb	r2, [r3, #0]
	data_w.sDate = sDay;
 8001e76:	4a87      	ldr	r2, [pc, #540]	; (8002094 <send_test+0x320>)
 8001e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e7a:	6053      	str	r3, [r2, #4]
	data_w.sTime = sTime;
 8001e7c:	4b85      	ldr	r3, [pc, #532]	; (8002094 <send_test+0x320>)
 8001e7e:	3301      	adds	r3, #1
 8001e80:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001e84:	8811      	ldrh	r1, [r2, #0]
 8001e86:	7892      	ldrb	r2, [r2, #2]
 8001e88:	8019      	strh	r1, [r3, #0]
 8001e8a:	709a      	strb	r2, [r3, #2]
	data_w.ppm = MQSensor.ppm;
 8001e8c:	4b82      	ldr	r3, [pc, #520]	; (8002098 <send_test+0x324>)
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	4a80      	ldr	r2, [pc, #512]	; (8002094 <send_test+0x320>)
 8001e92:	6093      	str	r3, [r2, #8]
	sprintf((char *)tx_buff, "Address data_w=%ld\nSzie data_w=%d\n", (uint32_t)&data_w, sizeof(data_w));
 8001e94:	4a7f      	ldr	r2, [pc, #508]	; (8002094 <send_test+0x320>)
 8001e96:	f107 0008 	add.w	r0, r7, #8
 8001e9a:	2314      	movs	r3, #20
 8001e9c:	497f      	ldr	r1, [pc, #508]	; (800209c <send_test+0x328>)
 8001e9e:	f006 fdd1 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8001ea2:	f107 0308 	add.w	r3, r7, #8
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe f95c 	bl	8000164 <strlen>
 8001eac:	4603      	mov	r3, r0
 8001eae:	b29a      	uxth	r2, r3
 8001eb0:	f107 0108 	add.w	r1, r7, #8
 8001eb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb8:	4872      	ldr	r0, [pc, #456]	; (8002084 <send_test+0x310>)
 8001eba:	f004 ff2b 	bl	8006d14 <HAL_UART_Transmit>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b71      	ldr	r3, [pc, #452]	; (8002088 <send_test+0x314>)
 8001ec4:	701a      	strb	r2, [r3, #0]

	ret = Flash_Read_Struct(check+((sizeof(Sensor_Data_Typdef)+1)/2)*2, &data_r);
 8001ec6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ec8:	3314      	adds	r3, #20
 8001eca:	4975      	ldr	r1, [pc, #468]	; (80020a0 <send_test+0x32c>)
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fcef 	bl	80018b0 <Flash_Read_Struct>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b6c      	ldr	r3, [pc, #432]	; (8002088 <send_test+0x314>)
 8001ed8:	701a      	strb	r2, [r3, #0]
	if ((!check) || (data_r.flag==0)) {
 8001eda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <send_test+0x174>
 8001ee0:	4b6f      	ldr	r3, [pc, #444]	; (80020a0 <send_test+0x32c>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d106      	bne.n	8001ef6 <send_test+0x182>
		Flash_Earse(ADDRESS_DATA_STORAGE);
 8001ee8:	463b      	mov	r3, r7
 8001eea:	496e      	ldr	r1, [pc, #440]	; (80020a4 <send_test+0x330>)
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff fbe1 	bl	80016b4 <Flash_Earse>
		check = ADDRESS_DATA_STORAGE - ((sizeof(Sensor_Data_Typdef)+1)/2)*2;
 8001ef2:	4b6d      	ldr	r3, [pc, #436]	; (80020a8 <send_test+0x334>)
 8001ef4:	647b      	str	r3, [r7, #68]	; 0x44
	}

//	sprintf((char *)tx_buff, "data_r.flag=%d\n!data_r.flag=%d\n", data_r.flag, !data_r.flag);
//	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);

	ret = Flash_Write_Struct(check+((sizeof(Sensor_Data_Typdef)+1)/2)*2, data_w);
 8001ef6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ef8:	f103 0414 	add.w	r4, r3, #20
 8001efc:	4b65      	ldr	r3, [pc, #404]	; (8002094 <send_test+0x320>)
 8001efe:	466d      	mov	r5, sp
 8001f00:	f103 020c 	add.w	r2, r3, #12
 8001f04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f08:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f0e:	4620      	mov	r0, r4
 8001f10:	f7ff fcb4 	bl	800187c <Flash_Write_Struct>
 8001f14:	4603      	mov	r3, r0
 8001f16:	461a      	mov	r2, r3
 8001f18:	4b5b      	ldr	r3, [pc, #364]	; (8002088 <send_test+0x314>)
 8001f1a:	701a      	strb	r2, [r3, #0]
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, check+((sizeof(Sensor_Data_Typdef)+1)/2)*2);
 8001f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f1e:	3314      	adds	r3, #20
 8001f20:	461a      	mov	r2, r3
 8001f22:	2102      	movs	r1, #2
 8001f24:	4855      	ldr	r0, [pc, #340]	; (800207c <send_test+0x308>)
 8001f26:	f004 fe6f 	bl	8006c08 <HAL_RTCEx_BKUPWrite>

	check = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8001f2a:	2102      	movs	r1, #2
 8001f2c:	4853      	ldr	r0, [pc, #332]	; (800207c <send_test+0x308>)
 8001f2e:	f004 fe85 	bl	8006c3c <HAL_RTCEx_BKUPRead>
 8001f32:	6478      	str	r0, [r7, #68]	; 0x44
	sprintf((char *)tx_buff, "RTC_BKP_DR2=%2ld\n", check);
 8001f34:	f107 0308 	add.w	r3, r7, #8
 8001f38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f3a:	4955      	ldr	r1, [pc, #340]	; (8002090 <send_test+0x31c>)
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f006 fd81 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8001f42:	f107 0308 	add.w	r3, r7, #8
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe f90c 	bl	8000164 <strlen>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	f107 0108 	add.w	r1, r7, #8
 8001f54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f58:	484a      	ldr	r0, [pc, #296]	; (8002084 <send_test+0x310>)
 8001f5a:	f004 fedb 	bl	8006d14 <HAL_UART_Transmit>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	461a      	mov	r2, r3
 8001f62:	4b49      	ldr	r3, [pc, #292]	; (8002088 <send_test+0x314>)
 8001f64:	701a      	strb	r2, [r3, #0]

	ret = Flash_Read_Struct(check, &data_r);
 8001f66:	494e      	ldr	r1, [pc, #312]	; (80020a0 <send_test+0x32c>)
 8001f68:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001f6a:	f7ff fca1 	bl	80018b0 <Flash_Read_Struct>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b45      	ldr	r3, [pc, #276]	; (8002088 <send_test+0x314>)
 8001f74:	701a      	strb	r2, [r3, #0]
	sprintf((char *)tx_buff, "Time=%d:%d:%d\n", data_r.sTime.Hours , data_r.sTime.Minutes, data_r.sTime.Seconds);
 8001f76:	4b4a      	ldr	r3, [pc, #296]	; (80020a0 <send_test+0x32c>)
 8001f78:	785b      	ldrb	r3, [r3, #1]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b48      	ldr	r3, [pc, #288]	; (80020a0 <send_test+0x32c>)
 8001f7e:	789b      	ldrb	r3, [r3, #2]
 8001f80:	4619      	mov	r1, r3
 8001f82:	4b47      	ldr	r3, [pc, #284]	; (80020a0 <send_test+0x32c>)
 8001f84:	78db      	ldrb	r3, [r3, #3]
 8001f86:	f107 0008 	add.w	r0, r7, #8
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	4947      	ldr	r1, [pc, #284]	; (80020ac <send_test+0x338>)
 8001f90:	f006 fd58 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8001f94:	f107 0308 	add.w	r3, r7, #8
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe f8e3 	bl	8000164 <strlen>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	f107 0108 	add.w	r1, r7, #8
 8001fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001faa:	4836      	ldr	r0, [pc, #216]	; (8002084 <send_test+0x310>)
 8001fac:	f004 feb2 	bl	8006d14 <HAL_UART_Transmit>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4b34      	ldr	r3, [pc, #208]	; (8002088 <send_test+0x314>)
 8001fb6:	701a      	strb	r2, [r3, #0]
	sprintf((char *)tx_buff, "Date=%d-%d/%d/%d\n", data_r.sDate.WeekDay , data_r.sDate.Date, data_r.sDate.Month, data_r.sDate.Year);
 8001fb8:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <send_test+0x32c>)
 8001fba:	791b      	ldrb	r3, [r3, #4]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4b38      	ldr	r3, [pc, #224]	; (80020a0 <send_test+0x32c>)
 8001fc0:	799b      	ldrb	r3, [r3, #6]
 8001fc2:	461c      	mov	r4, r3
 8001fc4:	4b36      	ldr	r3, [pc, #216]	; (80020a0 <send_test+0x32c>)
 8001fc6:	795b      	ldrb	r3, [r3, #5]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4b35      	ldr	r3, [pc, #212]	; (80020a0 <send_test+0x32c>)
 8001fcc:	79db      	ldrb	r3, [r3, #7]
 8001fce:	f107 0008 	add.w	r0, r7, #8
 8001fd2:	9301      	str	r3, [sp, #4]
 8001fd4:	9200      	str	r2, [sp, #0]
 8001fd6:	4623      	mov	r3, r4
 8001fd8:	460a      	mov	r2, r1
 8001fda:	4935      	ldr	r1, [pc, #212]	; (80020b0 <send_test+0x33c>)
 8001fdc:	f006 fd32 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8001fe0:	f107 0308 	add.w	r3, r7, #8
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe f8bd 	bl	8000164 <strlen>
 8001fea:	4603      	mov	r3, r0
 8001fec:	b29a      	uxth	r2, r3
 8001fee:	f107 0108 	add.w	r1, r7, #8
 8001ff2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ff6:	4823      	ldr	r0, [pc, #140]	; (8002084 <send_test+0x310>)
 8001ff8:	f004 fe8c 	bl	8006d14 <HAL_UART_Transmit>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	461a      	mov	r2, r3
 8002000:	4b21      	ldr	r3, [pc, #132]	; (8002088 <send_test+0x314>)
 8002002:	701a      	strb	r2, [r3, #0]
	sprintf((char *)tx_buff, "PPM=%ld\n", data_r.ppm);
 8002004:	4b26      	ldr	r3, [pc, #152]	; (80020a0 <send_test+0x32c>)
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	f107 0308 	add.w	r3, r7, #8
 800200c:	4929      	ldr	r1, [pc, #164]	; (80020b4 <send_test+0x340>)
 800200e:	4618      	mov	r0, r3
 8002010:	f006 fd18 	bl	8008a44 <siprintf>
	ret = HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), 1000);
 8002014:	f107 0308 	add.w	r3, r7, #8
 8002018:	4618      	mov	r0, r3
 800201a:	f7fe f8a3 	bl	8000164 <strlen>
 800201e:	4603      	mov	r3, r0
 8002020:	b29a      	uxth	r2, r3
 8002022:	f107 0108 	add.w	r1, r7, #8
 8002026:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800202a:	4816      	ldr	r0, [pc, #88]	; (8002084 <send_test+0x310>)
 800202c:	f004 fe72 	bl	8006d14 <HAL_UART_Transmit>
 8002030:	4603      	mov	r3, r0
 8002032:	461a      	mov	r2, r3
 8002034:	4b14      	ldr	r3, [pc, #80]	; (8002088 <send_test+0x314>)
 8002036:	701a      	strb	r2, [r3, #0]

	AHTSensor_Read(&AHTSensor); // AHTSensor.humi
 8002038:	481f      	ldr	r0, [pc, #124]	; (80020b8 <send_test+0x344>)
 800203a:	f7ff fab5 	bl	80015a8 <AHTSensor_Read>
//	sprintf((char *)tx_buff, "AHT: humi=%.2f temp=%.2f\n", AHTSensor.humi, AHTSensor.temp);
	printDebug(&huart1, (char *)tx_buff, "AHT: humi=%.2f temp=%.2f\n", AHTSensor.humi, AHTSensor.temp);
 800203e:	4b1e      	ldr	r3, [pc, #120]	; (80020b8 <send_test+0x344>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe f9fa 	bl	800043c <__aeabi_f2d>
 8002048:	4604      	mov	r4, r0
 800204a:	460d      	mov	r5, r1
 800204c:	4b1a      	ldr	r3, [pc, #104]	; (80020b8 <send_test+0x344>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe f9f3 	bl	800043c <__aeabi_f2d>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	f107 0108 	add.w	r1, r7, #8
 800205e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002062:	e9cd 4500 	strd	r4, r5, [sp]
 8002066:	4a15      	ldr	r2, [pc, #84]	; (80020bc <send_test+0x348>)
 8002068:	4806      	ldr	r0, [pc, #24]	; (8002084 <send_test+0x310>)
 800206a:	f7ff fe62 	bl	8001d32 <printDebug>

	return ret;
 800206e:	4b06      	ldr	r3, [pc, #24]	; (8002088 <send_test+0x314>)
 8002070:	781b      	ldrb	r3, [r3, #0]
#endif /* SEND_TEST */
}
 8002072:	4618      	mov	r0, r3
 8002074:	3748      	adds	r7, #72	; 0x48
 8002076:	46bd      	mov	sp, r7
 8002078:	bdb0      	pop	{r4, r5, r7, pc}
 800207a:	bf00      	nop
 800207c:	200002e4 	.word	0x200002e4
 8002080:	0800d63c 	.word	0x0800d63c
 8002084:	200002f8 	.word	0x200002f8
 8002088:	200003b5 	.word	0x200003b5
 800208c:	0800d648 	.word	0x0800d648
 8002090:	0800d658 	.word	0x0800d658
 8002094:	200003d4 	.word	0x200003d4
 8002098:	20000368 	.word	0x20000368
 800209c:	0800d66c 	.word	0x0800d66c
 80020a0:	200003c0 	.word	0x200003c0
 80020a4:	0800fc00 	.word	0x0800fc00
 80020a8:	0800fbec 	.word	0x0800fbec
 80020ac:	0800d690 	.word	0x0800d690
 80020b0:	0800d6a0 	.word	0x0800d6a0
 80020b4:	0800d6b4 	.word	0x0800d6b4
 80020b8:	2000038c 	.word	0x2000038c
 80020bc:	0800d6c0 	.word	0x0800d6c0

080020c0 <communicating_handle>:

void communicating_handle()
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
	if (disp_flag) {
 80020c6:	4b69      	ldr	r3, [pc, #420]	; (800226c <communicating_handle+0x1ac>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d00b      	beq.n	80020e6 <communicating_handle+0x26>
		lcd_set_cursor(&hlcd, 0, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	2100      	movs	r1, #0
 80020d2:	4867      	ldr	r0, [pc, #412]	; (8002270 <communicating_handle+0x1b0>)
 80020d4:	f005 fcd2 	bl	8007a7c <lcd_set_cursor>
		lcd_printf(&hlcd, "Communicating ...");
 80020d8:	4966      	ldr	r1, [pc, #408]	; (8002274 <communicating_handle+0x1b4>)
 80020da:	4865      	ldr	r0, [pc, #404]	; (8002270 <communicating_handle+0x1b0>)
 80020dc:	f005 fd08 	bl	8007af0 <lcd_printf>
		disp_flag = false;
 80020e0:	4b62      	ldr	r3, [pc, #392]	; (800226c <communicating_handle+0x1ac>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
	}
	if (uart_flag)
 80020e6:	4b64      	ldr	r3, [pc, #400]	; (8002278 <communicating_handle+0x1b8>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 80bb 	beq.w	8002266 <communicating_handle+0x1a6>
	{
		uart_flag = false;
 80020f0:	4b61      	ldr	r3, [pc, #388]	; (8002278 <communicating_handle+0x1b8>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	701a      	strb	r2, [r3, #0]

		// Request Connect
		if (!strcmp((char *)rx_buffer, "AT01")) {
 80020f6:	4961      	ldr	r1, [pc, #388]	; (800227c <communicating_handle+0x1bc>)
 80020f8:	4861      	ldr	r0, [pc, #388]	; (8002280 <communicating_handle+0x1c0>)
 80020fa:	f7fe f829 	bl	8000150 <strcmp>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d110      	bne.n	8002126 <communicating_handle+0x66>
			send_OK();
 8002104:	f7ff fd4c 	bl	8001ba0 <send_OK>
			memset((char *)rx_buffer, '\0', sizeofBuff);
 8002108:	2214      	movs	r2, #20
 800210a:	2100      	movs	r1, #0
 800210c:	485c      	ldr	r0, [pc, #368]	; (8002280 <communicating_handle+0x1c0>)
 800210e:	f006 fd1d 	bl	8008b4c <memset>
			ret = HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 8002112:	2205      	movs	r2, #5
 8002114:	495a      	ldr	r1, [pc, #360]	; (8002280 <communicating_handle+0x1c0>)
 8002116:	485b      	ldr	r0, [pc, #364]	; (8002284 <communicating_handle+0x1c4>)
 8002118:	f004 fe7f 	bl	8006e1a <HAL_UART_Receive_IT>
 800211c:	4603      	mov	r3, r0
 800211e:	461a      	mov	r2, r3
 8002120:	4b59      	ldr	r3, [pc, #356]	; (8002288 <communicating_handle+0x1c8>)
 8002122:	701a      	strb	r2, [r3, #0]
			return;
 8002124:	e09f      	b.n	8002266 <communicating_handle+0x1a6>
		}

		// Close Connect
		if (!strcmp((char *)rx_buffer, "AT04")) {
 8002126:	4959      	ldr	r1, [pc, #356]	; (800228c <communicating_handle+0x1cc>)
 8002128:	4855      	ldr	r0, [pc, #340]	; (8002280 <communicating_handle+0x1c0>)
 800212a:	f7fe f811 	bl	8000150 <strcmp>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d116      	bne.n	8002162 <communicating_handle+0xa2>
			send_OK();
 8002134:	f7ff fd34 	bl	8001ba0 <send_OK>
			memset((char *)rx_buffer, '\0', sizeofBuff);
 8002138:	2214      	movs	r2, #20
 800213a:	2100      	movs	r1, #0
 800213c:	4850      	ldr	r0, [pc, #320]	; (8002280 <communicating_handle+0x1c0>)
 800213e:	f006 fd05 	bl	8008b4c <memset>
			ret = HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 8002142:	2205      	movs	r2, #5
 8002144:	494e      	ldr	r1, [pc, #312]	; (8002280 <communicating_handle+0x1c0>)
 8002146:	484f      	ldr	r0, [pc, #316]	; (8002284 <communicating_handle+0x1c4>)
 8002148:	f004 fe67 	bl	8006e1a <HAL_UART_Receive_IT>
 800214c:	4603      	mov	r3, r0
 800214e:	461a      	mov	r2, r3
 8002150:	4b4d      	ldr	r3, [pc, #308]	; (8002288 <communicating_handle+0x1c8>)
 8002152:	701a      	strb	r2, [r3, #0]
			stateDevice = IDLE;
 8002154:	4b4e      	ldr	r3, [pc, #312]	; (8002290 <communicating_handle+0x1d0>)
 8002156:	2201      	movs	r2, #1
 8002158:	701a      	strb	r2, [r3, #0]
			lcd_clear_display(&hlcd);
 800215a:	4845      	ldr	r0, [pc, #276]	; (8002270 <communicating_handle+0x1b0>)
 800215c:	f005 fc7e 	bl	8007a5c <lcd_clear_display>
			return;
 8002160:	e081      	b.n	8002266 <communicating_handle+0x1a6>
		}

		// TEST
		if (!strcmp((char *)rx_buffer, "AT05")) {
 8002162:	494c      	ldr	r1, [pc, #304]	; (8002294 <communicating_handle+0x1d4>)
 8002164:	4846      	ldr	r0, [pc, #280]	; (8002280 <communicating_handle+0x1c0>)
 8002166:	f7fd fff3 	bl	8000150 <strcmp>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d110      	bne.n	8002192 <communicating_handle+0xd2>
//			send_OK();
			memset((char *)rx_buffer, '\0', sizeofBuff);
 8002170:	2214      	movs	r2, #20
 8002172:	2100      	movs	r1, #0
 8002174:	4842      	ldr	r0, [pc, #264]	; (8002280 <communicating_handle+0x1c0>)
 8002176:	f006 fce9 	bl	8008b4c <memset>
			send_test();
 800217a:	f7ff fdfb 	bl	8001d74 <send_test>
			ret = HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 800217e:	2205      	movs	r2, #5
 8002180:	493f      	ldr	r1, [pc, #252]	; (8002280 <communicating_handle+0x1c0>)
 8002182:	4840      	ldr	r0, [pc, #256]	; (8002284 <communicating_handle+0x1c4>)
 8002184:	f004 fe49 	bl	8006e1a <HAL_UART_Receive_IT>
 8002188:	4603      	mov	r3, r0
 800218a:	461a      	mov	r2, r3
 800218c:	4b3e      	ldr	r3, [pc, #248]	; (8002288 <communicating_handle+0x1c8>)
 800218e:	701a      	strb	r2, [r3, #0]
			return;
 8002190:	e069      	b.n	8002266 <communicating_handle+0x1a6>
		}

		// all Data
		if (!strcmp((char *)rx_buffer, "AT06")) {
 8002192:	4941      	ldr	r1, [pc, #260]	; (8002298 <communicating_handle+0x1d8>)
 8002194:	483a      	ldr	r0, [pc, #232]	; (8002280 <communicating_handle+0x1c0>)
 8002196:	f7fd ffdb 	bl	8000150 <strcmp>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d110      	bne.n	80021c2 <communicating_handle+0x102>
			send_allData();
 80021a0:	f7ff fd20 	bl	8001be4 <send_allData>
			memset((char *)rx_buffer, '\0', sizeofBuff);
 80021a4:	2214      	movs	r2, #20
 80021a6:	2100      	movs	r1, #0
 80021a8:	4835      	ldr	r0, [pc, #212]	; (8002280 <communicating_handle+0x1c0>)
 80021aa:	f006 fccf 	bl	8008b4c <memset>
			ret = HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 80021ae:	2205      	movs	r2, #5
 80021b0:	4933      	ldr	r1, [pc, #204]	; (8002280 <communicating_handle+0x1c0>)
 80021b2:	4834      	ldr	r0, [pc, #208]	; (8002284 <communicating_handle+0x1c4>)
 80021b4:	f004 fe31 	bl	8006e1a <HAL_UART_Receive_IT>
 80021b8:	4603      	mov	r3, r0
 80021ba:	461a      	mov	r2, r3
 80021bc:	4b32      	ldr	r3, [pc, #200]	; (8002288 <communicating_handle+0x1c8>)
 80021be:	701a      	strb	r2, [r3, #0]
			return;
 80021c0:	e051      	b.n	8002266 <communicating_handle+0x1a6>
		}

		// set Time
		if (!strcmp((char *)rx_buffer, "AT07")) {
 80021c2:	4936      	ldr	r1, [pc, #216]	; (800229c <communicating_handle+0x1dc>)
 80021c4:	482e      	ldr	r0, [pc, #184]	; (8002280 <communicating_handle+0x1c0>)
 80021c6:	f7fd ffc3 	bl	8000150 <strcmp>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d110      	bne.n	80021f2 <communicating_handle+0x132>
			send_OK();
 80021d0:	f7ff fce6 	bl	8001ba0 <send_OK>
			memset((char *)rx_buffer, '\0', sizeofBuff);
 80021d4:	2214      	movs	r2, #20
 80021d6:	2100      	movs	r1, #0
 80021d8:	4829      	ldr	r0, [pc, #164]	; (8002280 <communicating_handle+0x1c0>)
 80021da:	f006 fcb7 	bl	8008b4c <memset>
			ret = HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 80021de:	2205      	movs	r2, #5
 80021e0:	4927      	ldr	r1, [pc, #156]	; (8002280 <communicating_handle+0x1c0>)
 80021e2:	4828      	ldr	r0, [pc, #160]	; (8002284 <communicating_handle+0x1c4>)
 80021e4:	f004 fe19 	bl	8006e1a <HAL_UART_Receive_IT>
 80021e8:	4603      	mov	r3, r0
 80021ea:	461a      	mov	r2, r3
 80021ec:	4b26      	ldr	r3, [pc, #152]	; (8002288 <communicating_handle+0x1c8>)
 80021ee:	701a      	strb	r2, [r3, #0]
			return;
 80021f0:	e039      	b.n	8002266 <communicating_handle+0x1a6>
		}

		// set Day
		if (!strcmp((char *)rx_buffer, "AT07")) {
 80021f2:	492a      	ldr	r1, [pc, #168]	; (800229c <communicating_handle+0x1dc>)
 80021f4:	4822      	ldr	r0, [pc, #136]	; (8002280 <communicating_handle+0x1c0>)
 80021f6:	f7fd ffab 	bl	8000150 <strcmp>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d110      	bne.n	8002222 <communicating_handle+0x162>
			send_OK();
 8002200:	f7ff fcce 	bl	8001ba0 <send_OK>
			memset((char *)rx_buffer, '\0', sizeofBuff);
 8002204:	2214      	movs	r2, #20
 8002206:	2100      	movs	r1, #0
 8002208:	481d      	ldr	r0, [pc, #116]	; (8002280 <communicating_handle+0x1c0>)
 800220a:	f006 fc9f 	bl	8008b4c <memset>
			ret = HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 800220e:	2205      	movs	r2, #5
 8002210:	491b      	ldr	r1, [pc, #108]	; (8002280 <communicating_handle+0x1c0>)
 8002212:	481c      	ldr	r0, [pc, #112]	; (8002284 <communicating_handle+0x1c4>)
 8002214:	f004 fe01 	bl	8006e1a <HAL_UART_Receive_IT>
 8002218:	4603      	mov	r3, r0
 800221a:	461a      	mov	r2, r3
 800221c:	4b1a      	ldr	r3, [pc, #104]	; (8002288 <communicating_handle+0x1c8>)
 800221e:	701a      	strb	r2, [r3, #0]
			return;
 8002220:	e021      	b.n	8002266 <communicating_handle+0x1a6>
		}

		// delete flash
		if (!strcmp((char *)rx_buffer, "AT11")) {
 8002222:	491f      	ldr	r1, [pc, #124]	; (80022a0 <communicating_handle+0x1e0>)
 8002224:	4816      	ldr	r0, [pc, #88]	; (8002280 <communicating_handle+0x1c0>)
 8002226:	f7fd ff93 	bl	8000150 <strcmp>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d11a      	bne.n	8002266 <communicating_handle+0x1a6>
			send_OK();
 8002230:	f7ff fcb6 	bl	8001ba0 <send_OK>
			Flash_Earse(ADDRESS_DATA_STORAGE);
 8002234:	463b      	mov	r3, r7
 8002236:	491b      	ldr	r1, [pc, #108]	; (80022a4 <communicating_handle+0x1e4>)
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff fa3b 	bl	80016b4 <Flash_Earse>
			HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, 0);
 800223e:	2200      	movs	r2, #0
 8002240:	2102      	movs	r1, #2
 8002242:	4819      	ldr	r0, [pc, #100]	; (80022a8 <communicating_handle+0x1e8>)
 8002244:	f004 fce0 	bl	8006c08 <HAL_RTCEx_BKUPWrite>
			memset((char *)rx_buffer, '\0', sizeofBuff);
 8002248:	2214      	movs	r2, #20
 800224a:	2100      	movs	r1, #0
 800224c:	480c      	ldr	r0, [pc, #48]	; (8002280 <communicating_handle+0x1c0>)
 800224e:	f006 fc7d 	bl	8008b4c <memset>
			ret = HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 8002252:	2205      	movs	r2, #5
 8002254:	490a      	ldr	r1, [pc, #40]	; (8002280 <communicating_handle+0x1c0>)
 8002256:	480b      	ldr	r0, [pc, #44]	; (8002284 <communicating_handle+0x1c4>)
 8002258:	f004 fddf 	bl	8006e1a <HAL_UART_Receive_IT>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	4b09      	ldr	r3, [pc, #36]	; (8002288 <communicating_handle+0x1c8>)
 8002262:	701a      	strb	r2, [r3, #0]
			return;
 8002264:	bf00      	nop
		}
	}
}
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	20000000 	.word	0x20000000
 8002270:	20000340 	.word	0x20000340
 8002274:	0800d6dc 	.word	0x0800d6dc
 8002278:	200003b4 	.word	0x200003b4
 800227c:	0800d6f0 	.word	0x0800d6f0
 8002280:	200003a0 	.word	0x200003a0
 8002284:	200002f8 	.word	0x200002f8
 8002288:	200003b5 	.word	0x200003b5
 800228c:	0800d6f8 	.word	0x0800d6f8
 8002290:	2000039c 	.word	0x2000039c
 8002294:	0800d700 	.word	0x0800d700
 8002298:	0800d708 	.word	0x0800d708
 800229c:	0800d710 	.word	0x0800d710
 80022a0:	0800d718 	.word	0x0800d718
 80022a4:	0800fc00 	.word	0x0800fc00
 80022a8:	200002e4 	.word	0x200002e4

080022ac <uart_handle>:

void uart_handle()
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
	if (uart_flag) {
 80022b0:	4b12      	ldr	r3, [pc, #72]	; (80022fc <uart_handle+0x50>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d01f      	beq.n	80022f8 <uart_handle+0x4c>
		if (stateDevice == IDLE) {
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <uart_handle+0x54>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d11b      	bne.n	80022f8 <uart_handle+0x4c>
			if (!strcmp((char *)rx_buffer, "AT01")) {
 80022c0:	4910      	ldr	r1, [pc, #64]	; (8002304 <uart_handle+0x58>)
 80022c2:	4811      	ldr	r0, [pc, #68]	; (8002308 <uart_handle+0x5c>)
 80022c4:	f7fd ff44 	bl	8000150 <strcmp>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d109      	bne.n	80022e2 <uart_handle+0x36>
				lcd_clear_display(&hlcd);
 80022ce:	480f      	ldr	r0, [pc, #60]	; (800230c <uart_handle+0x60>)
 80022d0:	f005 fbc4 	bl	8007a5c <lcd_clear_display>
				stateDevice = COMMUNICATING;
 80022d4:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <uart_handle+0x54>)
 80022d6:	2204      	movs	r2, #4
 80022d8:	701a      	strb	r2, [r3, #0]
				disp_flag = true;
 80022da:	4b0d      	ldr	r3, [pc, #52]	; (8002310 <uart_handle+0x64>)
 80022dc:	2201      	movs	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
				return;
 80022e0:	e00a      	b.n	80022f8 <uart_handle+0x4c>
			}
			else
			{
				memset((char *)rx_buffer, '\0', sizeofBuff);
 80022e2:	2214      	movs	r2, #20
 80022e4:	2100      	movs	r1, #0
 80022e6:	4808      	ldr	r0, [pc, #32]	; (8002308 <uart_handle+0x5c>)
 80022e8:	f006 fc30 	bl	8008b4c <memset>
				HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 80022ec:	2205      	movs	r2, #5
 80022ee:	4906      	ldr	r1, [pc, #24]	; (8002308 <uart_handle+0x5c>)
 80022f0:	4808      	ldr	r0, [pc, #32]	; (8002314 <uart_handle+0x68>)
 80022f2:	f004 fd92 	bl	8006e1a <HAL_UART_Receive_IT>
				return;
 80022f6:	bf00      	nop

		if (stateDevice == COMMUNICATING) {

		}
	}
}
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	200003b4 	.word	0x200003b4
 8002300:	2000039c 	.word	0x2000039c
 8002304:	0800d6f0 	.word	0x0800d6f0
 8002308:	200003a0 	.word	0x200003a0
 800230c:	20000340 	.word	0x20000340
 8002310:	20000000 	.word	0x20000000
 8002314:	200002f8 	.word	0x200002f8

08002318 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002318:	b5b0      	push	{r4, r5, r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800231e:	f000 fdad 	bl	8002e7c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002322:	f000 f8d9 	bl	80024d8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002326:	f000 fa79 	bl	800281c <MX_GPIO_Init>
  MX_I2C1_Init();
 800232a:	f000 f973 	bl	8002614 <MX_I2C1_Init>
  MX_I2C2_Init();
 800232e:	f000 f99f 	bl	8002670 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002332:	f000 fa49 	bl	80027c8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002336:	f000 f92f 	bl	8002598 <MX_ADC1_Init>
  MX_RTC_Init();
 800233a:	f000 f9c7 	bl	80026cc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  lcd_init(&hlcd, &hi2c2, LCD_ADDR_DEFAULT);
 800233e:	2227      	movs	r2, #39	; 0x27
 8002340:	4955      	ldr	r1, [pc, #340]	; (8002498 <main+0x180>)
 8002342:	4856      	ldr	r0, [pc, #344]	; (800249c <main+0x184>)
 8002344:	f005 fc0b 	bl	8007b5e <lcd_init>
  button_init(&button1, GPIOA, GPIO_PIN_8);
 8002348:	f44f 7280 	mov.w	r2, #256	; 0x100
 800234c:	4954      	ldr	r1, [pc, #336]	; (80024a0 <main+0x188>)
 800234e:	4855      	ldr	r0, [pc, #340]	; (80024a4 <main+0x18c>)
 8002350:	f7fe ff2a 	bl	80011a8 <button_init>
  MQSensor_Init(&MQSensor, HT_CTRL_GPIO_Port, HT_CTRL_Pin, &hadc1, ADC_CHANNEL_0);
 8002354:	2300      	movs	r3, #0
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	4b53      	ldr	r3, [pc, #332]	; (80024a8 <main+0x190>)
 800235a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800235e:	4953      	ldr	r1, [pc, #332]	; (80024ac <main+0x194>)
 8002360:	4853      	ldr	r0, [pc, #332]	; (80024b0 <main+0x198>)
 8002362:	f7fe ffad 	bl	80012c0 <MQSensor_Init>
  AHTSensor_Init(&AHTSensor, &hi2c1, AHT10_ADDR);
 8002366:	2238      	movs	r2, #56	; 0x38
 8002368:	4952      	ldr	r1, [pc, #328]	; (80024b4 <main+0x19c>)
 800236a:	4853      	ldr	r0, [pc, #332]	; (80024b8 <main+0x1a0>)
 800236c:	f7ff f8dc 	bl	8001528 <AHTSensor_Init>

  stateDevice = IDLE;
 8002370:	4b52      	ldr	r3, [pc, #328]	; (80024bc <main+0x1a4>)
 8002372:	2201      	movs	r2, #1
 8002374:	701a      	strb	r2, [r3, #0]

  disp_flag = true;
 8002376:	4b52      	ldr	r3, [pc, #328]	; (80024c0 <main+0x1a8>)
 8002378:	2201      	movs	r2, #1
 800237a:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart1, rx_buffer, 5);
 800237c:	2205      	movs	r2, #5
 800237e:	4951      	ldr	r1, [pc, #324]	; (80024c4 <main+0x1ac>)
 8002380:	4851      	ldr	r0, [pc, #324]	; (80024c8 <main+0x1b0>)
 8002382:	f004 fd4a 	bl	8006e1a <HAL_UART_Receive_IT>
  AHTSensor_Read(&AHTSensor);
 8002386:	484c      	ldr	r0, [pc, #304]	; (80024b8 <main+0x1a0>)
 8002388:	f7ff f90e 	bl	80015a8 <AHTSensor_Read>
  idle_display();
 800238c:	f7ff fb22 	bl	80019d4 <idle_display>
//  MQSensor_powerOn(&MQSensor, true);
//  HAL_Delay(20000);
//
//  MQSensor_get_adc(&MQSensor);
//  MQSensor_powerOn(&MQSensor, false);
  MQSensor_get_adc(&MQSensor);
 8002390:	4847      	ldr	r0, [pc, #284]	; (80024b0 <main+0x198>)
 8002392:	f7fe ffb3 	bl	80012fc <MQSensor_get_adc>
  R0 = 5*RL/((float)MQSensor.adc_value*3.3/4095)-RL;
 8002396:	4b4d      	ldr	r3, [pc, #308]	; (80024cc <main+0x1b4>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	494d      	ldr	r1, [pc, #308]	; (80024d0 <main+0x1b8>)
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe fcfb 	bl	8000d98 <__aeabi_fmul>
 80023a2:	4603      	mov	r3, r0
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7fe f849 	bl	800043c <__aeabi_f2d>
 80023aa:	4604      	mov	r4, r0
 80023ac:	460d      	mov	r5, r1
 80023ae:	4b40      	ldr	r3, [pc, #256]	; (80024b0 <main+0x198>)
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7fe fc98 	bl	8000ce8 <__aeabi_ui2f>
 80023b8:	4603      	mov	r3, r0
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe f83e 	bl	800043c <__aeabi_f2d>
 80023c0:	a331      	add	r3, pc, #196	; (adr r3, 8002488 <main+0x170>)
 80023c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c6:	f7fe f891 	bl	80004ec <__aeabi_dmul>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	a32f      	add	r3, pc, #188	; (adr r3, 8002490 <main+0x178>)
 80023d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d8:	f7fe f9b2 	bl	8000740 <__aeabi_ddiv>
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4620      	mov	r0, r4
 80023e2:	4629      	mov	r1, r5
 80023e4:	f7fe f9ac 	bl	8000740 <__aeabi_ddiv>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	4614      	mov	r4, r2
 80023ee:	461d      	mov	r5, r3
 80023f0:	4b36      	ldr	r3, [pc, #216]	; (80024cc <main+0x1b4>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe f821 	bl	800043c <__aeabi_f2d>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4620      	mov	r0, r4
 8002400:	4629      	mov	r1, r5
 8002402:	f7fd febb 	bl	800017c <__aeabi_dsub>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4610      	mov	r0, r2
 800240c:	4619      	mov	r1, r3
 800240e:	f7fe fb65 	bl	8000adc <__aeabi_d2f>
 8002412:	4603      	mov	r3, r0
 8002414:	4a2f      	ldr	r2, [pc, #188]	; (80024d4 <main+0x1bc>)
 8002416:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  button_handle(&button1);
 8002418:	4822      	ldr	r0, [pc, #136]	; (80024a4 <main+0x18c>)
 800241a:	f7fe fed7 	bl	80011cc <button_handle>
	  switch (stateDevice) {
 800241e:	4b27      	ldr	r3, [pc, #156]	; (80024bc <main+0x1a4>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	3b01      	subs	r3, #1
 8002424:	2b03      	cmp	r3, #3
 8002426:	d82a      	bhi.n	800247e <main+0x166>
 8002428:	a201      	add	r2, pc, #4	; (adr r2, 8002430 <main+0x118>)
 800242a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800242e:	bf00      	nop
 8002430:	08002441 	.word	0x08002441
 8002434:	0800244b 	.word	0x0800244b
 8002438:	08002451 	.word	0x08002451
 800243c:	08002479 	.word	0x08002479
	  	case IDLE:
	  		idle_display();
 8002440:	f7ff fac8 	bl	80019d4 <idle_display>
	  		uart_handle();
 8002444:	f7ff ff32 	bl	80022ac <uart_handle>
	  		break;
 8002448:	e01d      	b.n	8002486 <main+0x16e>
		case HEATING:
			heating_display();
 800244a:	f7ff fa43 	bl	80018d4 <heating_display>
			break;
 800244e:	e01a      	b.n	8002486 <main+0x16e>
		case MEASURING:
			measuring_display(false);
 8002450:	2000      	movs	r0, #0
 8002452:	f7ff fa89 	bl	8001968 <measuring_display>
			MQSensor_get_adc(&MQSensor);
 8002456:	4816      	ldr	r0, [pc, #88]	; (80024b0 <main+0x198>)
 8002458:	f7fe ff50 	bl	80012fc <MQSensor_get_adc>
			MQSensor_calc(&MQSensor);
 800245c:	4814      	ldr	r0, [pc, #80]	; (80024b0 <main+0x198>)
 800245e:	f7fe ffcb 	bl	80013f8 <MQSensor_calc>
			warning();
 8002462:	f7ff fb83 	bl	8001b6c <warning>
			AHTSensor_Read(&AHTSensor);
 8002466:	4814      	ldr	r0, [pc, #80]	; (80024b8 <main+0x1a0>)
 8002468:	f7ff f89e 	bl	80015a8 <AHTSensor_Read>
			measuring_display(true);
 800246c:	2001      	movs	r0, #1
 800246e:	f7ff fa7b 	bl	8001968 <measuring_display>
			store_data();
 8002472:	f7ff fac1 	bl	80019f8 <store_data>
			break;
 8002476:	e006      	b.n	8002486 <main+0x16e>
		case COMMUNICATING:
			communicating_handle();
 8002478:	f7ff fe22 	bl	80020c0 <communicating_handle>
			break;
 800247c:	e003      	b.n	8002486 <main+0x16e>
		default:
			stateDevice = IDLE;
 800247e:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <main+0x1a4>)
 8002480:	2201      	movs	r2, #1
 8002482:	701a      	strb	r2, [r3, #0]
			break;
 8002484:	bf00      	nop
	  button_handle(&button1);
 8002486:	e7c7      	b.n	8002418 <main+0x100>
 8002488:	66666666 	.word	0x66666666
 800248c:	400a6666 	.word	0x400a6666
 8002490:	00000000 	.word	0x00000000
 8002494:	40affe00 	.word	0x40affe00
 8002498:	20000290 	.word	0x20000290
 800249c:	20000340 	.word	0x20000340
 80024a0:	40010800 	.word	0x40010800
 80024a4:	20000350 	.word	0x20000350
 80024a8:	2000020c 	.word	0x2000020c
 80024ac:	40010c00 	.word	0x40010c00
 80024b0:	20000368 	.word	0x20000368
 80024b4:	2000023c 	.word	0x2000023c
 80024b8:	2000038c 	.word	0x2000038c
 80024bc:	2000039c 	.word	0x2000039c
 80024c0:	20000000 	.word	0x20000000
 80024c4:	200003a0 	.word	0x200003a0
 80024c8:	200002f8 	.word	0x200002f8
 80024cc:	20000004 	.word	0x20000004
 80024d0:	40a00000 	.word	0x40a00000
 80024d4:	200003b8 	.word	0x200003b8

080024d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b094      	sub	sp, #80	; 0x50
 80024dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024e2:	2228      	movs	r2, #40	; 0x28
 80024e4:	2100      	movs	r1, #0
 80024e6:	4618      	mov	r0, r3
 80024e8:	f006 fb30 	bl	8008b4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024ec:	f107 0314 	add.w	r3, r7, #20
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024fc:	1d3b      	adds	r3, r7, #4
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	605a      	str	r2, [r3, #4]
 8002504:	609a      	str	r2, [r3, #8]
 8002506:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002508:	2305      	movs	r3, #5
 800250a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800250c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002510:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002512:	2300      	movs	r3, #0
 8002514:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002516:	2301      	movs	r3, #1
 8002518:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800251a:	2301      	movs	r3, #1
 800251c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800251e:	2302      	movs	r3, #2
 8002520:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002522:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002526:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002528:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800252c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800252e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002532:	4618      	mov	r0, r3
 8002534:	f002 fffa 	bl	800552c <HAL_RCC_OscConfig>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800253e:	f000 fa0d 	bl	800295c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002542:	230f      	movs	r3, #15
 8002544:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002546:	2302      	movs	r3, #2
 8002548:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800254e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002552:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002554:	2300      	movs	r3, #0
 8002556:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002558:	f107 0314 	add.w	r3, r7, #20
 800255c:	2102      	movs	r1, #2
 800255e:	4618      	mov	r0, r3
 8002560:	f003 fa66 	bl	8005a30 <HAL_RCC_ClockConfig>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800256a:	f000 f9f7 	bl	800295c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800256e:	2303      	movs	r3, #3
 8002570:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002572:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002576:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002578:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800257c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800257e:	1d3b      	adds	r3, r7, #4
 8002580:	4618      	mov	r0, r3
 8002582:	f003 fbe3 	bl	8005d4c <HAL_RCCEx_PeriphCLKConfig>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800258c:	f000 f9e6 	bl	800295c <Error_Handler>
  }
}
 8002590:	bf00      	nop
 8002592:	3750      	adds	r7, #80	; 0x50
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800259e:	1d3b      	adds	r3, r7, #4
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025a8:	4b18      	ldr	r3, [pc, #96]	; (800260c <MX_ADC1_Init+0x74>)
 80025aa:	4a19      	ldr	r2, [pc, #100]	; (8002610 <MX_ADC1_Init+0x78>)
 80025ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025ae:	4b17      	ldr	r3, [pc, #92]	; (800260c <MX_ADC1_Init+0x74>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80025b4:	4b15      	ldr	r3, [pc, #84]	; (800260c <MX_ADC1_Init+0x74>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025ba:	4b14      	ldr	r3, [pc, #80]	; (800260c <MX_ADC1_Init+0x74>)
 80025bc:	2200      	movs	r2, #0
 80025be:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025c0:	4b12      	ldr	r3, [pc, #72]	; (800260c <MX_ADC1_Init+0x74>)
 80025c2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80025c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025c8:	4b10      	ldr	r3, [pc, #64]	; (800260c <MX_ADC1_Init+0x74>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80025ce:	4b0f      	ldr	r3, [pc, #60]	; (800260c <MX_ADC1_Init+0x74>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025d4:	480d      	ldr	r0, [pc, #52]	; (800260c <MX_ADC1_Init+0x74>)
 80025d6:	f000 fcd7 	bl	8002f88 <HAL_ADC_Init>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80025e0:	f000 f9bc 	bl	800295c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025e8:	2301      	movs	r3, #1
 80025ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80025ec:	2307      	movs	r3, #7
 80025ee:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025f0:	1d3b      	adds	r3, r7, #4
 80025f2:	4619      	mov	r1, r3
 80025f4:	4805      	ldr	r0, [pc, #20]	; (800260c <MX_ADC1_Init+0x74>)
 80025f6:	f000 ff8b 	bl	8003510 <HAL_ADC_ConfigChannel>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002600:	f000 f9ac 	bl	800295c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	2000020c 	.word	0x2000020c
 8002610:	40012400 	.word	0x40012400

08002614 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002618:	4b12      	ldr	r3, [pc, #72]	; (8002664 <MX_I2C1_Init+0x50>)
 800261a:	4a13      	ldr	r2, [pc, #76]	; (8002668 <MX_I2C1_Init+0x54>)
 800261c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800261e:	4b11      	ldr	r3, [pc, #68]	; (8002664 <MX_I2C1_Init+0x50>)
 8002620:	4a12      	ldr	r2, [pc, #72]	; (800266c <MX_I2C1_Init+0x58>)
 8002622:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002624:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <MX_I2C1_Init+0x50>)
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <MX_I2C1_Init+0x50>)
 800262c:	2200      	movs	r2, #0
 800262e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <MX_I2C1_Init+0x50>)
 8002632:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002636:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002638:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <MX_I2C1_Init+0x50>)
 800263a:	2200      	movs	r2, #0
 800263c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800263e:	4b09      	ldr	r3, [pc, #36]	; (8002664 <MX_I2C1_Init+0x50>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002644:	4b07      	ldr	r3, [pc, #28]	; (8002664 <MX_I2C1_Init+0x50>)
 8002646:	2200      	movs	r2, #0
 8002648:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800264a:	4b06      	ldr	r3, [pc, #24]	; (8002664 <MX_I2C1_Init+0x50>)
 800264c:	2200      	movs	r2, #0
 800264e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002650:	4804      	ldr	r0, [pc, #16]	; (8002664 <MX_I2C1_Init+0x50>)
 8002652:	f001 ff2b 	bl	80044ac <HAL_I2C_Init>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800265c:	f000 f97e 	bl	800295c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8002660:	bf00      	nop
 8002662:	bd80      	pop	{r7, pc}
 8002664:	2000023c 	.word	0x2000023c
 8002668:	40005400 	.word	0x40005400
 800266c:	000186a0 	.word	0x000186a0

08002670 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_Init 0 */
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */
  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002674:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <MX_I2C2_Init+0x50>)
 8002676:	4a13      	ldr	r2, [pc, #76]	; (80026c4 <MX_I2C2_Init+0x54>)
 8002678:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800267a:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <MX_I2C2_Init+0x50>)
 800267c:	4a12      	ldr	r2, [pc, #72]	; (80026c8 <MX_I2C2_Init+0x58>)
 800267e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002680:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <MX_I2C2_Init+0x50>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002686:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <MX_I2C2_Init+0x50>)
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <MX_I2C2_Init+0x50>)
 800268e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002692:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002694:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <MX_I2C2_Init+0x50>)
 8002696:	2200      	movs	r2, #0
 8002698:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <MX_I2C2_Init+0x50>)
 800269c:	2200      	movs	r2, #0
 800269e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026a0:	4b07      	ldr	r3, [pc, #28]	; (80026c0 <MX_I2C2_Init+0x50>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026a6:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <MX_I2C2_Init+0x50>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80026ac:	4804      	ldr	r0, [pc, #16]	; (80026c0 <MX_I2C2_Init+0x50>)
 80026ae:	f001 fefd 	bl	80044ac <HAL_I2C_Init>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80026b8:	f000 f950 	bl	800295c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */
  /* USER CODE END I2C2_Init 2 */

}
 80026bc:	bf00      	nop
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	20000290 	.word	0x20000290
 80026c4:	40005800 	.word	0x40005800
 80026c8:	000186a0 	.word	0x000186a0

080026cc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80026d2:	1d3b      	adds	r3, r7, #4
 80026d4:	2100      	movs	r1, #0
 80026d6:	460a      	mov	r2, r1
 80026d8:	801a      	strh	r2, [r3, #0]
 80026da:	460a      	mov	r2, r1
 80026dc:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80026de:	2300      	movs	r3, #0
 80026e0:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80026e2:	4b37      	ldr	r3, [pc, #220]	; (80027c0 <MX_RTC_Init+0xf4>)
 80026e4:	4a37      	ldr	r2, [pc, #220]	; (80027c4 <MX_RTC_Init+0xf8>)
 80026e6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80026e8:	4b35      	ldr	r3, [pc, #212]	; (80027c0 <MX_RTC_Init+0xf4>)
 80026ea:	f04f 32ff 	mov.w	r2, #4294967295
 80026ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80026f0:	4b33      	ldr	r3, [pc, #204]	; (80027c0 <MX_RTC_Init+0xf4>)
 80026f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026f6:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80026f8:	4831      	ldr	r0, [pc, #196]	; (80027c0 <MX_RTC_Init+0xf4>)
 80026fa:	f003 fc93 	bl	8006024 <HAL_RTC_Init>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8002704:	f000 f92a 	bl	800295c <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != RTC_BKP_SET_TIME)
 8002708:	2101      	movs	r1, #1
 800270a:	482d      	ldr	r0, [pc, #180]	; (80027c0 <MX_RTC_Init+0xf4>)
 800270c:	f004 fa96 	bl	8006c3c <HAL_RTCEx_BKUPRead>
 8002710:	4603      	mov	r3, r0
 8002712:	f242 6206 	movw	r2, #9734	; 0x2606
 8002716:	4293      	cmp	r3, r2
 8002718:	d023      	beq.n	8002762 <MX_RTC_Init+0x96>
  {
	  	sTime.Hours = 18;
 800271a:	2312      	movs	r3, #18
 800271c:	713b      	strb	r3, [r7, #4]
	    sTime.Minutes = 5;
 800271e:	2305      	movs	r3, #5
 8002720:	717b      	strb	r3, [r7, #5]
	    sTime.Seconds = 0;
 8002722:	2300      	movs	r3, #0
 8002724:	71bb      	strb	r3, [r7, #6]

	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002726:	1d3b      	adds	r3, r7, #4
 8002728:	2200      	movs	r2, #0
 800272a:	4619      	mov	r1, r3
 800272c:	4824      	ldr	r0, [pc, #144]	; (80027c0 <MX_RTC_Init+0xf4>)
 800272e:	f003 fd05 	bl	800613c <HAL_RTC_SetTime>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_RTC_Init+0x70>
	    {
	      Error_Handler();
 8002738:	f000 f910 	bl	800295c <Error_Handler>
	    }
	    DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 800273c:	2306      	movs	r3, #6
 800273e:	703b      	strb	r3, [r7, #0]
	    DateToUpdate.Month = RTC_MONTH_SEPTEMBER;
 8002740:	2309      	movs	r3, #9
 8002742:	707b      	strb	r3, [r7, #1]
	    DateToUpdate.Date = 23;
 8002744:	2317      	movs	r3, #23
 8002746:	70bb      	strb	r3, [r7, #2]
	    DateToUpdate.Year = 23;
 8002748:	2317      	movs	r3, #23
 800274a:	70fb      	strb	r3, [r7, #3]

	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 800274c:	463b      	mov	r3, r7
 800274e:	2200      	movs	r2, #0
 8002750:	4619      	mov	r1, r3
 8002752:	481b      	ldr	r0, [pc, #108]	; (80027c0 <MX_RTC_Init+0xf4>)
 8002754:	f003 fe62 	bl	800641c <HAL_RTC_SetDate>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_RTC_Init+0x96>
	    {
	      Error_Handler();
 800275e:	f000 f8fd 	bl	800295c <Error_Handler>
	    }
  }

  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_BKP_SET_TIME);
 8002762:	f242 6206 	movw	r2, #9734	; 0x2606
 8002766:	2101      	movs	r1, #1
 8002768:	4815      	ldr	r0, [pc, #84]	; (80027c0 <MX_RTC_Init+0xf4>)
 800276a:	f004 fa4d 	bl	8006c08 <HAL_RTCEx_BKUPWrite>
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 17;
 800276e:	2311      	movs	r3, #17
 8002770:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 56;
 8002772:	2338      	movs	r3, #56	; 0x38
 8002774:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800277a:	1d3b      	adds	r3, r7, #4
 800277c:	2200      	movs	r2, #0
 800277e:	4619      	mov	r1, r3
 8002780:	480f      	ldr	r0, [pc, #60]	; (80027c0 <MX_RTC_Init+0xf4>)
 8002782:	f003 fcdb 	bl	800613c <HAL_RTC_SetTime>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 800278c:	f000 f8e6 	bl	800295c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002790:	2306      	movs	r3, #6
 8002792:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_SEPTEMBER;
 8002794:	2309      	movs	r3, #9
 8002796:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 23;
 8002798:	2317      	movs	r3, #23
 800279a:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 23;
 800279c:	2317      	movs	r3, #23
 800279e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 80027a0:	463b      	mov	r3, r7
 80027a2:	2200      	movs	r2, #0
 80027a4:	4619      	mov	r1, r3
 80027a6:	4806      	ldr	r0, [pc, #24]	; (80027c0 <MX_RTC_Init+0xf4>)
 80027a8:	f003 fe38 	bl	800641c <HAL_RTC_SetDate>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_RTC_Init+0xea>
  {
    Error_Handler();
 80027b2:	f000 f8d3 	bl	800295c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	200002e4 	.word	0x200002e4
 80027c4:	40002800 	.word	0x40002800

080027c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027cc:	4b11      	ldr	r3, [pc, #68]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027ce:	4a12      	ldr	r2, [pc, #72]	; (8002818 <MX_USART1_UART_Init+0x50>)
 80027d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027da:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027e0:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027ee:	220c      	movs	r2, #12
 80027f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027f2:	4b08      	ldr	r3, [pc, #32]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f8:	4b06      	ldr	r3, [pc, #24]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027fe:	4805      	ldr	r0, [pc, #20]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 8002800:	f004 fa38 	bl	8006c74 <HAL_UART_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800280a:	f000 f8a7 	bl	800295c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200002f8 	.word	0x200002f8
 8002818:	40013800 	.word	0x40013800

0800281c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b088      	sub	sp, #32
 8002820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002822:	f107 0310 	add.w	r3, r7, #16
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	605a      	str	r2, [r3, #4]
 800282c:	609a      	str	r2, [r3, #8]
 800282e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002830:	4b39      	ldr	r3, [pc, #228]	; (8002918 <MX_GPIO_Init+0xfc>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	4a38      	ldr	r2, [pc, #224]	; (8002918 <MX_GPIO_Init+0xfc>)
 8002836:	f043 0310 	orr.w	r3, r3, #16
 800283a:	6193      	str	r3, [r2, #24]
 800283c:	4b36      	ldr	r3, [pc, #216]	; (8002918 <MX_GPIO_Init+0xfc>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	f003 0310 	and.w	r3, r3, #16
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002848:	4b33      	ldr	r3, [pc, #204]	; (8002918 <MX_GPIO_Init+0xfc>)
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	4a32      	ldr	r2, [pc, #200]	; (8002918 <MX_GPIO_Init+0xfc>)
 800284e:	f043 0320 	orr.w	r3, r3, #32
 8002852:	6193      	str	r3, [r2, #24]
 8002854:	4b30      	ldr	r3, [pc, #192]	; (8002918 <MX_GPIO_Init+0xfc>)
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	f003 0320 	and.w	r3, r3, #32
 800285c:	60bb      	str	r3, [r7, #8]
 800285e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002860:	4b2d      	ldr	r3, [pc, #180]	; (8002918 <MX_GPIO_Init+0xfc>)
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	4a2c      	ldr	r2, [pc, #176]	; (8002918 <MX_GPIO_Init+0xfc>)
 8002866:	f043 0304 	orr.w	r3, r3, #4
 800286a:	6193      	str	r3, [r2, #24]
 800286c:	4b2a      	ldr	r3, [pc, #168]	; (8002918 <MX_GPIO_Init+0xfc>)
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	607b      	str	r3, [r7, #4]
 8002876:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002878:	4b27      	ldr	r3, [pc, #156]	; (8002918 <MX_GPIO_Init+0xfc>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	4a26      	ldr	r2, [pc, #152]	; (8002918 <MX_GPIO_Init+0xfc>)
 800287e:	f043 0308 	orr.w	r3, r3, #8
 8002882:	6193      	str	r3, [r2, #24]
 8002884:	4b24      	ldr	r3, [pc, #144]	; (8002918 <MX_GPIO_Init+0xfc>)
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	f003 0308 	and.w	r3, r3, #8
 800288c:	603b      	str	r3, [r7, #0]
 800288e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002890:	2200      	movs	r2, #0
 8002892:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002896:	4821      	ldr	r0, [pc, #132]	; (800291c <MX_GPIO_Init+0x100>)
 8002898:	f001 fdd7 	bl	800444a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|HT_CTRL_Pin, GPIO_PIN_RESET);
 800289c:	2200      	movs	r2, #0
 800289e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80028a2:	481f      	ldr	r0, [pc, #124]	; (8002920 <MX_GPIO_Init+0x104>)
 80028a4:	f001 fdd1 	bl	800444a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80028a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ae:	2301      	movs	r3, #1
 80028b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2302      	movs	r3, #2
 80028b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80028ba:	f107 0310 	add.w	r3, r7, #16
 80028be:	4619      	mov	r1, r3
 80028c0:	4816      	ldr	r0, [pc, #88]	; (800291c <MX_GPIO_Init+0x100>)
 80028c2:	f001 fc27 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin HT_CTRL_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|HT_CTRL_Pin;
 80028c6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80028ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028cc:	2301      	movs	r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d4:	2302      	movs	r3, #2
 80028d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d8:	f107 0310 	add.w	r3, r7, #16
 80028dc:	4619      	mov	r1, r3
 80028de:	4810      	ldr	r0, [pc, #64]	; (8002920 <MX_GPIO_Init+0x104>)
 80028e0:	f001 fc18 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80028e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028ea:	4b0e      	ldr	r3, [pc, #56]	; (8002924 <MX_GPIO_Init+0x108>)
 80028ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80028f2:	f107 0310 	add.w	r3, r7, #16
 80028f6:	4619      	mov	r1, r3
 80028f8:	480b      	ldr	r0, [pc, #44]	; (8002928 <MX_GPIO_Init+0x10c>)
 80028fa:	f001 fc0b 	bl	8004114 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80028fe:	2200      	movs	r2, #0
 8002900:	2102      	movs	r1, #2
 8002902:	2017      	movs	r0, #23
 8002904:	f001 f91d 	bl	8003b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002908:	2017      	movs	r0, #23
 800290a:	f001 f936 	bl	8003b7a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800290e:	bf00      	nop
 8002910:	3720      	adds	r7, #32
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	40011000 	.word	0x40011000
 8002920:	40010c00 	.word	0x40010c00
 8002924:	10210000 	.word	0x10210000
 8002928:	40010800 	.word	0x40010800

0800292c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	80fb      	strh	r3, [r7, #6]
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
  if (GPIO_Pin == GPIO_PIN_8) {

  }
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr

08002940 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
  uart_flag = true;
 8002948:	4b03      	ldr	r3, [pc, #12]	; (8002958 <HAL_UART_RxCpltCallback+0x18>)
 800294a:	2201      	movs	r2, #1
 800294c:	701a      	strb	r2, [r3, #0]
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	200003b4 	.word	0x200003b4

0800295c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800296e:	4b15      	ldr	r3, [pc, #84]	; (80029c4 <HAL_MspInit+0x5c>)
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	4a14      	ldr	r2, [pc, #80]	; (80029c4 <HAL_MspInit+0x5c>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6193      	str	r3, [r2, #24]
 800297a:	4b12      	ldr	r3, [pc, #72]	; (80029c4 <HAL_MspInit+0x5c>)
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	60bb      	str	r3, [r7, #8]
 8002984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002986:	4b0f      	ldr	r3, [pc, #60]	; (80029c4 <HAL_MspInit+0x5c>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	4a0e      	ldr	r2, [pc, #56]	; (80029c4 <HAL_MspInit+0x5c>)
 800298c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002990:	61d3      	str	r3, [r2, #28]
 8002992:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <HAL_MspInit+0x5c>)
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800299a:	607b      	str	r3, [r7, #4]
 800299c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800299e:	4b0a      	ldr	r3, [pc, #40]	; (80029c8 <HAL_MspInit+0x60>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	4a04      	ldr	r2, [pc, #16]	; (80029c8 <HAL_MspInit+0x60>)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40010000 	.word	0x40010000

080029cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d4:	f107 0310 	add.w	r3, r7, #16
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <HAL_ADC_MspInit+0x6c>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d121      	bne.n	8002a30 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029ec:	4b13      	ldr	r3, [pc, #76]	; (8002a3c <HAL_ADC_MspInit+0x70>)
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <HAL_ADC_MspInit+0x70>)
 80029f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029f6:	6193      	str	r3, [r2, #24]
 80029f8:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <HAL_ADC_MspInit+0x70>)
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a04:	4b0d      	ldr	r3, [pc, #52]	; (8002a3c <HAL_ADC_MspInit+0x70>)
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	4a0c      	ldr	r2, [pc, #48]	; (8002a3c <HAL_ADC_MspInit+0x70>)
 8002a0a:	f043 0304 	orr.w	r3, r3, #4
 8002a0e:	6193      	str	r3, [r2, #24]
 8002a10:	4b0a      	ldr	r3, [pc, #40]	; (8002a3c <HAL_ADC_MspInit+0x70>)
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = MQ2_ADC_Pin;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a20:	2303      	movs	r3, #3
 8002a22:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(MQ2_ADC_GPIO_Port, &GPIO_InitStruct);
 8002a24:	f107 0310 	add.w	r3, r7, #16
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4805      	ldr	r0, [pc, #20]	; (8002a40 <HAL_ADC_MspInit+0x74>)
 8002a2c:	f001 fb72 	bl	8004114 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a30:	bf00      	nop
 8002a32:	3720      	adds	r7, #32
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40012400 	.word	0x40012400
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40010800 	.word	0x40010800

08002a44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b08a      	sub	sp, #40	; 0x28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0318 	add.w	r3, r7, #24
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a2b      	ldr	r2, [pc, #172]	; (8002b0c <HAL_I2C_MspInit+0xc8>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d124      	bne.n	8002aae <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a64:	4b2a      	ldr	r3, [pc, #168]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	4a29      	ldr	r2, [pc, #164]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002a6a:	f043 0308 	orr.w	r3, r3, #8
 8002a6e:	6193      	str	r3, [r2, #24]
 8002a70:	4b27      	ldr	r3, [pc, #156]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f003 0308 	and.w	r3, r3, #8
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AHT10_SCL_Pin|AHT10_SDA_Pin;
 8002a7c:	23c0      	movs	r3, #192	; 0xc0
 8002a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a80:	2312      	movs	r3, #18
 8002a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a84:	2303      	movs	r3, #3
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a88:	f107 0318 	add.w	r3, r7, #24
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4821      	ldr	r0, [pc, #132]	; (8002b14 <HAL_I2C_MspInit+0xd0>)
 8002a90:	f001 fb40 	bl	8004114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a94:	4b1e      	ldr	r3, [pc, #120]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002a96:	69db      	ldr	r3, [r3, #28]
 8002a98:	4a1d      	ldr	r2, [pc, #116]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002a9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a9e:	61d3      	str	r3, [r2, #28]
 8002aa0:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002aa2:	69db      	ldr	r3, [r3, #28]
 8002aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002aac:	e029      	b.n	8002b02 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a19      	ldr	r2, [pc, #100]	; (8002b18 <HAL_I2C_MspInit+0xd4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d124      	bne.n	8002b02 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab8:	4b15      	ldr	r3, [pc, #84]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	4a14      	ldr	r2, [pc, #80]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002abe:	f043 0308 	orr.w	r3, r3, #8
 8002ac2:	6193      	str	r3, [r2, #24]
 8002ac4:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
 8002acc:	60fb      	str	r3, [r7, #12]
 8002ace:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ad0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ad6:	2312      	movs	r3, #18
 8002ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ada:	2303      	movs	r3, #3
 8002adc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ade:	f107 0318 	add.w	r3, r7, #24
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	480b      	ldr	r0, [pc, #44]	; (8002b14 <HAL_I2C_MspInit+0xd0>)
 8002ae6:	f001 fb15 	bl	8004114 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	4a08      	ldr	r2, [pc, #32]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002af0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002af4:	61d3      	str	r3, [r2, #28]
 8002af6:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <HAL_I2C_MspInit+0xcc>)
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002afe:	60bb      	str	r3, [r7, #8]
 8002b00:	68bb      	ldr	r3, [r7, #8]
}
 8002b02:	bf00      	nop
 8002b04:	3728      	adds	r7, #40	; 0x28
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40005400 	.word	0x40005400
 8002b10:	40021000 	.word	0x40021000
 8002b14:	40010c00 	.word	0x40010c00
 8002b18:	40005800 	.word	0x40005800

08002b1c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a0f      	ldr	r2, [pc, #60]	; (8002b68 <HAL_RTC_MspInit+0x4c>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d118      	bne.n	8002b60 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002b2e:	f002 fcf1 	bl	8005514 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8002b32:	4b0e      	ldr	r3, [pc, #56]	; (8002b6c <HAL_RTC_MspInit+0x50>)
 8002b34:	69db      	ldr	r3, [r3, #28]
 8002b36:	4a0d      	ldr	r2, [pc, #52]	; (8002b6c <HAL_RTC_MspInit+0x50>)
 8002b38:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b3c:	61d3      	str	r3, [r2, #28]
 8002b3e:	4b0b      	ldr	r3, [pc, #44]	; (8002b6c <HAL_RTC_MspInit+0x50>)
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b4a:	4b09      	ldr	r3, [pc, #36]	; (8002b70 <HAL_RTC_MspInit+0x54>)
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 1, 0);
 8002b50:	2200      	movs	r2, #0
 8002b52:	2101      	movs	r1, #1
 8002b54:	2003      	movs	r0, #3
 8002b56:	f000 fff4 	bl	8003b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002b5a:	2003      	movs	r0, #3
 8002b5c:	f001 f80d 	bl	8003b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b60:	bf00      	nop
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40002800 	.word	0x40002800
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	4242043c 	.word	0x4242043c

08002b74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b088      	sub	sp, #32
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7c:	f107 0310 	add.w	r3, r7, #16
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a20      	ldr	r2, [pc, #128]	; (8002c10 <HAL_UART_MspInit+0x9c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d139      	bne.n	8002c08 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b94:	4b1f      	ldr	r3, [pc, #124]	; (8002c14 <HAL_UART_MspInit+0xa0>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	4a1e      	ldr	r2, [pc, #120]	; (8002c14 <HAL_UART_MspInit+0xa0>)
 8002b9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b9e:	6193      	str	r3, [r2, #24]
 8002ba0:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_UART_MspInit+0xa0>)
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bac:	4b19      	ldr	r3, [pc, #100]	; (8002c14 <HAL_UART_MspInit+0xa0>)
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	4a18      	ldr	r2, [pc, #96]	; (8002c14 <HAL_UART_MspInit+0xa0>)
 8002bb2:	f043 0304 	orr.w	r3, r3, #4
 8002bb6:	6193      	str	r3, [r2, #24]
 8002bb8:	4b16      	ldr	r3, [pc, #88]	; (8002c14 <HAL_UART_MspInit+0xa0>)
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	60bb      	str	r3, [r7, #8]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002bc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd2:	f107 0310 	add.w	r3, r7, #16
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	480f      	ldr	r0, [pc, #60]	; (8002c18 <HAL_UART_MspInit+0xa4>)
 8002bda:	f001 fa9b 	bl	8004114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002be2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002be4:	2300      	movs	r3, #0
 8002be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bec:	f107 0310 	add.w	r3, r7, #16
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4809      	ldr	r0, [pc, #36]	; (8002c18 <HAL_UART_MspInit+0xa4>)
 8002bf4:	f001 fa8e 	bl	8004114 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2102      	movs	r1, #2
 8002bfc:	2025      	movs	r0, #37	; 0x25
 8002bfe:	f000 ffa0 	bl	8003b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c02:	2025      	movs	r0, #37	; 0x25
 8002c04:	f000 ffb9 	bl	8003b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002c08:	bf00      	nop
 8002c0a:	3720      	adds	r7, #32
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40013800 	.word	0x40013800
 8002c14:	40021000 	.word	0x40021000
 8002c18:	40010800 	.word	0x40010800

08002c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c20:	e7fe      	b.n	8002c20 <NMI_Handler+0x4>

08002c22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c22:	b480      	push	{r7}
 8002c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c26:	e7fe      	b.n	8002c26 <HardFault_Handler+0x4>

08002c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c2c:	e7fe      	b.n	8002c2c <MemManage_Handler+0x4>

08002c2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c32:	e7fe      	b.n	8002c32 <BusFault_Handler+0x4>

08002c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c38:	e7fe      	b.n	8002c38 <UsageFault_Handler+0x4>

08002c3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc80      	pop	{r7}
 8002c44:	4770      	bx	lr

08002c46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c46:	b480      	push	{r7}
 8002c48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr

08002c52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c52:	b480      	push	{r7}
 8002c54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c56:	bf00      	nop
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bc80      	pop	{r7}
 8002c5c:	4770      	bx	lr

08002c5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c62:	f000 f951 	bl	8002f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
	...

08002c6c <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8002c70:	4802      	ldr	r0, [pc, #8]	; (8002c7c <RTC_IRQHandler+0x10>)
 8002c72:	f003 ff7f 	bl	8006b74 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	200002e4 	.word	0x200002e4

08002c80 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8002c84:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c88:	f001 fbf8 	bl	800447c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c8c:	bf00      	nop
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c94:	4802      	ldr	r0, [pc, #8]	; (8002ca0 <USART1_IRQHandler+0x10>)
 8002c96:	f004 f8e5 	bl	8006e64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	200002f8 	.word	0x200002f8

08002ca4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  return 1;
 8002ca8:	2301      	movs	r3, #1
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <_kill>:

int _kill(int pid, int sig)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cbc:	f005 ff98 	bl	8008bf0 <__errno>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2216      	movs	r2, #22
 8002cc4:	601a      	str	r2, [r3, #0]
  return -1;
 8002cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <_exit>:

void _exit (int status)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cda:	f04f 31ff 	mov.w	r1, #4294967295
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff ffe7 	bl	8002cb2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ce4:	e7fe      	b.n	8002ce4 <_exit+0x12>

08002ce6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b086      	sub	sp, #24
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	60f8      	str	r0, [r7, #12]
 8002cee:	60b9      	str	r1, [r7, #8]
 8002cf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	e00a      	b.n	8002d0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cf8:	f3af 8000 	nop.w
 8002cfc:	4601      	mov	r1, r0
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	60ba      	str	r2, [r7, #8]
 8002d04:	b2ca      	uxtb	r2, r1
 8002d06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	617b      	str	r3, [r7, #20]
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	dbf0      	blt.n	8002cf8 <_read+0x12>
  }

  return len;
 8002d16:	687b      	ldr	r3, [r7, #4]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	e009      	b.n	8002d46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	1c5a      	adds	r2, r3, #1
 8002d36:	60ba      	str	r2, [r7, #8]
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	3301      	adds	r3, #1
 8002d44:	617b      	str	r3, [r7, #20]
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	dbf1      	blt.n	8002d32 <_write+0x12>
  }
  return len;
 8002d4e:	687b      	ldr	r3, [r7, #4]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <_close>:

int _close(int file)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bc80      	pop	{r7}
 8002d6c:	4770      	bx	lr

08002d6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d7e:	605a      	str	r2, [r3, #4]
  return 0;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <_isatty>:

int _isatty(int file)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d94:	2301      	movs	r3, #1
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr

08002da0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3714      	adds	r7, #20
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc0:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <_sbrk+0x5c>)
 8002dc2:	4b15      	ldr	r3, [pc, #84]	; (8002e18 <_sbrk+0x60>)
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <_sbrk+0x64>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dd4:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <_sbrk+0x64>)
 8002dd6:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <_sbrk+0x68>)
 8002dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <_sbrk+0x64>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d207      	bcs.n	8002df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002de8:	f005 ff02 	bl	8008bf0 <__errno>
 8002dec:	4603      	mov	r3, r0
 8002dee:	220c      	movs	r2, #12
 8002df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002df2:	f04f 33ff 	mov.w	r3, #4294967295
 8002df6:	e009      	b.n	8002e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002df8:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <_sbrk+0x64>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dfe:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <_sbrk+0x64>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4413      	add	r3, r2
 8002e06:	4a05      	ldr	r2, [pc, #20]	; (8002e1c <_sbrk+0x64>)
 8002e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20005000 	.word	0x20005000
 8002e18:	00000400 	.word	0x00000400
 8002e1c:	200003e8 	.word	0x200003e8
 8002e20:	20000560 	.word	0x20000560

08002e24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e28:	bf00      	nop
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bc80      	pop	{r7}
 8002e2e:	4770      	bx	lr

08002e30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e30:	f7ff fff8 	bl	8002e24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e34:	480b      	ldr	r0, [pc, #44]	; (8002e64 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002e36:	490c      	ldr	r1, [pc, #48]	; (8002e68 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002e38:	4a0c      	ldr	r2, [pc, #48]	; (8002e6c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e3c:	e002      	b.n	8002e44 <LoopCopyDataInit>

08002e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e42:	3304      	adds	r3, #4

08002e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e48:	d3f9      	bcc.n	8002e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e4a:	4a09      	ldr	r2, [pc, #36]	; (8002e70 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002e4c:	4c09      	ldr	r4, [pc, #36]	; (8002e74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e50:	e001      	b.n	8002e56 <LoopFillZerobss>

08002e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e54:	3204      	adds	r2, #4

08002e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e58:	d3fb      	bcc.n	8002e52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e5a:	f005 fecf 	bl	8008bfc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e5e:	f7ff fa5b 	bl	8002318 <main>
  bx lr
 8002e62:	4770      	bx	lr
  ldr r0, =_sdata
 8002e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e68:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002e6c:	0800dbc0 	.word	0x0800dbc0
  ldr r2, =_sbss
 8002e70:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002e74:	2000055c 	.word	0x2000055c

08002e78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e78:	e7fe      	b.n	8002e78 <ADC1_2_IRQHandler>
	...

08002e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e80:	4b08      	ldr	r3, [pc, #32]	; (8002ea4 <HAL_Init+0x28>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a07      	ldr	r2, [pc, #28]	; (8002ea4 <HAL_Init+0x28>)
 8002e86:	f043 0310 	orr.w	r3, r3, #16
 8002e8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e8c:	2003      	movs	r0, #3
 8002e8e:	f000 fe4d 	bl	8003b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e92:	200f      	movs	r0, #15
 8002e94:	f000 f808 	bl	8002ea8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e98:	f7ff fd66 	bl	8002968 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40022000 	.word	0x40022000

08002ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002eb0:	4b12      	ldr	r3, [pc, #72]	; (8002efc <HAL_InitTick+0x54>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b12      	ldr	r3, [pc, #72]	; (8002f00 <HAL_InitTick+0x58>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ebe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 fe65 	bl	8003b96 <HAL_SYSTICK_Config>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e00e      	b.n	8002ef4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b0f      	cmp	r3, #15
 8002eda:	d80a      	bhi.n	8002ef2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002edc:	2200      	movs	r2, #0
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee4:	f000 fe2d 	bl	8003b42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ee8:	4a06      	ldr	r2, [pc, #24]	; (8002f04 <HAL_InitTick+0x5c>)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	e000      	b.n	8002ef4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	2000000c 	.word	0x2000000c
 8002f00:	20000014 	.word	0x20000014
 8002f04:	20000010 	.word	0x20000010

08002f08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f0c:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <HAL_IncTick+0x1c>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	461a      	mov	r2, r3
 8002f12:	4b05      	ldr	r3, [pc, #20]	; (8002f28 <HAL_IncTick+0x20>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4413      	add	r3, r2
 8002f18:	4a03      	ldr	r2, [pc, #12]	; (8002f28 <HAL_IncTick+0x20>)
 8002f1a:	6013      	str	r3, [r2, #0]
}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr
 8002f24:	20000014 	.word	0x20000014
 8002f28:	200003ec 	.word	0x200003ec

08002f2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f30:	4b02      	ldr	r3, [pc, #8]	; (8002f3c <HAL_GetTick+0x10>)
 8002f32:	681b      	ldr	r3, [r3, #0]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr
 8002f3c:	200003ec 	.word	0x200003ec

08002f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f48:	f7ff fff0 	bl	8002f2c <HAL_GetTick>
 8002f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f58:	d005      	beq.n	8002f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <HAL_Delay+0x44>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4413      	add	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f66:	bf00      	nop
 8002f68:	f7ff ffe0 	bl	8002f2c <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d8f7      	bhi.n	8002f68 <HAL_Delay+0x28>
  {
  }
}
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	20000014 	.word	0x20000014

08002f88 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f90:	2300      	movs	r3, #0
 8002f92:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002f94:	2300      	movs	r3, #0
 8002f96:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e0be      	b.n	8003128 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d109      	bne.n	8002fcc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f7ff fd00 	bl	80029cc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 fbf1 	bl	80037b4 <ADC_ConversionStop_Disable>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f040 8099 	bne.w	8003116 <HAL_ADC_Init+0x18e>
 8002fe4:	7dfb      	ldrb	r3, [r7, #23]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f040 8095 	bne.w	8003116 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ff4:	f023 0302 	bic.w	r3, r3, #2
 8002ff8:	f043 0202 	orr.w	r2, r3, #2
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003008:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	7b1b      	ldrb	r3, [r3, #12]
 800300e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003010:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	4313      	orrs	r3, r2
 8003016:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003020:	d003      	beq.n	800302a <HAL_ADC_Init+0xa2>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d102      	bne.n	8003030 <HAL_ADC_Init+0xa8>
 800302a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800302e:	e000      	b.n	8003032 <HAL_ADC_Init+0xaa>
 8003030:	2300      	movs	r3, #0
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	4313      	orrs	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	7d1b      	ldrb	r3, [r3, #20]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d119      	bne.n	8003074 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	7b1b      	ldrb	r3, [r3, #12]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d109      	bne.n	800305c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	3b01      	subs	r3, #1
 800304e:	035a      	lsls	r2, r3, #13
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	4313      	orrs	r3, r2
 8003054:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	e00b      	b.n	8003074 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003060:	f043 0220 	orr.w	r2, r3, #32
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	f043 0201 	orr.w	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	430a      	orrs	r2, r1
 8003086:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	4b28      	ldr	r3, [pc, #160]	; (8003130 <HAL_ADC_Init+0x1a8>)
 8003090:	4013      	ands	r3, r2
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	68b9      	ldr	r1, [r7, #8]
 8003098:	430b      	orrs	r3, r1
 800309a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a4:	d003      	beq.n	80030ae <HAL_ADC_Init+0x126>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d104      	bne.n	80030b8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	051b      	lsls	r3, r3, #20
 80030b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030be:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689a      	ldr	r2, [r3, #8]
 80030d2:	4b18      	ldr	r3, [pc, #96]	; (8003134 <HAL_ADC_Init+0x1ac>)
 80030d4:	4013      	ands	r3, r2
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d10b      	bne.n	80030f4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e6:	f023 0303 	bic.w	r3, r3, #3
 80030ea:	f043 0201 	orr.w	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80030f2:	e018      	b.n	8003126 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f8:	f023 0312 	bic.w	r3, r3, #18
 80030fc:	f043 0210 	orr.w	r2, r3, #16
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003108:	f043 0201 	orr.w	r2, r3, #1
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003114:	e007      	b.n	8003126 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311a:	f043 0210 	orr.w	r2, r3, #16
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003126:	7dfb      	ldrb	r3, [r7, #23]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3718      	adds	r7, #24
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	ffe1f7fd 	.word	0xffe1f7fd
 8003134:	ff1f0efe 	.word	0xff1f0efe

08003138 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800314a:	2b01      	cmp	r3, #1
 800314c:	d101      	bne.n	8003152 <HAL_ADC_Start+0x1a>
 800314e:	2302      	movs	r3, #2
 8003150:	e098      	b.n	8003284 <HAL_ADC_Start+0x14c>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 fad0 	bl	8003700 <ADC_Enable>
 8003160:	4603      	mov	r3, r0
 8003162:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	2b00      	cmp	r3, #0
 8003168:	f040 8087 	bne.w	800327a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003174:	f023 0301 	bic.w	r3, r3, #1
 8003178:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a41      	ldr	r2, [pc, #260]	; (800328c <HAL_ADC_Start+0x154>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d105      	bne.n	8003196 <HAL_ADC_Start+0x5e>
 800318a:	4b41      	ldr	r3, [pc, #260]	; (8003290 <HAL_ADC_Start+0x158>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d115      	bne.n	80031c2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d026      	beq.n	80031fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031c0:	e01d      	b.n	80031fe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a2f      	ldr	r2, [pc, #188]	; (8003290 <HAL_ADC_Start+0x158>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d004      	beq.n	80031e2 <HAL_ADC_Start+0xaa>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a2b      	ldr	r2, [pc, #172]	; (800328c <HAL_ADC_Start+0x154>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d10d      	bne.n	80031fe <HAL_ADC_Start+0xc6>
 80031e2:	4b2b      	ldr	r3, [pc, #172]	; (8003290 <HAL_ADC_Start+0x158>)
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d007      	beq.n	80031fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003202:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d006      	beq.n	8003218 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320e:	f023 0206 	bic.w	r2, r3, #6
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	62da      	str	r2, [r3, #44]	; 0x2c
 8003216:	e002      	b.n	800321e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f06f 0202 	mvn.w	r2, #2
 800322e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800323a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800323e:	d113      	bne.n	8003268 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003244:	4a11      	ldr	r2, [pc, #68]	; (800328c <HAL_ADC_Start+0x154>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d105      	bne.n	8003256 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800324a:	4b11      	ldr	r3, [pc, #68]	; (8003290 <HAL_ADC_Start+0x158>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003252:	2b00      	cmp	r3, #0
 8003254:	d108      	bne.n	8003268 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003264:	609a      	str	r2, [r3, #8]
 8003266:	e00c      	b.n	8003282 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	e003      	b.n	8003282 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003282:	7bfb      	ldrb	r3, [r7, #15]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40012800 	.word	0x40012800
 8003290:	40012400 	.word	0x40012400

08003294 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329c:	2300      	movs	r3, #0
 800329e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d101      	bne.n	80032ae <HAL_ADC_Stop+0x1a>
 80032aa:	2302      	movs	r3, #2
 80032ac:	e01a      	b.n	80032e4 <HAL_ADC_Stop+0x50>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 fa7c 	bl	80037b4 <ADC_ConversionStop_Disable>
 80032bc:	4603      	mov	r3, r0
 80032be:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80032c0:	7bfb      	ldrb	r3, [r7, #15]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d109      	bne.n	80032da <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032ce:	f023 0301 	bic.w	r3, r3, #1
 80032d2:	f043 0201 	orr.w	r2, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3710      	adds	r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80032ec:	b590      	push	{r4, r7, lr}
 80032ee:	b087      	sub	sp, #28
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80032fe:	2300      	movs	r3, #0
 8003300:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003302:	f7ff fe13 	bl	8002f2c <HAL_GetTick>
 8003306:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00b      	beq.n	800332e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331a:	f043 0220 	orr.w	r2, r3, #32
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e0d3      	b.n	80034d6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d131      	bne.n	80033a0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003342:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003346:	2b00      	cmp	r3, #0
 8003348:	d12a      	bne.n	80033a0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800334a:	e021      	b.n	8003390 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003352:	d01d      	beq.n	8003390 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d007      	beq.n	800336a <HAL_ADC_PollForConversion+0x7e>
 800335a:	f7ff fde7 	bl	8002f2c <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d212      	bcs.n	8003390 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10b      	bne.n	8003390 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337c:	f043 0204 	orr.w	r2, r3, #4
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e0a2      	b.n	80034d6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0d6      	beq.n	800334c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800339e:	e070      	b.n	8003482 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80033a0:	4b4f      	ldr	r3, [pc, #316]	; (80034e0 <HAL_ADC_PollForConversion+0x1f4>)
 80033a2:	681c      	ldr	r4, [r3, #0]
 80033a4:	2002      	movs	r0, #2
 80033a6:	f002 fd87 	bl	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq>
 80033aa:	4603      	mov	r3, r0
 80033ac:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6919      	ldr	r1, [r3, #16]
 80033b6:	4b4b      	ldr	r3, [pc, #300]	; (80034e4 <HAL_ADC_PollForConversion+0x1f8>)
 80033b8:	400b      	ands	r3, r1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d118      	bne.n	80033f0 <HAL_ADC_PollForConversion+0x104>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68d9      	ldr	r1, [r3, #12]
 80033c4:	4b48      	ldr	r3, [pc, #288]	; (80034e8 <HAL_ADC_PollForConversion+0x1fc>)
 80033c6:	400b      	ands	r3, r1
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d111      	bne.n	80033f0 <HAL_ADC_PollForConversion+0x104>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6919      	ldr	r1, [r3, #16]
 80033d2:	4b46      	ldr	r3, [pc, #280]	; (80034ec <HAL_ADC_PollForConversion+0x200>)
 80033d4:	400b      	ands	r3, r1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d108      	bne.n	80033ec <HAL_ADC_PollForConversion+0x100>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68d9      	ldr	r1, [r3, #12]
 80033e0:	4b43      	ldr	r3, [pc, #268]	; (80034f0 <HAL_ADC_PollForConversion+0x204>)
 80033e2:	400b      	ands	r3, r1
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <HAL_ADC_PollForConversion+0x100>
 80033e8:	2314      	movs	r3, #20
 80033ea:	e020      	b.n	800342e <HAL_ADC_PollForConversion+0x142>
 80033ec:	2329      	movs	r3, #41	; 0x29
 80033ee:	e01e      	b.n	800342e <HAL_ADC_PollForConversion+0x142>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6919      	ldr	r1, [r3, #16]
 80033f6:	4b3d      	ldr	r3, [pc, #244]	; (80034ec <HAL_ADC_PollForConversion+0x200>)
 80033f8:	400b      	ands	r3, r1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d106      	bne.n	800340c <HAL_ADC_PollForConversion+0x120>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68d9      	ldr	r1, [r3, #12]
 8003404:	4b3a      	ldr	r3, [pc, #232]	; (80034f0 <HAL_ADC_PollForConversion+0x204>)
 8003406:	400b      	ands	r3, r1
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00d      	beq.n	8003428 <HAL_ADC_PollForConversion+0x13c>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6919      	ldr	r1, [r3, #16]
 8003412:	4b38      	ldr	r3, [pc, #224]	; (80034f4 <HAL_ADC_PollForConversion+0x208>)
 8003414:	400b      	ands	r3, r1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d108      	bne.n	800342c <HAL_ADC_PollForConversion+0x140>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68d9      	ldr	r1, [r3, #12]
 8003420:	4b34      	ldr	r3, [pc, #208]	; (80034f4 <HAL_ADC_PollForConversion+0x208>)
 8003422:	400b      	ands	r3, r1
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_ADC_PollForConversion+0x140>
 8003428:	2354      	movs	r3, #84	; 0x54
 800342a:	e000      	b.n	800342e <HAL_ADC_PollForConversion+0x142>
 800342c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800342e:	fb02 f303 	mul.w	r3, r2, r3
 8003432:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003434:	e021      	b.n	800347a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800343c:	d01a      	beq.n	8003474 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d007      	beq.n	8003454 <HAL_ADC_PollForConversion+0x168>
 8003444:	f7ff fd72 	bl	8002f2c <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	429a      	cmp	r2, r3
 8003452:	d20f      	bcs.n	8003474 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	429a      	cmp	r2, r3
 800345a:	d90b      	bls.n	8003474 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	f043 0204 	orr.w	r2, r3, #4
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e030      	b.n	80034d6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	3301      	adds	r3, #1
 8003478:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	429a      	cmp	r2, r3
 8003480:	d8d9      	bhi.n	8003436 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f06f 0212 	mvn.w	r2, #18
 800348a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003490:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80034a2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80034a6:	d115      	bne.n	80034d4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d111      	bne.n	80034d4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d105      	bne.n	80034d4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034cc:	f043 0201 	orr.w	r2, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	371c      	adds	r7, #28
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd90      	pop	{r4, r7, pc}
 80034de:	bf00      	nop
 80034e0:	2000000c 	.word	0x2000000c
 80034e4:	24924924 	.word	0x24924924
 80034e8:	00924924 	.word	0x00924924
 80034ec:	12492492 	.word	0x12492492
 80034f0:	00492492 	.word	0x00492492
 80034f4:	00249249 	.word	0x00249249

080034f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003506:	4618      	mov	r0, r3
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	bc80      	pop	{r7}
 800350e:	4770      	bx	lr

08003510 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800351a:	2300      	movs	r3, #0
 800351c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800351e:	2300      	movs	r3, #0
 8003520:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x20>
 800352c:	2302      	movs	r3, #2
 800352e:	e0dc      	b.n	80036ea <HAL_ADC_ConfigChannel+0x1da>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b06      	cmp	r3, #6
 800353e:	d81c      	bhi.n	800357a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685a      	ldr	r2, [r3, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	4413      	add	r3, r2
 8003550:	3b05      	subs	r3, #5
 8003552:	221f      	movs	r2, #31
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	4019      	ands	r1, r3
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6818      	ldr	r0, [r3, #0]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4413      	add	r3, r2
 800356a:	3b05      	subs	r3, #5
 800356c:	fa00 f203 	lsl.w	r2, r0, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	635a      	str	r2, [r3, #52]	; 0x34
 8003578:	e03c      	b.n	80035f4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b0c      	cmp	r3, #12
 8003580:	d81c      	bhi.n	80035bc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	3b23      	subs	r3, #35	; 0x23
 8003594:	221f      	movs	r2, #31
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	43db      	mvns	r3, r3
 800359c:	4019      	ands	r1, r3
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	6818      	ldr	r0, [r3, #0]
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	4613      	mov	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4413      	add	r3, r2
 80035ac:	3b23      	subs	r3, #35	; 0x23
 80035ae:	fa00 f203 	lsl.w	r2, r0, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	631a      	str	r2, [r3, #48]	; 0x30
 80035ba:	e01b      	b.n	80035f4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	3b41      	subs	r3, #65	; 0x41
 80035ce:	221f      	movs	r2, #31
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43db      	mvns	r3, r3
 80035d6:	4019      	ands	r1, r3
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	3b41      	subs	r3, #65	; 0x41
 80035e8:	fa00 f203 	lsl.w	r2, r0, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2b09      	cmp	r3, #9
 80035fa:	d91c      	bls.n	8003636 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68d9      	ldr	r1, [r3, #12]
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	4613      	mov	r3, r2
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	4413      	add	r3, r2
 800360c:	3b1e      	subs	r3, #30
 800360e:	2207      	movs	r2, #7
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	43db      	mvns	r3, r3
 8003616:	4019      	ands	r1, r3
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	6898      	ldr	r0, [r3, #8]
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	4613      	mov	r3, r2
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	4413      	add	r3, r2
 8003626:	3b1e      	subs	r3, #30
 8003628:	fa00 f203 	lsl.w	r2, r0, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	60da      	str	r2, [r3, #12]
 8003634:	e019      	b.n	800366a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6919      	ldr	r1, [r3, #16]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	4613      	mov	r3, r2
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	4413      	add	r3, r2
 8003646:	2207      	movs	r2, #7
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	43db      	mvns	r3, r3
 800364e:	4019      	ands	r1, r3
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	6898      	ldr	r0, [r3, #8]
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	4613      	mov	r3, r2
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	4413      	add	r3, r2
 800365e:	fa00 f203 	lsl.w	r2, r0, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2b10      	cmp	r3, #16
 8003670:	d003      	beq.n	800367a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003676:	2b11      	cmp	r3, #17
 8003678:	d132      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a1d      	ldr	r2, [pc, #116]	; (80036f4 <HAL_ADC_ConfigChannel+0x1e4>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d125      	bne.n	80036d0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d126      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80036a0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2b10      	cmp	r3, #16
 80036a8:	d11a      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036aa:	4b13      	ldr	r3, [pc, #76]	; (80036f8 <HAL_ADC_ConfigChannel+0x1e8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a13      	ldr	r2, [pc, #76]	; (80036fc <HAL_ADC_ConfigChannel+0x1ec>)
 80036b0:	fba2 2303 	umull	r2, r3, r2, r3
 80036b4:	0c9a      	lsrs	r2, r3, #18
 80036b6:	4613      	mov	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036c0:	e002      	b.n	80036c8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	3b01      	subs	r3, #1
 80036c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1f9      	bne.n	80036c2 <HAL_ADC_ConfigChannel+0x1b2>
 80036ce:	e007      	b.n	80036e0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d4:	f043 0220 	orr.w	r2, r3, #32
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80036e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr
 80036f4:	40012400 	.word	0x40012400
 80036f8:	2000000c 	.word	0x2000000c
 80036fc:	431bde83 	.word	0x431bde83

08003700 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b01      	cmp	r3, #1
 800371c:	d040      	beq.n	80037a0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f042 0201 	orr.w	r2, r2, #1
 800372c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800372e:	4b1f      	ldr	r3, [pc, #124]	; (80037ac <ADC_Enable+0xac>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1f      	ldr	r2, [pc, #124]	; (80037b0 <ADC_Enable+0xb0>)
 8003734:	fba2 2303 	umull	r2, r3, r2, r3
 8003738:	0c9b      	lsrs	r3, r3, #18
 800373a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800373c:	e002      	b.n	8003744 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	3b01      	subs	r3, #1
 8003742:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f9      	bne.n	800373e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800374a:	f7ff fbef 	bl	8002f2c <HAL_GetTick>
 800374e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003750:	e01f      	b.n	8003792 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003752:	f7ff fbeb 	bl	8002f2c <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d918      	bls.n	8003792 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b01      	cmp	r3, #1
 800376c:	d011      	beq.n	8003792 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003772:	f043 0210 	orr.w	r2, r3, #16
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377e:	f043 0201 	orr.w	r2, r3, #1
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e007      	b.n	80037a2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b01      	cmp	r3, #1
 800379e:	d1d8      	bne.n	8003752 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	2000000c 	.word	0x2000000c
 80037b0:	431bde83 	.word	0x431bde83

080037b4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d12e      	bne.n	800382c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0201 	bic.w	r2, r2, #1
 80037dc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037de:	f7ff fba5 	bl	8002f2c <HAL_GetTick>
 80037e2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80037e4:	e01b      	b.n	800381e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037e6:	f7ff fba1 	bl	8002f2c <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d914      	bls.n	800381e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d10d      	bne.n	800381e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003806:	f043 0210 	orr.w	r2, r3, #16
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003812:	f043 0201 	orr.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e007      	b.n	800382e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b01      	cmp	r3, #1
 800382a:	d0dc      	beq.n	80037e6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003838:	b590      	push	{r4, r7, lr}
 800383a:	b087      	sub	sp, #28
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003840:	2300      	movs	r3, #0
 8003842:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003844:	2300      	movs	r3, #0
 8003846:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800384e:	2b01      	cmp	r3, #1
 8003850:	d101      	bne.n	8003856 <HAL_ADCEx_Calibration_Start+0x1e>
 8003852:	2302      	movs	r3, #2
 8003854:	e097      	b.n	8003986 <HAL_ADCEx_Calibration_Start+0x14e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ffa8 	bl	80037b4 <ADC_ConversionStop_Disable>
 8003864:	4603      	mov	r3, r0
 8003866:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f7ff ff49 	bl	8003700 <ADC_Enable>
 800386e:	4603      	mov	r3, r0
 8003870:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003872:	7dfb      	ldrb	r3, [r7, #23]
 8003874:	2b00      	cmp	r3, #0
 8003876:	f040 8081 	bne.w	800397c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003882:	f023 0302 	bic.w	r3, r3, #2
 8003886:	f043 0202 	orr.w	r2, r3, #2
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800388e:	4b40      	ldr	r3, [pc, #256]	; (8003990 <HAL_ADCEx_Calibration_Start+0x158>)
 8003890:	681c      	ldr	r4, [r3, #0]
 8003892:	2002      	movs	r0, #2
 8003894:	f002 fb10 	bl	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003898:	4603      	mov	r3, r0
 800389a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800389e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80038a0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80038a2:	e002      	b.n	80038aa <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1f9      	bne.n	80038a4 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0208 	orr.w	r2, r2, #8
 80038be:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80038c0:	f7ff fb34 	bl	8002f2c <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80038c6:	e01b      	b.n	8003900 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80038c8:	f7ff fb30 	bl	8002f2c <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b0a      	cmp	r3, #10
 80038d4:	d914      	bls.n	8003900 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f003 0308 	and.w	r3, r3, #8
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00d      	beq.n	8003900 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	f023 0312 	bic.w	r3, r3, #18
 80038ec:	f043 0210 	orr.w	r2, r3, #16
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e042      	b.n	8003986 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f003 0308 	and.w	r3, r3, #8
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1dc      	bne.n	80038c8 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f042 0204 	orr.w	r2, r2, #4
 800391c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800391e:	f7ff fb05 	bl	8002f2c <HAL_GetTick>
 8003922:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003924:	e01b      	b.n	800395e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003926:	f7ff fb01 	bl	8002f2c <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	2b0a      	cmp	r3, #10
 8003932:	d914      	bls.n	800395e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 0304 	and.w	r3, r3, #4
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00d      	beq.n	800395e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003946:	f023 0312 	bic.w	r3, r3, #18
 800394a:	f043 0210 	orr.w	r2, r3, #16
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e013      	b.n	8003986 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1dc      	bne.n	8003926 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003970:	f023 0303 	bic.w	r3, r3, #3
 8003974:	f043 0201 	orr.w	r2, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003984:	7dfb      	ldrb	r3, [r7, #23]
}
 8003986:	4618      	mov	r0, r3
 8003988:	371c      	adds	r7, #28
 800398a:	46bd      	mov	sp, r7
 800398c:	bd90      	pop	{r4, r7, pc}
 800398e:	bf00      	nop
 8003990:	2000000c 	.word	0x2000000c

08003994 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039a4:	4b0c      	ldr	r3, [pc, #48]	; (80039d8 <__NVIC_SetPriorityGrouping+0x44>)
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039b0:	4013      	ands	r3, r2
 80039b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039c6:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <__NVIC_SetPriorityGrouping+0x44>)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	60d3      	str	r3, [r2, #12]
}
 80039cc:	bf00      	nop
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bc80      	pop	{r7}
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	e000ed00 	.word	0xe000ed00

080039dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039e0:	4b04      	ldr	r3, [pc, #16]	; (80039f4 <__NVIC_GetPriorityGrouping+0x18>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	0a1b      	lsrs	r3, r3, #8
 80039e6:	f003 0307 	and.w	r3, r3, #7
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bc80      	pop	{r7}
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	e000ed00 	.word	0xe000ed00

080039f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	db0b      	blt.n	8003a22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	f003 021f 	and.w	r2, r3, #31
 8003a10:	4906      	ldr	r1, [pc, #24]	; (8003a2c <__NVIC_EnableIRQ+0x34>)
 8003a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a16:	095b      	lsrs	r3, r3, #5
 8003a18:	2001      	movs	r0, #1
 8003a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a22:	bf00      	nop
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr
 8003a2c:	e000e100 	.word	0xe000e100

08003a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	6039      	str	r1, [r7, #0]
 8003a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	db0a      	blt.n	8003a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	490c      	ldr	r1, [pc, #48]	; (8003a7c <__NVIC_SetPriority+0x4c>)
 8003a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4e:	0112      	lsls	r2, r2, #4
 8003a50:	b2d2      	uxtb	r2, r2
 8003a52:	440b      	add	r3, r1
 8003a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a58:	e00a      	b.n	8003a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	4908      	ldr	r1, [pc, #32]	; (8003a80 <__NVIC_SetPriority+0x50>)
 8003a60:	79fb      	ldrb	r3, [r7, #7]
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	3b04      	subs	r3, #4
 8003a68:	0112      	lsls	r2, r2, #4
 8003a6a:	b2d2      	uxtb	r2, r2
 8003a6c:	440b      	add	r3, r1
 8003a6e:	761a      	strb	r2, [r3, #24]
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bc80      	pop	{r7}
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	e000e100 	.word	0xe000e100
 8003a80:	e000ed00 	.word	0xe000ed00

08003a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b089      	sub	sp, #36	; 0x24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f1c3 0307 	rsb	r3, r3, #7
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	bf28      	it	cs
 8003aa2:	2304      	movcs	r3, #4
 8003aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	2b06      	cmp	r3, #6
 8003aac:	d902      	bls.n	8003ab4 <NVIC_EncodePriority+0x30>
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	3b03      	subs	r3, #3
 8003ab2:	e000      	b.n	8003ab6 <NVIC_EncodePriority+0x32>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43da      	mvns	r2, r3
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	401a      	ands	r2, r3
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003acc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	43d9      	mvns	r1, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003adc:	4313      	orrs	r3, r2
         );
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3724      	adds	r7, #36	; 0x24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr

08003ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3b01      	subs	r3, #1
 8003af4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003af8:	d301      	bcc.n	8003afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003afa:	2301      	movs	r3, #1
 8003afc:	e00f      	b.n	8003b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003afe:	4a0a      	ldr	r2, [pc, #40]	; (8003b28 <SysTick_Config+0x40>)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b06:	210f      	movs	r1, #15
 8003b08:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0c:	f7ff ff90 	bl	8003a30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b10:	4b05      	ldr	r3, [pc, #20]	; (8003b28 <SysTick_Config+0x40>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b16:	4b04      	ldr	r3, [pc, #16]	; (8003b28 <SysTick_Config+0x40>)
 8003b18:	2207      	movs	r2, #7
 8003b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3708      	adds	r7, #8
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	e000e010 	.word	0xe000e010

08003b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7ff ff2d 	bl	8003994 <__NVIC_SetPriorityGrouping>
}
 8003b3a:	bf00      	nop
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b086      	sub	sp, #24
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	4603      	mov	r3, r0
 8003b4a:	60b9      	str	r1, [r7, #8]
 8003b4c:	607a      	str	r2, [r7, #4]
 8003b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b54:	f7ff ff42 	bl	80039dc <__NVIC_GetPriorityGrouping>
 8003b58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	68b9      	ldr	r1, [r7, #8]
 8003b5e:	6978      	ldr	r0, [r7, #20]
 8003b60:	f7ff ff90 	bl	8003a84 <NVIC_EncodePriority>
 8003b64:	4602      	mov	r2, r0
 8003b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b6a:	4611      	mov	r1, r2
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7ff ff5f 	bl	8003a30 <__NVIC_SetPriority>
}
 8003b72:	bf00      	nop
 8003b74:	3718      	adds	r7, #24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b082      	sub	sp, #8
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	4603      	mov	r3, r0
 8003b82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff ff35 	bl	80039f8 <__NVIC_EnableIRQ>
}
 8003b8e:	bf00      	nop
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b082      	sub	sp, #8
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f7ff ffa2 	bl	8003ae8 <SysTick_Config>
 8003ba4:	4603      	mov	r3, r0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3708      	adds	r7, #8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b085      	sub	sp, #20
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d008      	beq.n	8003bd8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2204      	movs	r2, #4
 8003bca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e020      	b.n	8003c1a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 020e 	bic.w	r2, r2, #14
 8003be6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0201 	bic.w	r2, r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c00:	2101      	movs	r1, #1
 8003c02:	fa01 f202 	lsl.w	r2, r1, r2
 8003c06:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3714      	adds	r7, #20
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bc80      	pop	{r7}
 8003c22:	4770      	bx	lr

08003c24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d005      	beq.n	8003c48 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2204      	movs	r2, #4
 8003c40:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	73fb      	strb	r3, [r7, #15]
 8003c46:	e051      	b.n	8003cec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 020e 	bic.w	r2, r2, #14
 8003c56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0201 	bic.w	r2, r2, #1
 8003c66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a22      	ldr	r2, [pc, #136]	; (8003cf8 <HAL_DMA_Abort_IT+0xd4>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d029      	beq.n	8003cc6 <HAL_DMA_Abort_IT+0xa2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a21      	ldr	r2, [pc, #132]	; (8003cfc <HAL_DMA_Abort_IT+0xd8>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d022      	beq.n	8003cc2 <HAL_DMA_Abort_IT+0x9e>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a1f      	ldr	r2, [pc, #124]	; (8003d00 <HAL_DMA_Abort_IT+0xdc>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d01a      	beq.n	8003cbc <HAL_DMA_Abort_IT+0x98>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a1e      	ldr	r2, [pc, #120]	; (8003d04 <HAL_DMA_Abort_IT+0xe0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d012      	beq.n	8003cb6 <HAL_DMA_Abort_IT+0x92>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a1c      	ldr	r2, [pc, #112]	; (8003d08 <HAL_DMA_Abort_IT+0xe4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00a      	beq.n	8003cb0 <HAL_DMA_Abort_IT+0x8c>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a1b      	ldr	r2, [pc, #108]	; (8003d0c <HAL_DMA_Abort_IT+0xe8>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d102      	bne.n	8003caa <HAL_DMA_Abort_IT+0x86>
 8003ca4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ca8:	e00e      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003caa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003cae:	e00b      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003cb4:	e008      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cba:	e005      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cc0:	e002      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cc2:	2310      	movs	r3, #16
 8003cc4:	e000      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	4a11      	ldr	r2, [pc, #68]	; (8003d10 <HAL_DMA_Abort_IT+0xec>)
 8003cca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	4798      	blx	r3
    } 
  }
  return status;
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40020008 	.word	0x40020008
 8003cfc:	4002001c 	.word	0x4002001c
 8003d00:	40020030 	.word	0x40020030
 8003d04:	40020044 	.word	0x40020044
 8003d08:	40020058 	.word	0x40020058
 8003d0c:	4002006c 	.word	0x4002006c
 8003d10:	40020000 	.word	0x40020000

08003d14 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003d2e:	4b2f      	ldr	r3, [pc, #188]	; (8003dec <HAL_FLASH_Program+0xd8>)
 8003d30:	7e1b      	ldrb	r3, [r3, #24]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d101      	bne.n	8003d3a <HAL_FLASH_Program+0x26>
 8003d36:	2302      	movs	r3, #2
 8003d38:	e054      	b.n	8003de4 <HAL_FLASH_Program+0xd0>
 8003d3a:	4b2c      	ldr	r3, [pc, #176]	; (8003dec <HAL_FLASH_Program+0xd8>)
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003d40:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d44:	f000 f8a8 	bl	8003e98 <FLASH_WaitForLastOperation>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003d4c:	7dfb      	ldrb	r3, [r7, #23]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d144      	bne.n	8003ddc <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d102      	bne.n	8003d5e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	757b      	strb	r3, [r7, #21]
 8003d5c:	e007      	b.n	8003d6e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d102      	bne.n	8003d6a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003d64:	2302      	movs	r3, #2
 8003d66:	757b      	strb	r3, [r7, #21]
 8003d68:	e001      	b.n	8003d6e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003d6a:	2304      	movs	r3, #4
 8003d6c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003d6e:	2300      	movs	r3, #0
 8003d70:	75bb      	strb	r3, [r7, #22]
 8003d72:	e02d      	b.n	8003dd0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003d74:	7dbb      	ldrb	r3, [r7, #22]
 8003d76:	005a      	lsls	r2, r3, #1
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	eb02 0c03 	add.w	ip, r2, r3
 8003d7e:	7dbb      	ldrb	r3, [r7, #22]
 8003d80:	0119      	lsls	r1, r3, #4
 8003d82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d86:	f1c1 0620 	rsb	r6, r1, #32
 8003d8a:	f1a1 0020 	sub.w	r0, r1, #32
 8003d8e:	fa22 f401 	lsr.w	r4, r2, r1
 8003d92:	fa03 f606 	lsl.w	r6, r3, r6
 8003d96:	4334      	orrs	r4, r6
 8003d98:	fa23 f000 	lsr.w	r0, r3, r0
 8003d9c:	4304      	orrs	r4, r0
 8003d9e:	fa23 f501 	lsr.w	r5, r3, r1
 8003da2:	b2a3      	uxth	r3, r4
 8003da4:	4619      	mov	r1, r3
 8003da6:	4660      	mov	r0, ip
 8003da8:	f000 f85a 	bl	8003e60 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003dac:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003db0:	f000 f872 	bl	8003e98 <FLASH_WaitForLastOperation>
 8003db4:	4603      	mov	r3, r0
 8003db6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003db8:	4b0d      	ldr	r3, [pc, #52]	; (8003df0 <HAL_FLASH_Program+0xdc>)
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	4a0c      	ldr	r2, [pc, #48]	; (8003df0 <HAL_FLASH_Program+0xdc>)
 8003dbe:	f023 0301 	bic.w	r3, r3, #1
 8003dc2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003dc4:	7dfb      	ldrb	r3, [r7, #23]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d107      	bne.n	8003dda <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003dca:	7dbb      	ldrb	r3, [r7, #22]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	75bb      	strb	r3, [r7, #22]
 8003dd0:	7dba      	ldrb	r2, [r7, #22]
 8003dd2:	7d7b      	ldrb	r3, [r7, #21]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d3cd      	bcc.n	8003d74 <HAL_FLASH_Program+0x60>
 8003dd8:	e000      	b.n	8003ddc <HAL_FLASH_Program+0xc8>
      {
        break;
 8003dda:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003ddc:	4b03      	ldr	r3, [pc, #12]	; (8003dec <HAL_FLASH_Program+0xd8>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	761a      	strb	r2, [r3, #24]

  return status;
 8003de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	371c      	adds	r7, #28
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dec:	200003f0 	.word	0x200003f0
 8003df0:	40022000 	.word	0x40022000

08003df4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003dfe:	4b0d      	ldr	r3, [pc, #52]	; (8003e34 <HAL_FLASH_Unlock+0x40>)
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00d      	beq.n	8003e26 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003e0a:	4b0a      	ldr	r3, [pc, #40]	; (8003e34 <HAL_FLASH_Unlock+0x40>)
 8003e0c:	4a0a      	ldr	r2, [pc, #40]	; (8003e38 <HAL_FLASH_Unlock+0x44>)
 8003e0e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003e10:	4b08      	ldr	r3, [pc, #32]	; (8003e34 <HAL_FLASH_Unlock+0x40>)
 8003e12:	4a0a      	ldr	r2, [pc, #40]	; (8003e3c <HAL_FLASH_Unlock+0x48>)
 8003e14:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e16:	4b07      	ldr	r3, [pc, #28]	; (8003e34 <HAL_FLASH_Unlock+0x40>)
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003e26:	79fb      	ldrb	r3, [r7, #7]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bc80      	pop	{r7}
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	40022000 	.word	0x40022000
 8003e38:	45670123 	.word	0x45670123
 8003e3c:	cdef89ab 	.word	0xcdef89ab

08003e40 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003e44:	4b05      	ldr	r3, [pc, #20]	; (8003e5c <HAL_FLASH_Lock+0x1c>)
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	4a04      	ldr	r2, [pc, #16]	; (8003e5c <HAL_FLASH_Lock+0x1c>)
 8003e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e4e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bc80      	pop	{r7}
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	40022000 	.word	0x40022000

08003e60 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	460b      	mov	r3, r1
 8003e6a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003e6c:	4b08      	ldr	r3, [pc, #32]	; (8003e90 <FLASH_Program_HalfWord+0x30>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003e72:	4b08      	ldr	r3, [pc, #32]	; (8003e94 <FLASH_Program_HalfWord+0x34>)
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	4a07      	ldr	r2, [pc, #28]	; (8003e94 <FLASH_Program_HalfWord+0x34>)
 8003e78:	f043 0301 	orr.w	r3, r3, #1
 8003e7c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	887a      	ldrh	r2, [r7, #2]
 8003e82:	801a      	strh	r2, [r3, #0]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bc80      	pop	{r7}
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	200003f0 	.word	0x200003f0
 8003e94:	40022000 	.word	0x40022000

08003e98 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003ea0:	f7ff f844 	bl	8002f2c <HAL_GetTick>
 8003ea4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003ea6:	e010      	b.n	8003eca <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eae:	d00c      	beq.n	8003eca <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d007      	beq.n	8003ec6 <FLASH_WaitForLastOperation+0x2e>
 8003eb6:	f7ff f839 	bl	8002f2c <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d201      	bcs.n	8003eca <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e025      	b.n	8003f16 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003eca:	4b15      	ldr	r3, [pc, #84]	; (8003f20 <FLASH_WaitForLastOperation+0x88>)
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e8      	bne.n	8003ea8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003ed6:	4b12      	ldr	r3, [pc, #72]	; (8003f20 <FLASH_WaitForLastOperation+0x88>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f003 0320 	and.w	r3, r3, #32
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003ee2:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <FLASH_WaitForLastOperation+0x88>)
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003ee8:	4b0d      	ldr	r3, [pc, #52]	; (8003f20 <FLASH_WaitForLastOperation+0x88>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	f003 0310 	and.w	r3, r3, #16
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d10b      	bne.n	8003f0c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003ef4:	4b0a      	ldr	r3, [pc, #40]	; (8003f20 <FLASH_WaitForLastOperation+0x88>)
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d105      	bne.n	8003f0c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003f00:	4b07      	ldr	r3, [pc, #28]	; (8003f20 <FLASH_WaitForLastOperation+0x88>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003f0c:	f000 f80a 	bl	8003f24 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40022000 	.word	0x40022000

08003f24 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003f2e:	4b23      	ldr	r3, [pc, #140]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f003 0310 	and.w	r3, r3, #16
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d009      	beq.n	8003f4e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003f3a:	4b21      	ldr	r3, [pc, #132]	; (8003fc0 <FLASH_SetErrorCode+0x9c>)
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	f043 0302 	orr.w	r3, r3, #2
 8003f42:	4a1f      	ldr	r2, [pc, #124]	; (8003fc0 <FLASH_SetErrorCode+0x9c>)
 8003f44:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f043 0310 	orr.w	r3, r3, #16
 8003f4c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003f4e:	4b1b      	ldr	r3, [pc, #108]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d009      	beq.n	8003f6e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003f5a:	4b19      	ldr	r3, [pc, #100]	; (8003fc0 <FLASH_SetErrorCode+0x9c>)
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	f043 0301 	orr.w	r3, r3, #1
 8003f62:	4a17      	ldr	r2, [pc, #92]	; (8003fc0 <FLASH_SetErrorCode+0x9c>)
 8003f64:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f043 0304 	orr.w	r3, r3, #4
 8003f6c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003f6e:	4b13      	ldr	r3, [pc, #76]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00b      	beq.n	8003f92 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003f7a:	4b11      	ldr	r3, [pc, #68]	; (8003fc0 <FLASH_SetErrorCode+0x9c>)
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	f043 0304 	orr.w	r3, r3, #4
 8003f82:	4a0f      	ldr	r2, [pc, #60]	; (8003fc0 <FLASH_SetErrorCode+0x9c>)
 8003f84:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003f86:	4b0d      	ldr	r3, [pc, #52]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	4a0c      	ldr	r2, [pc, #48]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003f8c:	f023 0301 	bic.w	r3, r3, #1
 8003f90:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f240 1201 	movw	r2, #257	; 0x101
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d106      	bne.n	8003faa <FLASH_SetErrorCode+0x86>
 8003f9c:	4b07      	ldr	r3, [pc, #28]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	4a06      	ldr	r2, [pc, #24]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003fa2:	f023 0301 	bic.w	r3, r3, #1
 8003fa6:	61d3      	str	r3, [r2, #28]
}  
 8003fa8:	e002      	b.n	8003fb0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003faa:	4a04      	ldr	r2, [pc, #16]	; (8003fbc <FLASH_SetErrorCode+0x98>)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	60d3      	str	r3, [r2, #12]
}  
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bc80      	pop	{r7}
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40022000 	.word	0x40022000
 8003fc0:	200003f0 	.word	0x200003f0

08003fc4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003fd6:	4b2f      	ldr	r3, [pc, #188]	; (8004094 <HAL_FLASHEx_Erase+0xd0>)
 8003fd8:	7e1b      	ldrb	r3, [r3, #24]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_FLASHEx_Erase+0x1e>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e053      	b.n	800408a <HAL_FLASHEx_Erase+0xc6>
 8003fe2:	4b2c      	ldr	r3, [pc, #176]	; (8004094 <HAL_FLASHEx_Erase+0xd0>)
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d116      	bne.n	800401e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003ff0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ff4:	f7ff ff50 	bl	8003e98 <FLASH_WaitForLastOperation>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d141      	bne.n	8004082 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003ffe:	2001      	movs	r0, #1
 8004000:	f000 f84c 	bl	800409c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004004:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004008:	f7ff ff46 	bl	8003e98 <FLASH_WaitForLastOperation>
 800400c:	4603      	mov	r3, r0
 800400e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004010:	4b21      	ldr	r3, [pc, #132]	; (8004098 <HAL_FLASHEx_Erase+0xd4>)
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	4a20      	ldr	r2, [pc, #128]	; (8004098 <HAL_FLASHEx_Erase+0xd4>)
 8004016:	f023 0304 	bic.w	r3, r3, #4
 800401a:	6113      	str	r3, [r2, #16]
 800401c:	e031      	b.n	8004082 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800401e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004022:	f7ff ff39 	bl	8003e98 <FLASH_WaitForLastOperation>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d12a      	bne.n	8004082 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	f04f 32ff 	mov.w	r2, #4294967295
 8004032:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	60bb      	str	r3, [r7, #8]
 800403a:	e019      	b.n	8004070 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800403c:	68b8      	ldr	r0, [r7, #8]
 800403e:	f000 f849 	bl	80040d4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004042:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004046:	f7ff ff27 	bl	8003e98 <FLASH_WaitForLastOperation>
 800404a:	4603      	mov	r3, r0
 800404c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800404e:	4b12      	ldr	r3, [pc, #72]	; (8004098 <HAL_FLASHEx_Erase+0xd4>)
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	4a11      	ldr	r2, [pc, #68]	; (8004098 <HAL_FLASHEx_Erase+0xd4>)
 8004054:	f023 0302 	bic.w	r3, r3, #2
 8004058:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800405a:	7bfb      	ldrb	r3, [r7, #15]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d003      	beq.n	8004068 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	601a      	str	r2, [r3, #0]
            break;
 8004066:	e00c      	b.n	8004082 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800406e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	029a      	lsls	r2, r3, #10
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	4413      	add	r3, r2
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	429a      	cmp	r2, r3
 8004080:	d3dc      	bcc.n	800403c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004082:	4b04      	ldr	r3, [pc, #16]	; (8004094 <HAL_FLASHEx_Erase+0xd0>)
 8004084:	2200      	movs	r2, #0
 8004086:	761a      	strb	r2, [r3, #24]

  return status;
 8004088:	7bfb      	ldrb	r3, [r7, #15]
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	200003f0 	.word	0x200003f0
 8004098:	40022000 	.word	0x40022000

0800409c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80040a4:	4b09      	ldr	r3, [pc, #36]	; (80040cc <FLASH_MassErase+0x30>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80040aa:	4b09      	ldr	r3, [pc, #36]	; (80040d0 <FLASH_MassErase+0x34>)
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	4a08      	ldr	r2, [pc, #32]	; (80040d0 <FLASH_MassErase+0x34>)
 80040b0:	f043 0304 	orr.w	r3, r3, #4
 80040b4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80040b6:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <FLASH_MassErase+0x34>)
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	4a05      	ldr	r2, [pc, #20]	; (80040d0 <FLASH_MassErase+0x34>)
 80040bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040c0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80040c2:	bf00      	nop
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bc80      	pop	{r7}
 80040ca:	4770      	bx	lr
 80040cc:	200003f0 	.word	0x200003f0
 80040d0:	40022000 	.word	0x40022000

080040d4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80040dc:	4b0b      	ldr	r3, [pc, #44]	; (800410c <FLASH_PageErase+0x38>)
 80040de:	2200      	movs	r2, #0
 80040e0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80040e2:	4b0b      	ldr	r3, [pc, #44]	; (8004110 <FLASH_PageErase+0x3c>)
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	4a0a      	ldr	r2, [pc, #40]	; (8004110 <FLASH_PageErase+0x3c>)
 80040e8:	f043 0302 	orr.w	r3, r3, #2
 80040ec:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80040ee:	4a08      	ldr	r2, [pc, #32]	; (8004110 <FLASH_PageErase+0x3c>)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80040f4:	4b06      	ldr	r3, [pc, #24]	; (8004110 <FLASH_PageErase+0x3c>)
 80040f6:	691b      	ldr	r3, [r3, #16]
 80040f8:	4a05      	ldr	r2, [pc, #20]	; (8004110 <FLASH_PageErase+0x3c>)
 80040fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040fe:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	bc80      	pop	{r7}
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	200003f0 	.word	0x200003f0
 8004110:	40022000 	.word	0x40022000

08004114 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004114:	b480      	push	{r7}
 8004116:	b08b      	sub	sp, #44	; 0x2c
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800411e:	2300      	movs	r3, #0
 8004120:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004122:	2300      	movs	r3, #0
 8004124:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004126:	e169      	b.n	80043fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004128:	2201      	movs	r2, #1
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	69fa      	ldr	r2, [r7, #28]
 8004138:	4013      	ands	r3, r2
 800413a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800413c:	69ba      	ldr	r2, [r7, #24]
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	429a      	cmp	r2, r3
 8004142:	f040 8158 	bne.w	80043f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	4a9a      	ldr	r2, [pc, #616]	; (80043b4 <HAL_GPIO_Init+0x2a0>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d05e      	beq.n	800420e <HAL_GPIO_Init+0xfa>
 8004150:	4a98      	ldr	r2, [pc, #608]	; (80043b4 <HAL_GPIO_Init+0x2a0>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d875      	bhi.n	8004242 <HAL_GPIO_Init+0x12e>
 8004156:	4a98      	ldr	r2, [pc, #608]	; (80043b8 <HAL_GPIO_Init+0x2a4>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d058      	beq.n	800420e <HAL_GPIO_Init+0xfa>
 800415c:	4a96      	ldr	r2, [pc, #600]	; (80043b8 <HAL_GPIO_Init+0x2a4>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d86f      	bhi.n	8004242 <HAL_GPIO_Init+0x12e>
 8004162:	4a96      	ldr	r2, [pc, #600]	; (80043bc <HAL_GPIO_Init+0x2a8>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d052      	beq.n	800420e <HAL_GPIO_Init+0xfa>
 8004168:	4a94      	ldr	r2, [pc, #592]	; (80043bc <HAL_GPIO_Init+0x2a8>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d869      	bhi.n	8004242 <HAL_GPIO_Init+0x12e>
 800416e:	4a94      	ldr	r2, [pc, #592]	; (80043c0 <HAL_GPIO_Init+0x2ac>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d04c      	beq.n	800420e <HAL_GPIO_Init+0xfa>
 8004174:	4a92      	ldr	r2, [pc, #584]	; (80043c0 <HAL_GPIO_Init+0x2ac>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d863      	bhi.n	8004242 <HAL_GPIO_Init+0x12e>
 800417a:	4a92      	ldr	r2, [pc, #584]	; (80043c4 <HAL_GPIO_Init+0x2b0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d046      	beq.n	800420e <HAL_GPIO_Init+0xfa>
 8004180:	4a90      	ldr	r2, [pc, #576]	; (80043c4 <HAL_GPIO_Init+0x2b0>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d85d      	bhi.n	8004242 <HAL_GPIO_Init+0x12e>
 8004186:	2b12      	cmp	r3, #18
 8004188:	d82a      	bhi.n	80041e0 <HAL_GPIO_Init+0xcc>
 800418a:	2b12      	cmp	r3, #18
 800418c:	d859      	bhi.n	8004242 <HAL_GPIO_Init+0x12e>
 800418e:	a201      	add	r2, pc, #4	; (adr r2, 8004194 <HAL_GPIO_Init+0x80>)
 8004190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004194:	0800420f 	.word	0x0800420f
 8004198:	080041e9 	.word	0x080041e9
 800419c:	080041fb 	.word	0x080041fb
 80041a0:	0800423d 	.word	0x0800423d
 80041a4:	08004243 	.word	0x08004243
 80041a8:	08004243 	.word	0x08004243
 80041ac:	08004243 	.word	0x08004243
 80041b0:	08004243 	.word	0x08004243
 80041b4:	08004243 	.word	0x08004243
 80041b8:	08004243 	.word	0x08004243
 80041bc:	08004243 	.word	0x08004243
 80041c0:	08004243 	.word	0x08004243
 80041c4:	08004243 	.word	0x08004243
 80041c8:	08004243 	.word	0x08004243
 80041cc:	08004243 	.word	0x08004243
 80041d0:	08004243 	.word	0x08004243
 80041d4:	08004243 	.word	0x08004243
 80041d8:	080041f1 	.word	0x080041f1
 80041dc:	08004205 	.word	0x08004205
 80041e0:	4a79      	ldr	r2, [pc, #484]	; (80043c8 <HAL_GPIO_Init+0x2b4>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d013      	beq.n	800420e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80041e6:	e02c      	b.n	8004242 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	623b      	str	r3, [r7, #32]
          break;
 80041ee:	e029      	b.n	8004244 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	3304      	adds	r3, #4
 80041f6:	623b      	str	r3, [r7, #32]
          break;
 80041f8:	e024      	b.n	8004244 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	3308      	adds	r3, #8
 8004200:	623b      	str	r3, [r7, #32]
          break;
 8004202:	e01f      	b.n	8004244 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	330c      	adds	r3, #12
 800420a:	623b      	str	r3, [r7, #32]
          break;
 800420c:	e01a      	b.n	8004244 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d102      	bne.n	800421c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004216:	2304      	movs	r3, #4
 8004218:	623b      	str	r3, [r7, #32]
          break;
 800421a:	e013      	b.n	8004244 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d105      	bne.n	8004230 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004224:	2308      	movs	r3, #8
 8004226:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69fa      	ldr	r2, [r7, #28]
 800422c:	611a      	str	r2, [r3, #16]
          break;
 800422e:	e009      	b.n	8004244 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004230:	2308      	movs	r3, #8
 8004232:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	69fa      	ldr	r2, [r7, #28]
 8004238:	615a      	str	r2, [r3, #20]
          break;
 800423a:	e003      	b.n	8004244 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800423c:	2300      	movs	r3, #0
 800423e:	623b      	str	r3, [r7, #32]
          break;
 8004240:	e000      	b.n	8004244 <HAL_GPIO_Init+0x130>
          break;
 8004242:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	2bff      	cmp	r3, #255	; 0xff
 8004248:	d801      	bhi.n	800424e <HAL_GPIO_Init+0x13a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	e001      	b.n	8004252 <HAL_GPIO_Init+0x13e>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	3304      	adds	r3, #4
 8004252:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	2bff      	cmp	r3, #255	; 0xff
 8004258:	d802      	bhi.n	8004260 <HAL_GPIO_Init+0x14c>
 800425a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	e002      	b.n	8004266 <HAL_GPIO_Init+0x152>
 8004260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004262:	3b08      	subs	r3, #8
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	210f      	movs	r1, #15
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	fa01 f303 	lsl.w	r3, r1, r3
 8004274:	43db      	mvns	r3, r3
 8004276:	401a      	ands	r2, r3
 8004278:	6a39      	ldr	r1, [r7, #32]
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	fa01 f303 	lsl.w	r3, r1, r3
 8004280:	431a      	orrs	r2, r3
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	f000 80b1 	beq.w	80043f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004294:	4b4d      	ldr	r3, [pc, #308]	; (80043cc <HAL_GPIO_Init+0x2b8>)
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	4a4c      	ldr	r2, [pc, #304]	; (80043cc <HAL_GPIO_Init+0x2b8>)
 800429a:	f043 0301 	orr.w	r3, r3, #1
 800429e:	6193      	str	r3, [r2, #24]
 80042a0:	4b4a      	ldr	r3, [pc, #296]	; (80043cc <HAL_GPIO_Init+0x2b8>)
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80042ac:	4a48      	ldr	r2, [pc, #288]	; (80043d0 <HAL_GPIO_Init+0x2bc>)
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	089b      	lsrs	r3, r3, #2
 80042b2:	3302      	adds	r3, #2
 80042b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	220f      	movs	r2, #15
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	43db      	mvns	r3, r3
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	4013      	ands	r3, r2
 80042ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a40      	ldr	r2, [pc, #256]	; (80043d4 <HAL_GPIO_Init+0x2c0>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d013      	beq.n	8004300 <HAL_GPIO_Init+0x1ec>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a3f      	ldr	r2, [pc, #252]	; (80043d8 <HAL_GPIO_Init+0x2c4>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00d      	beq.n	80042fc <HAL_GPIO_Init+0x1e8>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a3e      	ldr	r2, [pc, #248]	; (80043dc <HAL_GPIO_Init+0x2c8>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d007      	beq.n	80042f8 <HAL_GPIO_Init+0x1e4>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a3d      	ldr	r2, [pc, #244]	; (80043e0 <HAL_GPIO_Init+0x2cc>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d101      	bne.n	80042f4 <HAL_GPIO_Init+0x1e0>
 80042f0:	2303      	movs	r3, #3
 80042f2:	e006      	b.n	8004302 <HAL_GPIO_Init+0x1ee>
 80042f4:	2304      	movs	r3, #4
 80042f6:	e004      	b.n	8004302 <HAL_GPIO_Init+0x1ee>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e002      	b.n	8004302 <HAL_GPIO_Init+0x1ee>
 80042fc:	2301      	movs	r3, #1
 80042fe:	e000      	b.n	8004302 <HAL_GPIO_Init+0x1ee>
 8004300:	2300      	movs	r3, #0
 8004302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004304:	f002 0203 	and.w	r2, r2, #3
 8004308:	0092      	lsls	r2, r2, #2
 800430a:	4093      	lsls	r3, r2
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4313      	orrs	r3, r2
 8004310:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004312:	492f      	ldr	r1, [pc, #188]	; (80043d0 <HAL_GPIO_Init+0x2bc>)
 8004314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004316:	089b      	lsrs	r3, r3, #2
 8004318:	3302      	adds	r3, #2
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d006      	beq.n	800433a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800432c:	4b2d      	ldr	r3, [pc, #180]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	492c      	ldr	r1, [pc, #176]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	4313      	orrs	r3, r2
 8004336:	608b      	str	r3, [r1, #8]
 8004338:	e006      	b.n	8004348 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800433a:	4b2a      	ldr	r3, [pc, #168]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	43db      	mvns	r3, r3
 8004342:	4928      	ldr	r1, [pc, #160]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 8004344:	4013      	ands	r3, r2
 8004346:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d006      	beq.n	8004362 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004354:	4b23      	ldr	r3, [pc, #140]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	4922      	ldr	r1, [pc, #136]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	4313      	orrs	r3, r2
 800435e:	60cb      	str	r3, [r1, #12]
 8004360:	e006      	b.n	8004370 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004362:	4b20      	ldr	r3, [pc, #128]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 8004364:	68da      	ldr	r2, [r3, #12]
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	43db      	mvns	r3, r3
 800436a:	491e      	ldr	r1, [pc, #120]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 800436c:	4013      	ands	r3, r2
 800436e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d006      	beq.n	800438a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800437c:	4b19      	ldr	r3, [pc, #100]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	4918      	ldr	r1, [pc, #96]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	4313      	orrs	r3, r2
 8004386:	604b      	str	r3, [r1, #4]
 8004388:	e006      	b.n	8004398 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800438a:	4b16      	ldr	r3, [pc, #88]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	43db      	mvns	r3, r3
 8004392:	4914      	ldr	r1, [pc, #80]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 8004394:	4013      	ands	r3, r2
 8004396:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d021      	beq.n	80043e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80043a4:	4b0f      	ldr	r3, [pc, #60]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	490e      	ldr	r1, [pc, #56]	; (80043e4 <HAL_GPIO_Init+0x2d0>)
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	600b      	str	r3, [r1, #0]
 80043b0:	e021      	b.n	80043f6 <HAL_GPIO_Init+0x2e2>
 80043b2:	bf00      	nop
 80043b4:	10320000 	.word	0x10320000
 80043b8:	10310000 	.word	0x10310000
 80043bc:	10220000 	.word	0x10220000
 80043c0:	10210000 	.word	0x10210000
 80043c4:	10120000 	.word	0x10120000
 80043c8:	10110000 	.word	0x10110000
 80043cc:	40021000 	.word	0x40021000
 80043d0:	40010000 	.word	0x40010000
 80043d4:	40010800 	.word	0x40010800
 80043d8:	40010c00 	.word	0x40010c00
 80043dc:	40011000 	.word	0x40011000
 80043e0:	40011400 	.word	0x40011400
 80043e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80043e8:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <HAL_GPIO_Init+0x304>)
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	43db      	mvns	r3, r3
 80043f0:	4909      	ldr	r1, [pc, #36]	; (8004418 <HAL_GPIO_Init+0x304>)
 80043f2:	4013      	ands	r3, r2
 80043f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80043f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f8:	3301      	adds	r3, #1
 80043fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004402:	fa22 f303 	lsr.w	r3, r2, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	f47f ae8e 	bne.w	8004128 <HAL_GPIO_Init+0x14>
  }
}
 800440c:	bf00      	nop
 800440e:	bf00      	nop
 8004410:	372c      	adds	r7, #44	; 0x2c
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr
 8004418:	40010400 	.word	0x40010400

0800441c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	460b      	mov	r3, r1
 8004426:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	887b      	ldrh	r3, [r7, #2]
 800442e:	4013      	ands	r3, r2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004434:	2301      	movs	r3, #1
 8004436:	73fb      	strb	r3, [r7, #15]
 8004438:	e001      	b.n	800443e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800443a:	2300      	movs	r3, #0
 800443c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800443e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	bc80      	pop	{r7}
 8004448:	4770      	bx	lr

0800444a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800444a:	b480      	push	{r7}
 800444c:	b083      	sub	sp, #12
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
 8004452:	460b      	mov	r3, r1
 8004454:	807b      	strh	r3, [r7, #2]
 8004456:	4613      	mov	r3, r2
 8004458:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800445a:	787b      	ldrb	r3, [r7, #1]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004460:	887a      	ldrh	r2, [r7, #2]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004466:	e003      	b.n	8004470 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004468:	887b      	ldrh	r3, [r7, #2]
 800446a:	041a      	lsls	r2, r3, #16
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	611a      	str	r2, [r3, #16]
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr
	...

0800447c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	4603      	mov	r3, r0
 8004484:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004486:	4b08      	ldr	r3, [pc, #32]	; (80044a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004488:	695a      	ldr	r2, [r3, #20]
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	4013      	ands	r3, r2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d006      	beq.n	80044a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004492:	4a05      	ldr	r2, [pc, #20]	; (80044a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004494:	88fb      	ldrh	r3, [r7, #6]
 8004496:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004498:	88fb      	ldrh	r3, [r7, #6]
 800449a:	4618      	mov	r0, r3
 800449c:	f7fe fa46 	bl	800292c <HAL_GPIO_EXTI_Callback>
  }
}
 80044a0:	bf00      	nop
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40010400 	.word	0x40010400

080044ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e12b      	b.n	8004716 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d106      	bne.n	80044d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fe fab6 	bl	8002a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2224      	movs	r2, #36	; 0x24
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 0201 	bic.w	r2, r2, #1
 80044ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800450e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004510:	f001 fbd6 	bl	8005cc0 <HAL_RCC_GetPCLK1Freq>
 8004514:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	4a81      	ldr	r2, [pc, #516]	; (8004720 <HAL_I2C_Init+0x274>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d807      	bhi.n	8004530 <HAL_I2C_Init+0x84>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4a80      	ldr	r2, [pc, #512]	; (8004724 <HAL_I2C_Init+0x278>)
 8004524:	4293      	cmp	r3, r2
 8004526:	bf94      	ite	ls
 8004528:	2301      	movls	r3, #1
 800452a:	2300      	movhi	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	e006      	b.n	800453e <HAL_I2C_Init+0x92>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4a7d      	ldr	r2, [pc, #500]	; (8004728 <HAL_I2C_Init+0x27c>)
 8004534:	4293      	cmp	r3, r2
 8004536:	bf94      	ite	ls
 8004538:	2301      	movls	r3, #1
 800453a:	2300      	movhi	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e0e7      	b.n	8004716 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	4a78      	ldr	r2, [pc, #480]	; (800472c <HAL_I2C_Init+0x280>)
 800454a:	fba2 2303 	umull	r2, r3, r2, r3
 800454e:	0c9b      	lsrs	r3, r3, #18
 8004550:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	430a      	orrs	r2, r1
 8004564:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	4a6a      	ldr	r2, [pc, #424]	; (8004720 <HAL_I2C_Init+0x274>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d802      	bhi.n	8004580 <HAL_I2C_Init+0xd4>
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	3301      	adds	r3, #1
 800457e:	e009      	b.n	8004594 <HAL_I2C_Init+0xe8>
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004586:	fb02 f303 	mul.w	r3, r2, r3
 800458a:	4a69      	ldr	r2, [pc, #420]	; (8004730 <HAL_I2C_Init+0x284>)
 800458c:	fba2 2303 	umull	r2, r3, r2, r3
 8004590:	099b      	lsrs	r3, r3, #6
 8004592:	3301      	adds	r3, #1
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	6812      	ldr	r2, [r2, #0]
 8004598:	430b      	orrs	r3, r1
 800459a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	495c      	ldr	r1, [pc, #368]	; (8004720 <HAL_I2C_Init+0x274>)
 80045b0:	428b      	cmp	r3, r1
 80045b2:	d819      	bhi.n	80045e8 <HAL_I2C_Init+0x13c>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	1e59      	subs	r1, r3, #1
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	fbb1 f3f3 	udiv	r3, r1, r3
 80045c2:	1c59      	adds	r1, r3, #1
 80045c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045c8:	400b      	ands	r3, r1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00a      	beq.n	80045e4 <HAL_I2C_Init+0x138>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	1e59      	subs	r1, r3, #1
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	005b      	lsls	r3, r3, #1
 80045d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80045dc:	3301      	adds	r3, #1
 80045de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e2:	e051      	b.n	8004688 <HAL_I2C_Init+0x1dc>
 80045e4:	2304      	movs	r3, #4
 80045e6:	e04f      	b.n	8004688 <HAL_I2C_Init+0x1dc>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d111      	bne.n	8004614 <HAL_I2C_Init+0x168>
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	1e58      	subs	r0, r3, #1
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6859      	ldr	r1, [r3, #4]
 80045f8:	460b      	mov	r3, r1
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	440b      	add	r3, r1
 80045fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004602:	3301      	adds	r3, #1
 8004604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004608:	2b00      	cmp	r3, #0
 800460a:	bf0c      	ite	eq
 800460c:	2301      	moveq	r3, #1
 800460e:	2300      	movne	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	e012      	b.n	800463a <HAL_I2C_Init+0x18e>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	1e58      	subs	r0, r3, #1
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6859      	ldr	r1, [r3, #4]
 800461c:	460b      	mov	r3, r1
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	440b      	add	r3, r1
 8004622:	0099      	lsls	r1, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	fbb0 f3f3 	udiv	r3, r0, r3
 800462a:	3301      	adds	r3, #1
 800462c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004630:	2b00      	cmp	r3, #0
 8004632:	bf0c      	ite	eq
 8004634:	2301      	moveq	r3, #1
 8004636:	2300      	movne	r3, #0
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <HAL_I2C_Init+0x196>
 800463e:	2301      	movs	r3, #1
 8004640:	e022      	b.n	8004688 <HAL_I2C_Init+0x1dc>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10e      	bne.n	8004668 <HAL_I2C_Init+0x1bc>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	1e58      	subs	r0, r3, #1
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6859      	ldr	r1, [r3, #4]
 8004652:	460b      	mov	r3, r1
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	440b      	add	r3, r1
 8004658:	fbb0 f3f3 	udiv	r3, r0, r3
 800465c:	3301      	adds	r3, #1
 800465e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004662:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004666:	e00f      	b.n	8004688 <HAL_I2C_Init+0x1dc>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	1e58      	subs	r0, r3, #1
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6859      	ldr	r1, [r3, #4]
 8004670:	460b      	mov	r3, r1
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	440b      	add	r3, r1
 8004676:	0099      	lsls	r1, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	fbb0 f3f3 	udiv	r3, r0, r3
 800467e:	3301      	adds	r3, #1
 8004680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004684:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004688:	6879      	ldr	r1, [r7, #4]
 800468a:	6809      	ldr	r1, [r1, #0]
 800468c:	4313      	orrs	r3, r2
 800468e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	69da      	ldr	r2, [r3, #28]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	431a      	orrs	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	6911      	ldr	r1, [r2, #16]
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	68d2      	ldr	r2, [r2, #12]
 80046c2:	4311      	orrs	r1, r2
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6812      	ldr	r2, [r2, #0]
 80046c8:	430b      	orrs	r3, r1
 80046ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	695a      	ldr	r2, [r3, #20]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	431a      	orrs	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	430a      	orrs	r2, r1
 80046e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f042 0201 	orr.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2220      	movs	r2, #32
 8004702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	000186a0 	.word	0x000186a0
 8004724:	001e847f 	.word	0x001e847f
 8004728:	003d08ff 	.word	0x003d08ff
 800472c:	431bde83 	.word	0x431bde83
 8004730:	10624dd3 	.word	0x10624dd3

08004734 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af02      	add	r7, sp, #8
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	607a      	str	r2, [r7, #4]
 800473e:	461a      	mov	r2, r3
 8004740:	460b      	mov	r3, r1
 8004742:	817b      	strh	r3, [r7, #10]
 8004744:	4613      	mov	r3, r2
 8004746:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004748:	f7fe fbf0 	bl	8002f2c <HAL_GetTick>
 800474c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b20      	cmp	r3, #32
 8004758:	f040 80e0 	bne.w	800491c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	2319      	movs	r3, #25
 8004762:	2201      	movs	r2, #1
 8004764:	4970      	ldr	r1, [pc, #448]	; (8004928 <HAL_I2C_Master_Transmit+0x1f4>)
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 fc9e 	bl	80050a8 <I2C_WaitOnFlagUntilTimeout>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004772:	2302      	movs	r3, #2
 8004774:	e0d3      	b.n	800491e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800477c:	2b01      	cmp	r3, #1
 800477e:	d101      	bne.n	8004784 <HAL_I2C_Master_Transmit+0x50>
 8004780:	2302      	movs	r3, #2
 8004782:	e0cc      	b.n	800491e <HAL_I2C_Master_Transmit+0x1ea>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0301 	and.w	r3, r3, #1
 8004796:	2b01      	cmp	r3, #1
 8004798:	d007      	beq.n	80047aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0201 	orr.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2221      	movs	r2, #33	; 0x21
 80047be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2210      	movs	r2, #16
 80047c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	893a      	ldrh	r2, [r7, #8]
 80047da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	4a50      	ldr	r2, [pc, #320]	; (800492c <HAL_I2C_Master_Transmit+0x1f8>)
 80047ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80047ec:	8979      	ldrh	r1, [r7, #10]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	6a3a      	ldr	r2, [r7, #32]
 80047f2:	68f8      	ldr	r0, [r7, #12]
 80047f4:	f000 fb08 	bl	8004e08 <I2C_MasterRequestWrite>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e08d      	b.n	800491e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004802:	2300      	movs	r3, #0
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	613b      	str	r3, [r7, #16]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	613b      	str	r3, [r7, #16]
 8004816:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004818:	e066      	b.n	80048e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	6a39      	ldr	r1, [r7, #32]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 fd5c 	bl	80052dc <I2C_WaitOnTXEFlagUntilTimeout>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00d      	beq.n	8004846 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	2b04      	cmp	r3, #4
 8004830:	d107      	bne.n	8004842 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004840:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e06b      	b.n	800491e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	781a      	ldrb	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004860:	b29b      	uxth	r3, r3
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800486e:	3b01      	subs	r3, #1
 8004870:	b29a      	uxth	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b04      	cmp	r3, #4
 8004882:	d11b      	bne.n	80048bc <HAL_I2C_Master_Transmit+0x188>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004888:	2b00      	cmp	r3, #0
 800488a:	d017      	beq.n	80048bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	781a      	ldrb	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489c:	1c5a      	adds	r2, r3, #1
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b4:	3b01      	subs	r3, #1
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	6a39      	ldr	r1, [r7, #32]
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 fd53 	bl	800536c <I2C_WaitOnBTFFlagUntilTimeout>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00d      	beq.n	80048e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d0:	2b04      	cmp	r3, #4
 80048d2:	d107      	bne.n	80048e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e01a      	b.n	800491e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d194      	bne.n	800481a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004918:	2300      	movs	r3, #0
 800491a:	e000      	b.n	800491e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800491c:	2302      	movs	r3, #2
  }
}
 800491e:	4618      	mov	r0, r3
 8004920:	3718      	adds	r7, #24
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	00100002 	.word	0x00100002
 800492c:	ffff0000 	.word	0xffff0000

08004930 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b08c      	sub	sp, #48	; 0x30
 8004934:	af02      	add	r7, sp, #8
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	607a      	str	r2, [r7, #4]
 800493a:	461a      	mov	r2, r3
 800493c:	460b      	mov	r3, r1
 800493e:	817b      	strh	r3, [r7, #10]
 8004940:	4613      	mov	r3, r2
 8004942:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004948:	f7fe faf0 	bl	8002f2c <HAL_GetTick>
 800494c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b20      	cmp	r3, #32
 8004958:	f040 824b 	bne.w	8004df2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800495c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	2319      	movs	r3, #25
 8004962:	2201      	movs	r2, #1
 8004964:	497f      	ldr	r1, [pc, #508]	; (8004b64 <HAL_I2C_Master_Receive+0x234>)
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 fb9e 	bl	80050a8 <I2C_WaitOnFlagUntilTimeout>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004972:	2302      	movs	r3, #2
 8004974:	e23e      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800497c:	2b01      	cmp	r3, #1
 800497e:	d101      	bne.n	8004984 <HAL_I2C_Master_Receive+0x54>
 8004980:	2302      	movs	r3, #2
 8004982:	e237      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b01      	cmp	r3, #1
 8004998:	d007      	beq.n	80049aa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f042 0201 	orr.w	r2, r2, #1
 80049a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2222      	movs	r2, #34	; 0x22
 80049be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2210      	movs	r2, #16
 80049c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	893a      	ldrh	r2, [r7, #8]
 80049da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	4a5f      	ldr	r2, [pc, #380]	; (8004b68 <HAL_I2C_Master_Receive+0x238>)
 80049ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049ec:	8979      	ldrh	r1, [r7, #10]
 80049ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 fa8a 	bl	8004f0c <I2C_MasterRequestRead>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d001      	beq.n	8004a02 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e1f8      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d113      	bne.n	8004a32 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	61fb      	str	r3, [r7, #28]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	61fb      	str	r3, [r7, #28]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	61fb      	str	r3, [r7, #28]
 8004a1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	e1cc      	b.n	8004dcc <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d11e      	bne.n	8004a78 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a48:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004a4a:	b672      	cpsid	i
}
 8004a4c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a4e:	2300      	movs	r3, #0
 8004a50:	61bb      	str	r3, [r7, #24]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	61bb      	str	r3, [r7, #24]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	61bb      	str	r3, [r7, #24]
 8004a62:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a72:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004a74:	b662      	cpsie	i
}
 8004a76:	e035      	b.n	8004ae4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d11e      	bne.n	8004abe <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a8e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004a90:	b672      	cpsid	i
}
 8004a92:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a94:	2300      	movs	r3, #0
 8004a96:	617b      	str	r3, [r7, #20]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	617b      	str	r3, [r7, #20]
 8004aa8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ab8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004aba:	b662      	cpsie	i
}
 8004abc:	e012      	b.n	8004ae4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004acc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ace:	2300      	movs	r3, #0
 8004ad0:	613b      	str	r3, [r7, #16]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	613b      	str	r3, [r7, #16]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	613b      	str	r3, [r7, #16]
 8004ae2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004ae4:	e172      	b.n	8004dcc <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aea:	2b03      	cmp	r3, #3
 8004aec:	f200 811f 	bhi.w	8004d2e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d123      	bne.n	8004b40 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004afa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 fc7d 	bl	80053fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e173      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b16:	b2d2      	uxtb	r2, r2
 8004b18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b3e:	e145      	b.n	8004dcc <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d152      	bne.n	8004bee <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	9300      	str	r3, [sp, #0]
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4e:	2200      	movs	r2, #0
 8004b50:	4906      	ldr	r1, [pc, #24]	; (8004b6c <HAL_I2C_Master_Receive+0x23c>)
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 faa8 	bl	80050a8 <I2C_WaitOnFlagUntilTimeout>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d008      	beq.n	8004b70 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e148      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
 8004b62:	bf00      	nop
 8004b64:	00100002 	.word	0x00100002
 8004b68:	ffff0000 	.word	0xffff0000
 8004b6c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004b70:	b672      	cpsid	i
}
 8004b72:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691a      	ldr	r2, [r3, #16]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	b2d2      	uxtb	r2, r2
 8004b90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b96:	1c5a      	adds	r2, r3, #1
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004bb6:	b662      	cpsie	i
}
 8004bb8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	691a      	ldr	r2, [r3, #16]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc4:	b2d2      	uxtb	r2, r2
 8004bc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	1c5a      	adds	r2, r3, #1
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	3b01      	subs	r3, #1
 8004be6:	b29a      	uxth	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bec:	e0ee      	b.n	8004dcc <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	4981      	ldr	r1, [pc, #516]	; (8004dfc <HAL_I2C_Master_Receive+0x4cc>)
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f000 fa55 	bl	80050a8 <I2C_WaitOnFlagUntilTimeout>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e0f5      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c16:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c18:	b672      	cpsid	i
}
 8004c1a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	691a      	ldr	r2, [r3, #16]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	3b01      	subs	r3, #1
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c4e:	4b6c      	ldr	r3, [pc, #432]	; (8004e00 <HAL_I2C_Master_Receive+0x4d0>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	08db      	lsrs	r3, r3, #3
 8004c54:	4a6b      	ldr	r2, [pc, #428]	; (8004e04 <HAL_I2C_Master_Receive+0x4d4>)
 8004c56:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5a:	0a1a      	lsrs	r2, r3, #8
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	00da      	lsls	r2, r3, #3
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004c68:	6a3b      	ldr	r3, [r7, #32]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004c6e:	6a3b      	ldr	r3, [r7, #32]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d118      	bne.n	8004ca6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8e:	f043 0220 	orr.w	r2, r3, #32
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004c96:	b662      	cpsie	i
}
 8004c98:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e0a6      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	2b04      	cmp	r3, #4
 8004cb2:	d1d9      	bne.n	8004c68 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	691a      	ldr	r2, [r3, #16]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004cf6:	b662      	cpsie	i
}
 8004cf8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	691a      	ldr	r2, [r3, #16]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d04:	b2d2      	uxtb	r2, r2
 8004d06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0c:	1c5a      	adds	r2, r3, #1
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d16:	3b01      	subs	r3, #1
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d2c:	e04e      	b.n	8004dcc <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 fb62 	bl	80053fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d001      	beq.n	8004d42 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e058      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691a      	ldr	r2, [r3, #16]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4c:	b2d2      	uxtb	r2, r2
 8004d4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	f003 0304 	and.w	r3, r3, #4
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	d124      	bne.n	8004dcc <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d86:	2b03      	cmp	r3, #3
 8004d88:	d107      	bne.n	8004d9a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d98:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	691a      	ldr	r2, [r3, #16]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da4:	b2d2      	uxtb	r2, r2
 8004da6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dac:	1c5a      	adds	r2, r3, #1
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f47f ae88 	bne.w	8004ae6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004dee:	2300      	movs	r3, #0
 8004df0:	e000      	b.n	8004df4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004df2:	2302      	movs	r3, #2
  }
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3728      	adds	r7, #40	; 0x28
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	00010004 	.word	0x00010004
 8004e00:	2000000c 	.word	0x2000000c
 8004e04:	14f8b589 	.word	0x14f8b589

08004e08 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	607a      	str	r2, [r7, #4]
 8004e12:	603b      	str	r3, [r7, #0]
 8004e14:	460b      	mov	r3, r1
 8004e16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b08      	cmp	r3, #8
 8004e22:	d006      	beq.n	8004e32 <I2C_MasterRequestWrite+0x2a>
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d003      	beq.n	8004e32 <I2C_MasterRequestWrite+0x2a>
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e30:	d108      	bne.n	8004e44 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e40:	601a      	str	r2, [r3, #0]
 8004e42:	e00b      	b.n	8004e5c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e48:	2b12      	cmp	r3, #18
 8004e4a:	d107      	bne.n	8004e5c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 f91d 	bl	80050a8 <I2C_WaitOnFlagUntilTimeout>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00d      	beq.n	8004e90 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e82:	d103      	bne.n	8004e8c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e8a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e035      	b.n	8004efc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e98:	d108      	bne.n	8004eac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e9a:	897b      	ldrh	r3, [r7, #10]
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ea8:	611a      	str	r2, [r3, #16]
 8004eaa:	e01b      	b.n	8004ee4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004eac:	897b      	ldrh	r3, [r7, #10]
 8004eae:	11db      	asrs	r3, r3, #7
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	f003 0306 	and.w	r3, r3, #6
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	f063 030f 	orn	r3, r3, #15
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	490e      	ldr	r1, [pc, #56]	; (8004f04 <I2C_MasterRequestWrite+0xfc>)
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 f966 	bl	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e010      	b.n	8004efc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004eda:	897b      	ldrh	r3, [r7, #10]
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	4907      	ldr	r1, [pc, #28]	; (8004f08 <I2C_MasterRequestWrite+0x100>)
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 f956 	bl	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e000      	b.n	8004efc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	00010008 	.word	0x00010008
 8004f08:	00010002 	.word	0x00010002

08004f0c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b088      	sub	sp, #32
 8004f10:	af02      	add	r7, sp, #8
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	607a      	str	r2, [r7, #4]
 8004f16:	603b      	str	r3, [r7, #0]
 8004f18:	460b      	mov	r3, r1
 8004f1a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f20:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f30:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d006      	beq.n	8004f46 <I2C_MasterRequestRead+0x3a>
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d003      	beq.n	8004f46 <I2C_MasterRequestRead+0x3a>
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f44:	d108      	bne.n	8004f58 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	e00b      	b.n	8004f70 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5c:	2b11      	cmp	r3, #17
 8004f5e:	d107      	bne.n	8004f70 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	9300      	str	r3, [sp, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f000 f893 	bl	80050a8 <I2C_WaitOnFlagUntilTimeout>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00d      	beq.n	8004fa4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f96:	d103      	bne.n	8004fa0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e079      	b.n	8005098 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fac:	d108      	bne.n	8004fc0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004fae:	897b      	ldrh	r3, [r7, #10]
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	f043 0301 	orr.w	r3, r3, #1
 8004fb6:	b2da      	uxtb	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	611a      	str	r2, [r3, #16]
 8004fbe:	e05f      	b.n	8005080 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004fc0:	897b      	ldrh	r3, [r7, #10]
 8004fc2:	11db      	asrs	r3, r3, #7
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	f003 0306 	and.w	r3, r3, #6
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	f063 030f 	orn	r3, r3, #15
 8004fd0:	b2da      	uxtb	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	4930      	ldr	r1, [pc, #192]	; (80050a0 <I2C_MasterRequestRead+0x194>)
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 f8dc 	bl	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e054      	b.n	8005098 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004fee:	897b      	ldrh	r3, [r7, #10]
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4929      	ldr	r1, [pc, #164]	; (80050a4 <I2C_MasterRequestRead+0x198>)
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 f8cc 	bl	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e044      	b.n	8005098 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800500e:	2300      	movs	r3, #0
 8005010:	613b      	str	r3, [r7, #16]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	613b      	str	r3, [r7, #16]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	613b      	str	r3, [r7, #16]
 8005022:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005032:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 f831 	bl	80050a8 <I2C_WaitOnFlagUntilTimeout>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00d      	beq.n	8005068 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005056:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800505a:	d103      	bne.n	8005064 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005062:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e017      	b.n	8005098 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005068:	897b      	ldrh	r3, [r7, #10]
 800506a:	11db      	asrs	r3, r3, #7
 800506c:	b2db      	uxtb	r3, r3
 800506e:	f003 0306 	and.w	r3, r3, #6
 8005072:	b2db      	uxtb	r3, r3
 8005074:	f063 030e 	orn	r3, r3, #14
 8005078:	b2da      	uxtb	r2, r3
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	4907      	ldr	r1, [pc, #28]	; (80050a4 <I2C_MasterRequestRead+0x198>)
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f888 	bl	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e000      	b.n	8005098 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3718      	adds	r7, #24
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	00010008 	.word	0x00010008
 80050a4:	00010002 	.word	0x00010002

080050a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	603b      	str	r3, [r7, #0]
 80050b4:	4613      	mov	r3, r2
 80050b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050b8:	e048      	b.n	800514c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c0:	d044      	beq.n	800514c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050c2:	f7fd ff33 	bl	8002f2c <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	683a      	ldr	r2, [r7, #0]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d302      	bcc.n	80050d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d139      	bne.n	800514c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	0c1b      	lsrs	r3, r3, #16
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d10d      	bne.n	80050fe <I2C_WaitOnFlagUntilTimeout+0x56>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	43da      	mvns	r2, r3
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	4013      	ands	r3, r2
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	bf0c      	ite	eq
 80050f4:	2301      	moveq	r3, #1
 80050f6:	2300      	movne	r3, #0
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	461a      	mov	r2, r3
 80050fc:	e00c      	b.n	8005118 <I2C_WaitOnFlagUntilTimeout+0x70>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	43da      	mvns	r2, r3
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	4013      	ands	r3, r2
 800510a:	b29b      	uxth	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	bf0c      	ite	eq
 8005110:	2301      	moveq	r3, #1
 8005112:	2300      	movne	r3, #0
 8005114:	b2db      	uxtb	r3, r3
 8005116:	461a      	mov	r2, r3
 8005118:	79fb      	ldrb	r3, [r7, #7]
 800511a:	429a      	cmp	r2, r3
 800511c:	d116      	bne.n	800514c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2220      	movs	r2, #32
 8005128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005138:	f043 0220 	orr.w	r2, r3, #32
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e023      	b.n	8005194 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	0c1b      	lsrs	r3, r3, #16
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b01      	cmp	r3, #1
 8005154:	d10d      	bne.n	8005172 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	43da      	mvns	r2, r3
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	4013      	ands	r3, r2
 8005162:	b29b      	uxth	r3, r3
 8005164:	2b00      	cmp	r3, #0
 8005166:	bf0c      	ite	eq
 8005168:	2301      	moveq	r3, #1
 800516a:	2300      	movne	r3, #0
 800516c:	b2db      	uxtb	r3, r3
 800516e:	461a      	mov	r2, r3
 8005170:	e00c      	b.n	800518c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	43da      	mvns	r2, r3
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	4013      	ands	r3, r2
 800517e:	b29b      	uxth	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	bf0c      	ite	eq
 8005184:	2301      	moveq	r3, #1
 8005186:	2300      	movne	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	461a      	mov	r2, r3
 800518c:	79fb      	ldrb	r3, [r7, #7]
 800518e:	429a      	cmp	r2, r3
 8005190:	d093      	beq.n	80050ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005192:	2300      	movs	r3, #0
}
 8005194:	4618      	mov	r0, r3
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
 80051a8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051aa:	e071      	b.n	8005290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ba:	d123      	bne.n	8005204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f0:	f043 0204 	orr.w	r2, r3, #4
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e067      	b.n	80052d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520a:	d041      	beq.n	8005290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520c:	f7fd fe8e 	bl	8002f2c <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	429a      	cmp	r2, r3
 800521a:	d302      	bcc.n	8005222 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d136      	bne.n	8005290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	0c1b      	lsrs	r3, r3, #16
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b01      	cmp	r3, #1
 800522a:	d10c      	bne.n	8005246 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	43da      	mvns	r2, r3
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	4013      	ands	r3, r2
 8005238:	b29b      	uxth	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	bf14      	ite	ne
 800523e:	2301      	movne	r3, #1
 8005240:	2300      	moveq	r3, #0
 8005242:	b2db      	uxtb	r3, r3
 8005244:	e00b      	b.n	800525e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	43da      	mvns	r2, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4013      	ands	r3, r2
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	bf14      	ite	ne
 8005258:	2301      	movne	r3, #1
 800525a:	2300      	moveq	r3, #0
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d016      	beq.n	8005290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527c:	f043 0220 	orr.w	r2, r3, #32
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e021      	b.n	80052d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	0c1b      	lsrs	r3, r3, #16
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b01      	cmp	r3, #1
 8005298:	d10c      	bne.n	80052b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	43da      	mvns	r2, r3
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	4013      	ands	r3, r2
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	bf14      	ite	ne
 80052ac:	2301      	movne	r3, #1
 80052ae:	2300      	moveq	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	e00b      	b.n	80052cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	43da      	mvns	r2, r3
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	4013      	ands	r3, r2
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	bf14      	ite	ne
 80052c6:	2301      	movne	r3, #1
 80052c8:	2300      	moveq	r3, #0
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	f47f af6d 	bne.w	80051ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80052d2:	2300      	movs	r3, #0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3710      	adds	r7, #16
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052e8:	e034      	b.n	8005354 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 f8e3 	bl	80054b6 <I2C_IsAcknowledgeFailed>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e034      	b.n	8005364 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005300:	d028      	beq.n	8005354 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005302:	f7fd fe13 	bl	8002f2c <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	429a      	cmp	r2, r3
 8005310:	d302      	bcc.n	8005318 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d11d      	bne.n	8005354 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005322:	2b80      	cmp	r3, #128	; 0x80
 8005324:	d016      	beq.n	8005354 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2220      	movs	r2, #32
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	f043 0220 	orr.w	r2, r3, #32
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e007      	b.n	8005364 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535e:	2b80      	cmp	r3, #128	; 0x80
 8005360:	d1c3      	bne.n	80052ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005378:	e034      	b.n	80053e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 f89b 	bl	80054b6 <I2C_IsAcknowledgeFailed>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e034      	b.n	80053f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005390:	d028      	beq.n	80053e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005392:	f7fd fdcb 	bl	8002f2c <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d302      	bcc.n	80053a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d11d      	bne.n	80053e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	f003 0304 	and.w	r3, r3, #4
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	d016      	beq.n	80053e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d0:	f043 0220 	orr.w	r2, r3, #32
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e007      	b.n	80053f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f003 0304 	and.w	r3, r3, #4
 80053ee:	2b04      	cmp	r3, #4
 80053f0:	d1c3      	bne.n	800537a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005408:	e049      	b.n	800549e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	f003 0310 	and.w	r3, r3, #16
 8005414:	2b10      	cmp	r3, #16
 8005416:	d119      	bne.n	800544c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f06f 0210 	mvn.w	r2, #16
 8005420:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2220      	movs	r2, #32
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e030      	b.n	80054ae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800544c:	f7fd fd6e 	bl	8002f2c <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	429a      	cmp	r2, r3
 800545a:	d302      	bcc.n	8005462 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d11d      	bne.n	800549e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546c:	2b40      	cmp	r3, #64	; 0x40
 800546e:	d016      	beq.n	800549e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2220      	movs	r2, #32
 800547a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	f043 0220 	orr.w	r2, r3, #32
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e007      	b.n	80054ae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a8:	2b40      	cmp	r3, #64	; 0x40
 80054aa:	d1ae      	bne.n	800540a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	695b      	ldr	r3, [r3, #20]
 80054c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054cc:	d11b      	bne.n	8005506 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054d6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f2:	f043 0204 	orr.w	r2, r3, #4
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e000      	b.n	8005508 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	bc80      	pop	{r7}
 8005510:	4770      	bx	lr
	...

08005514 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005514:	b480      	push	{r7}
 8005516:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005518:	4b03      	ldr	r3, [pc, #12]	; (8005528 <HAL_PWR_EnableBkUpAccess+0x14>)
 800551a:	2201      	movs	r2, #1
 800551c:	601a      	str	r2, [r3, #0]
}
 800551e:	bf00      	nop
 8005520:	46bd      	mov	sp, r7
 8005522:	bc80      	pop	{r7}
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	420e0020 	.word	0x420e0020

0800552c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e272      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 8087 	beq.w	800565a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800554c:	4b92      	ldr	r3, [pc, #584]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 030c 	and.w	r3, r3, #12
 8005554:	2b04      	cmp	r3, #4
 8005556:	d00c      	beq.n	8005572 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005558:	4b8f      	ldr	r3, [pc, #572]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f003 030c 	and.w	r3, r3, #12
 8005560:	2b08      	cmp	r3, #8
 8005562:	d112      	bne.n	800558a <HAL_RCC_OscConfig+0x5e>
 8005564:	4b8c      	ldr	r3, [pc, #560]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800556c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005570:	d10b      	bne.n	800558a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005572:	4b89      	ldr	r3, [pc, #548]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d06c      	beq.n	8005658 <HAL_RCC_OscConfig+0x12c>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d168      	bne.n	8005658 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e24c      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005592:	d106      	bne.n	80055a2 <HAL_RCC_OscConfig+0x76>
 8005594:	4b80      	ldr	r3, [pc, #512]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a7f      	ldr	r2, [pc, #508]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 800559a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	e02e      	b.n	8005600 <HAL_RCC_OscConfig+0xd4>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10c      	bne.n	80055c4 <HAL_RCC_OscConfig+0x98>
 80055aa:	4b7b      	ldr	r3, [pc, #492]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a7a      	ldr	r2, [pc, #488]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055b4:	6013      	str	r3, [r2, #0]
 80055b6:	4b78      	ldr	r3, [pc, #480]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a77      	ldr	r2, [pc, #476]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055c0:	6013      	str	r3, [r2, #0]
 80055c2:	e01d      	b.n	8005600 <HAL_RCC_OscConfig+0xd4>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055cc:	d10c      	bne.n	80055e8 <HAL_RCC_OscConfig+0xbc>
 80055ce:	4b72      	ldr	r3, [pc, #456]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a71      	ldr	r2, [pc, #452]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055d8:	6013      	str	r3, [r2, #0]
 80055da:	4b6f      	ldr	r3, [pc, #444]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a6e      	ldr	r2, [pc, #440]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e4:	6013      	str	r3, [r2, #0]
 80055e6:	e00b      	b.n	8005600 <HAL_RCC_OscConfig+0xd4>
 80055e8:	4b6b      	ldr	r3, [pc, #428]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a6a      	ldr	r2, [pc, #424]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055f2:	6013      	str	r3, [r2, #0]
 80055f4:	4b68      	ldr	r3, [pc, #416]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a67      	ldr	r2, [pc, #412]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80055fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d013      	beq.n	8005630 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005608:	f7fd fc90 	bl	8002f2c <HAL_GetTick>
 800560c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560e:	e008      	b.n	8005622 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005610:	f7fd fc8c 	bl	8002f2c <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b64      	cmp	r3, #100	; 0x64
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e200      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005622:	4b5d      	ldr	r3, [pc, #372]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0f0      	beq.n	8005610 <HAL_RCC_OscConfig+0xe4>
 800562e:	e014      	b.n	800565a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005630:	f7fd fc7c 	bl	8002f2c <HAL_GetTick>
 8005634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005636:	e008      	b.n	800564a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005638:	f7fd fc78 	bl	8002f2c <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	2b64      	cmp	r3, #100	; 0x64
 8005644:	d901      	bls.n	800564a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e1ec      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800564a:	4b53      	ldr	r3, [pc, #332]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1f0      	bne.n	8005638 <HAL_RCC_OscConfig+0x10c>
 8005656:	e000      	b.n	800565a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005658:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d063      	beq.n	800572e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005666:	4b4c      	ldr	r3, [pc, #304]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f003 030c 	and.w	r3, r3, #12
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00b      	beq.n	800568a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005672:	4b49      	ldr	r3, [pc, #292]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f003 030c 	and.w	r3, r3, #12
 800567a:	2b08      	cmp	r3, #8
 800567c:	d11c      	bne.n	80056b8 <HAL_RCC_OscConfig+0x18c>
 800567e:	4b46      	ldr	r3, [pc, #280]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d116      	bne.n	80056b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800568a:	4b43      	ldr	r3, [pc, #268]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d005      	beq.n	80056a2 <HAL_RCC_OscConfig+0x176>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d001      	beq.n	80056a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e1c0      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a2:	4b3d      	ldr	r3, [pc, #244]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	00db      	lsls	r3, r3, #3
 80056b0:	4939      	ldr	r1, [pc, #228]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056b6:	e03a      	b.n	800572e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d020      	beq.n	8005702 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056c0:	4b36      	ldr	r3, [pc, #216]	; (800579c <HAL_RCC_OscConfig+0x270>)
 80056c2:	2201      	movs	r2, #1
 80056c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c6:	f7fd fc31 	bl	8002f2c <HAL_GetTick>
 80056ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056cc:	e008      	b.n	80056e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056ce:	f7fd fc2d 	bl	8002f2c <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d901      	bls.n	80056e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e1a1      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e0:	4b2d      	ldr	r3, [pc, #180]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d0f0      	beq.n	80056ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ec:	4b2a      	ldr	r3, [pc, #168]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	4927      	ldr	r1, [pc, #156]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	600b      	str	r3, [r1, #0]
 8005700:	e015      	b.n	800572e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005702:	4b26      	ldr	r3, [pc, #152]	; (800579c <HAL_RCC_OscConfig+0x270>)
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005708:	f7fd fc10 	bl	8002f2c <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005710:	f7fd fc0c 	bl	8002f2c <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e180      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005722:	4b1d      	ldr	r3, [pc, #116]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0308 	and.w	r3, r3, #8
 8005736:	2b00      	cmp	r3, #0
 8005738:	d03a      	beq.n	80057b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d019      	beq.n	8005776 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005742:	4b17      	ldr	r3, [pc, #92]	; (80057a0 <HAL_RCC_OscConfig+0x274>)
 8005744:	2201      	movs	r2, #1
 8005746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005748:	f7fd fbf0 	bl	8002f2c <HAL_GetTick>
 800574c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005750:	f7fd fbec 	bl	8002f2c <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b02      	cmp	r3, #2
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e160      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005762:	4b0d      	ldr	r3, [pc, #52]	; (8005798 <HAL_RCC_OscConfig+0x26c>)
 8005764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d0f0      	beq.n	8005750 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800576e:	2001      	movs	r0, #1
 8005770:	f000 face 	bl	8005d10 <RCC_Delay>
 8005774:	e01c      	b.n	80057b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005776:	4b0a      	ldr	r3, [pc, #40]	; (80057a0 <HAL_RCC_OscConfig+0x274>)
 8005778:	2200      	movs	r2, #0
 800577a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800577c:	f7fd fbd6 	bl	8002f2c <HAL_GetTick>
 8005780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005782:	e00f      	b.n	80057a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005784:	f7fd fbd2 	bl	8002f2c <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	2b02      	cmp	r3, #2
 8005790:	d908      	bls.n	80057a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e146      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
 8005796:	bf00      	nop
 8005798:	40021000 	.word	0x40021000
 800579c:	42420000 	.word	0x42420000
 80057a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a4:	4b92      	ldr	r3, [pc, #584]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1e9      	bne.n	8005784 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0304 	and.w	r3, r3, #4
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 80a6 	beq.w	800590a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057be:	2300      	movs	r3, #0
 80057c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057c2:	4b8b      	ldr	r3, [pc, #556]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80057c4:	69db      	ldr	r3, [r3, #28]
 80057c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10d      	bne.n	80057ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057ce:	4b88      	ldr	r3, [pc, #544]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	4a87      	ldr	r2, [pc, #540]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80057d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057d8:	61d3      	str	r3, [r2, #28]
 80057da:	4b85      	ldr	r3, [pc, #532]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80057dc:	69db      	ldr	r3, [r3, #28]
 80057de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057e2:	60bb      	str	r3, [r7, #8]
 80057e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057e6:	2301      	movs	r3, #1
 80057e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ea:	4b82      	ldr	r3, [pc, #520]	; (80059f4 <HAL_RCC_OscConfig+0x4c8>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d118      	bne.n	8005828 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057f6:	4b7f      	ldr	r3, [pc, #508]	; (80059f4 <HAL_RCC_OscConfig+0x4c8>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a7e      	ldr	r2, [pc, #504]	; (80059f4 <HAL_RCC_OscConfig+0x4c8>)
 80057fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005802:	f7fd fb93 	bl	8002f2c <HAL_GetTick>
 8005806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005808:	e008      	b.n	800581c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800580a:	f7fd fb8f 	bl	8002f2c <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b64      	cmp	r3, #100	; 0x64
 8005816:	d901      	bls.n	800581c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e103      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800581c:	4b75      	ldr	r3, [pc, #468]	; (80059f4 <HAL_RCC_OscConfig+0x4c8>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005824:	2b00      	cmp	r3, #0
 8005826:	d0f0      	beq.n	800580a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	2b01      	cmp	r3, #1
 800582e:	d106      	bne.n	800583e <HAL_RCC_OscConfig+0x312>
 8005830:	4b6f      	ldr	r3, [pc, #444]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	4a6e      	ldr	r2, [pc, #440]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005836:	f043 0301 	orr.w	r3, r3, #1
 800583a:	6213      	str	r3, [r2, #32]
 800583c:	e02d      	b.n	800589a <HAL_RCC_OscConfig+0x36e>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10c      	bne.n	8005860 <HAL_RCC_OscConfig+0x334>
 8005846:	4b6a      	ldr	r3, [pc, #424]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005848:	6a1b      	ldr	r3, [r3, #32]
 800584a:	4a69      	ldr	r2, [pc, #420]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 800584c:	f023 0301 	bic.w	r3, r3, #1
 8005850:	6213      	str	r3, [r2, #32]
 8005852:	4b67      	ldr	r3, [pc, #412]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	4a66      	ldr	r2, [pc, #408]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005858:	f023 0304 	bic.w	r3, r3, #4
 800585c:	6213      	str	r3, [r2, #32]
 800585e:	e01c      	b.n	800589a <HAL_RCC_OscConfig+0x36e>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	2b05      	cmp	r3, #5
 8005866:	d10c      	bne.n	8005882 <HAL_RCC_OscConfig+0x356>
 8005868:	4b61      	ldr	r3, [pc, #388]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	4a60      	ldr	r2, [pc, #384]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 800586e:	f043 0304 	orr.w	r3, r3, #4
 8005872:	6213      	str	r3, [r2, #32]
 8005874:	4b5e      	ldr	r3, [pc, #376]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	4a5d      	ldr	r2, [pc, #372]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 800587a:	f043 0301 	orr.w	r3, r3, #1
 800587e:	6213      	str	r3, [r2, #32]
 8005880:	e00b      	b.n	800589a <HAL_RCC_OscConfig+0x36e>
 8005882:	4b5b      	ldr	r3, [pc, #364]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	4a5a      	ldr	r2, [pc, #360]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005888:	f023 0301 	bic.w	r3, r3, #1
 800588c:	6213      	str	r3, [r2, #32]
 800588e:	4b58      	ldr	r3, [pc, #352]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	4a57      	ldr	r2, [pc, #348]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005894:	f023 0304 	bic.w	r3, r3, #4
 8005898:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d015      	beq.n	80058ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058a2:	f7fd fb43 	bl	8002f2c <HAL_GetTick>
 80058a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a8:	e00a      	b.n	80058c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058aa:	f7fd fb3f 	bl	8002f2c <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e0b1      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058c0:	4b4b      	ldr	r3, [pc, #300]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	f003 0302 	and.w	r3, r3, #2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0ee      	beq.n	80058aa <HAL_RCC_OscConfig+0x37e>
 80058cc:	e014      	b.n	80058f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ce:	f7fd fb2d 	bl	8002f2c <HAL_GetTick>
 80058d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058d4:	e00a      	b.n	80058ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058d6:	f7fd fb29 	bl	8002f2c <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d901      	bls.n	80058ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e09b      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058ec:	4b40      	ldr	r3, [pc, #256]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1ee      	bne.n	80058d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058f8:	7dfb      	ldrb	r3, [r7, #23]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d105      	bne.n	800590a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058fe:	4b3c      	ldr	r3, [pc, #240]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005900:	69db      	ldr	r3, [r3, #28]
 8005902:	4a3b      	ldr	r2, [pc, #236]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005904:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005908:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 8087 	beq.w	8005a22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005914:	4b36      	ldr	r3, [pc, #216]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f003 030c 	and.w	r3, r3, #12
 800591c:	2b08      	cmp	r3, #8
 800591e:	d061      	beq.n	80059e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	2b02      	cmp	r3, #2
 8005926:	d146      	bne.n	80059b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005928:	4b33      	ldr	r3, [pc, #204]	; (80059f8 <HAL_RCC_OscConfig+0x4cc>)
 800592a:	2200      	movs	r2, #0
 800592c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800592e:	f7fd fafd 	bl	8002f2c <HAL_GetTick>
 8005932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005934:	e008      	b.n	8005948 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005936:	f7fd faf9 	bl	8002f2c <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	2b02      	cmp	r3, #2
 8005942:	d901      	bls.n	8005948 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e06d      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005948:	4b29      	ldr	r3, [pc, #164]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1f0      	bne.n	8005936 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a1b      	ldr	r3, [r3, #32]
 8005958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800595c:	d108      	bne.n	8005970 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800595e:	4b24      	ldr	r3, [pc, #144]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	4921      	ldr	r1, [pc, #132]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 800596c:	4313      	orrs	r3, r2
 800596e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005970:	4b1f      	ldr	r3, [pc, #124]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a19      	ldr	r1, [r3, #32]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005980:	430b      	orrs	r3, r1
 8005982:	491b      	ldr	r1, [pc, #108]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 8005984:	4313      	orrs	r3, r2
 8005986:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005988:	4b1b      	ldr	r3, [pc, #108]	; (80059f8 <HAL_RCC_OscConfig+0x4cc>)
 800598a:	2201      	movs	r2, #1
 800598c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800598e:	f7fd facd 	bl	8002f2c <HAL_GetTick>
 8005992:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005994:	e008      	b.n	80059a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005996:	f7fd fac9 	bl	8002f2c <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d901      	bls.n	80059a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e03d      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059a8:	4b11      	ldr	r3, [pc, #68]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d0f0      	beq.n	8005996 <HAL_RCC_OscConfig+0x46a>
 80059b4:	e035      	b.n	8005a22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059b6:	4b10      	ldr	r3, [pc, #64]	; (80059f8 <HAL_RCC_OscConfig+0x4cc>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059bc:	f7fd fab6 	bl	8002f2c <HAL_GetTick>
 80059c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059c2:	e008      	b.n	80059d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c4:	f7fd fab2 	bl	8002f2c <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e026      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059d6:	4b06      	ldr	r3, [pc, #24]	; (80059f0 <HAL_RCC_OscConfig+0x4c4>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1f0      	bne.n	80059c4 <HAL_RCC_OscConfig+0x498>
 80059e2:	e01e      	b.n	8005a22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	69db      	ldr	r3, [r3, #28]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d107      	bne.n	80059fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e019      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
 80059f0:	40021000 	.word	0x40021000
 80059f4:	40007000 	.word	0x40007000
 80059f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059fc:	4b0b      	ldr	r3, [pc, #44]	; (8005a2c <HAL_RCC_OscConfig+0x500>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d106      	bne.n	8005a1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d001      	beq.n	8005a22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e000      	b.n	8005a24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	40021000 	.word	0x40021000

08005a30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e0d0      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a44:	4b6a      	ldr	r3, [pc, #424]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d910      	bls.n	8005a74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a52:	4b67      	ldr	r3, [pc, #412]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f023 0207 	bic.w	r2, r3, #7
 8005a5a:	4965      	ldr	r1, [pc, #404]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a62:	4b63      	ldr	r3, [pc, #396]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0307 	and.w	r3, r3, #7
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d001      	beq.n	8005a74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e0b8      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d020      	beq.n	8005ac2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a8c:	4b59      	ldr	r3, [pc, #356]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	4a58      	ldr	r2, [pc, #352]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0308 	and.w	r3, r3, #8
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d005      	beq.n	8005ab0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005aa4:	4b53      	ldr	r3, [pc, #332]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	4a52      	ldr	r2, [pc, #328]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005aaa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005aae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ab0:	4b50      	ldr	r3, [pc, #320]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	494d      	ldr	r1, [pc, #308]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d040      	beq.n	8005b50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d107      	bne.n	8005ae6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ad6:	4b47      	ldr	r3, [pc, #284]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d115      	bne.n	8005b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e07f      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d107      	bne.n	8005afe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aee:	4b41      	ldr	r3, [pc, #260]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d109      	bne.n	8005b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e073      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005afe:	4b3d      	ldr	r3, [pc, #244]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e06b      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b0e:	4b39      	ldr	r3, [pc, #228]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f023 0203 	bic.w	r2, r3, #3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	4936      	ldr	r1, [pc, #216]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b20:	f7fd fa04 	bl	8002f2c <HAL_GetTick>
 8005b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b26:	e00a      	b.n	8005b3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b28:	f7fd fa00 	bl	8002f2c <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e053      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b3e:	4b2d      	ldr	r3, [pc, #180]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f003 020c 	and.w	r2, r3, #12
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d1eb      	bne.n	8005b28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b50:	4b27      	ldr	r3, [pc, #156]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0307 	and.w	r3, r3, #7
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d210      	bcs.n	8005b80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b5e:	4b24      	ldr	r3, [pc, #144]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f023 0207 	bic.w	r2, r3, #7
 8005b66:	4922      	ldr	r1, [pc, #136]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b6e:	4b20      	ldr	r3, [pc, #128]	; (8005bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0307 	and.w	r3, r3, #7
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d001      	beq.n	8005b80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e032      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0304 	and.w	r3, r3, #4
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b8c:	4b19      	ldr	r3, [pc, #100]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	4916      	ldr	r1, [pc, #88]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0308 	and.w	r3, r3, #8
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d009      	beq.n	8005bbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005baa:	4b12      	ldr	r3, [pc, #72]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	490e      	ldr	r1, [pc, #56]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005bbe:	f000 f821 	bl	8005c04 <HAL_RCC_GetSysClockFreq>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	4b0b      	ldr	r3, [pc, #44]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	091b      	lsrs	r3, r3, #4
 8005bca:	f003 030f 	and.w	r3, r3, #15
 8005bce:	490a      	ldr	r1, [pc, #40]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c8>)
 8005bd0:	5ccb      	ldrb	r3, [r1, r3]
 8005bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005bd6:	4a09      	ldr	r2, [pc, #36]	; (8005bfc <HAL_RCC_ClockConfig+0x1cc>)
 8005bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bda:	4b09      	ldr	r3, [pc, #36]	; (8005c00 <HAL_RCC_ClockConfig+0x1d0>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7fd f962 	bl	8002ea8 <HAL_InitTick>

  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40022000 	.word	0x40022000
 8005bf4:	40021000 	.word	0x40021000
 8005bf8:	0800d720 	.word	0x0800d720
 8005bfc:	2000000c 	.word	0x2000000c
 8005c00:	20000010 	.word	0x20000010

08005c04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60bb      	str	r3, [r7, #8]
 8005c12:	2300      	movs	r3, #0
 8005c14:	617b      	str	r3, [r7, #20]
 8005c16:	2300      	movs	r3, #0
 8005c18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005c1e:	4b1e      	ldr	r3, [pc, #120]	; (8005c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f003 030c 	and.w	r3, r3, #12
 8005c2a:	2b04      	cmp	r3, #4
 8005c2c:	d002      	beq.n	8005c34 <HAL_RCC_GetSysClockFreq+0x30>
 8005c2e:	2b08      	cmp	r3, #8
 8005c30:	d003      	beq.n	8005c3a <HAL_RCC_GetSysClockFreq+0x36>
 8005c32:	e027      	b.n	8005c84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c34:	4b19      	ldr	r3, [pc, #100]	; (8005c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c36:	613b      	str	r3, [r7, #16]
      break;
 8005c38:	e027      	b.n	8005c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	0c9b      	lsrs	r3, r3, #18
 8005c3e:	f003 030f 	and.w	r3, r3, #15
 8005c42:	4a17      	ldr	r2, [pc, #92]	; (8005ca0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005c44:	5cd3      	ldrb	r3, [r2, r3]
 8005c46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d010      	beq.n	8005c74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c52:	4b11      	ldr	r3, [pc, #68]	; (8005c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	0c5b      	lsrs	r3, r3, #17
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	4a11      	ldr	r2, [pc, #68]	; (8005ca4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005c5e:	5cd3      	ldrb	r3, [r2, r3]
 8005c60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a0d      	ldr	r2, [pc, #52]	; (8005c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c66:	fb03 f202 	mul.w	r2, r3, r2
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c70:	617b      	str	r3, [r7, #20]
 8005c72:	e004      	b.n	8005c7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a0c      	ldr	r2, [pc, #48]	; (8005ca8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005c78:	fb02 f303 	mul.w	r3, r2, r3
 8005c7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	613b      	str	r3, [r7, #16]
      break;
 8005c82:	e002      	b.n	8005c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c84:	4b05      	ldr	r3, [pc, #20]	; (8005c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c86:	613b      	str	r3, [r7, #16]
      break;
 8005c88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c8a:	693b      	ldr	r3, [r7, #16]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	371c      	adds	r7, #28
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	007a1200 	.word	0x007a1200
 8005ca0:	0800d738 	.word	0x0800d738
 8005ca4:	0800d748 	.word	0x0800d748
 8005ca8:	003d0900 	.word	0x003d0900

08005cac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cb0:	4b02      	ldr	r3, [pc, #8]	; (8005cbc <HAL_RCC_GetHCLKFreq+0x10>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bc80      	pop	{r7}
 8005cba:	4770      	bx	lr
 8005cbc:	2000000c 	.word	0x2000000c

08005cc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005cc4:	f7ff fff2 	bl	8005cac <HAL_RCC_GetHCLKFreq>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	4b05      	ldr	r3, [pc, #20]	; (8005ce0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	0a1b      	lsrs	r3, r3, #8
 8005cd0:	f003 0307 	and.w	r3, r3, #7
 8005cd4:	4903      	ldr	r1, [pc, #12]	; (8005ce4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cd6:	5ccb      	ldrb	r3, [r1, r3]
 8005cd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40021000 	.word	0x40021000
 8005ce4:	0800d730 	.word	0x0800d730

08005ce8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cec:	f7ff ffde 	bl	8005cac <HAL_RCC_GetHCLKFreq>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	4b05      	ldr	r3, [pc, #20]	; (8005d08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	0adb      	lsrs	r3, r3, #11
 8005cf8:	f003 0307 	and.w	r3, r3, #7
 8005cfc:	4903      	ldr	r1, [pc, #12]	; (8005d0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cfe:	5ccb      	ldrb	r3, [r1, r3]
 8005d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	40021000 	.word	0x40021000
 8005d0c:	0800d730 	.word	0x0800d730

08005d10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005d18:	4b0a      	ldr	r3, [pc, #40]	; (8005d44 <RCC_Delay+0x34>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a0a      	ldr	r2, [pc, #40]	; (8005d48 <RCC_Delay+0x38>)
 8005d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d22:	0a5b      	lsrs	r3, r3, #9
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	fb02 f303 	mul.w	r3, r2, r3
 8005d2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005d2c:	bf00      	nop
  }
  while (Delay --);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	1e5a      	subs	r2, r3, #1
 8005d32:	60fa      	str	r2, [r7, #12]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1f9      	bne.n	8005d2c <RCC_Delay+0x1c>
}
 8005d38:	bf00      	nop
 8005d3a:	bf00      	nop
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bc80      	pop	{r7}
 8005d42:	4770      	bx	lr
 8005d44:	2000000c 	.word	0x2000000c
 8005d48:	10624dd3 	.word	0x10624dd3

08005d4c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005d54:	2300      	movs	r3, #0
 8005d56:	613b      	str	r3, [r7, #16]
 8005d58:	2300      	movs	r3, #0
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d07d      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d6c:	4b4f      	ldr	r3, [pc, #316]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10d      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d78:	4b4c      	ldr	r3, [pc, #304]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d7a:	69db      	ldr	r3, [r3, #28]
 8005d7c:	4a4b      	ldr	r2, [pc, #300]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d82:	61d3      	str	r3, [r2, #28]
 8005d84:	4b49      	ldr	r3, [pc, #292]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d86:	69db      	ldr	r3, [r3, #28]
 8005d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d8c:	60bb      	str	r3, [r7, #8]
 8005d8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d90:	2301      	movs	r3, #1
 8005d92:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d94:	4b46      	ldr	r3, [pc, #280]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d118      	bne.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005da0:	4b43      	ldr	r3, [pc, #268]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a42      	ldr	r2, [pc, #264]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005daa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dac:	f7fd f8be 	bl	8002f2c <HAL_GetTick>
 8005db0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005db2:	e008      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005db4:	f7fd f8ba 	bl	8002f2c <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	2b64      	cmp	r3, #100	; 0x64
 8005dc0:	d901      	bls.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e06d      	b.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dc6:	4b3a      	ldr	r3, [pc, #232]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d0f0      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005dd2:	4b36      	ldr	r3, [pc, #216]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dda:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d02e      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d027      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005df0:	4b2e      	ldr	r3, [pc, #184]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005df8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005dfa:	4b2e      	ldr	r3, [pc, #184]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e00:	4b2c      	ldr	r3, [pc, #176]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005e06:	4a29      	ldr	r2, [pc, #164]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d014      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e16:	f7fd f889 	bl	8002f2c <HAL_GetTick>
 8005e1a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e1c:	e00a      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e1e:	f7fd f885 	bl	8002f2c <HAL_GetTick>
 8005e22:	4602      	mov	r2, r0
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d901      	bls.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005e30:	2303      	movs	r3, #3
 8005e32:	e036      	b.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e34:	4b1d      	ldr	r3, [pc, #116]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d0ee      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e40:	4b1a      	ldr	r3, [pc, #104]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	4917      	ldr	r1, [pc, #92]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e52:	7dfb      	ldrb	r3, [r7, #23]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d105      	bne.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e58:	4b14      	ldr	r3, [pc, #80]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e5a:	69db      	ldr	r3, [r3, #28]
 8005e5c:	4a13      	ldr	r2, [pc, #76]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e62:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d008      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e70:	4b0e      	ldr	r3, [pc, #56]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	490b      	ldr	r1, [pc, #44]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0310 	and.w	r3, r3, #16
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d008      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e8e:	4b07      	ldr	r3, [pc, #28]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	4904      	ldr	r1, [pc, #16]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3718      	adds	r7, #24
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	40021000 	.word	0x40021000
 8005eb0:	40007000 	.word	0x40007000
 8005eb4:	42420440 	.word	0x42420440

08005eb8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b088      	sub	sp, #32
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	617b      	str	r3, [r7, #20]
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	61fb      	str	r3, [r7, #28]
 8005ec8:	2300      	movs	r3, #0
 8005eca:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	60fb      	str	r3, [r7, #12]
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b10      	cmp	r3, #16
 8005ed8:	d00a      	beq.n	8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2b10      	cmp	r3, #16
 8005ede:	f200 808a 	bhi.w	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d045      	beq.n	8005f74 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d075      	beq.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005eee:	e082      	b.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005ef0:	4b46      	ldr	r3, [pc, #280]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005ef6:	4b45      	ldr	r3, [pc, #276]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d07b      	beq.n	8005ffa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	0c9b      	lsrs	r3, r3, #18
 8005f06:	f003 030f 	and.w	r3, r3, #15
 8005f0a:	4a41      	ldr	r2, [pc, #260]	; (8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005f0c:	5cd3      	ldrb	r3, [r2, r3]
 8005f0e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d015      	beq.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f1a:	4b3c      	ldr	r3, [pc, #240]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	0c5b      	lsrs	r3, r3, #17
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	4a3b      	ldr	r2, [pc, #236]	; (8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005f26:	5cd3      	ldrb	r3, [r2, r3]
 8005f28:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00d      	beq.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005f34:	4a38      	ldr	r2, [pc, #224]	; (8006018 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	fb02 f303 	mul.w	r3, r2, r3
 8005f42:	61fb      	str	r3, [r7, #28]
 8005f44:	e004      	b.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	4a34      	ldr	r2, [pc, #208]	; (800601c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005f4a:	fb02 f303 	mul.w	r3, r2, r3
 8005f4e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005f50:	4b2e      	ldr	r3, [pc, #184]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f5c:	d102      	bne.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	61bb      	str	r3, [r7, #24]
      break;
 8005f62:	e04a      	b.n	8005ffa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	005b      	lsls	r3, r3, #1
 8005f68:	4a2d      	ldr	r2, [pc, #180]	; (8006020 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6e:	085b      	lsrs	r3, r3, #1
 8005f70:	61bb      	str	r3, [r7, #24]
      break;
 8005f72:	e042      	b.n	8005ffa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005f74:	4b25      	ldr	r3, [pc, #148]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f84:	d108      	bne.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f003 0302 	and.w	r3, r3, #2
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d003      	beq.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005f90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f94:	61bb      	str	r3, [r7, #24]
 8005f96:	e01f      	b.n	8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fa2:	d109      	bne.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005fa4:	4b19      	ldr	r3, [pc, #100]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa8:	f003 0302 	and.w	r3, r3, #2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d003      	beq.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005fb0:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005fb4:	61bb      	str	r3, [r7, #24]
 8005fb6:	e00f      	b.n	8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fc2:	d11c      	bne.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005fc4:	4b11      	ldr	r3, [pc, #68]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d016      	beq.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005fd0:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005fd4:	61bb      	str	r3, [r7, #24]
      break;
 8005fd6:	e012      	b.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005fd8:	e011      	b.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005fda:	f7ff fe85 	bl	8005ce8 <HAL_RCC_GetPCLK2Freq>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	4b0a      	ldr	r3, [pc, #40]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	0b9b      	lsrs	r3, r3, #14
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	3301      	adds	r3, #1
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff2:	61bb      	str	r3, [r7, #24]
      break;
 8005ff4:	e004      	b.n	8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005ff6:	bf00      	nop
 8005ff8:	e002      	b.n	8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005ffa:	bf00      	nop
 8005ffc:	e000      	b.n	8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005ffe:	bf00      	nop
    }
  }
  return (frequency);
 8006000:	69bb      	ldr	r3, [r7, #24]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3720      	adds	r7, #32
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	40021000 	.word	0x40021000
 8006010:	0800d74c 	.word	0x0800d74c
 8006014:	0800d75c 	.word	0x0800d75c
 8006018:	007a1200 	.word	0x007a1200
 800601c:	003d0900 	.word	0x003d0900
 8006020:	aaaaaaab 	.word	0xaaaaaaab

08006024 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800602c:	2300      	movs	r3, #0
 800602e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e07a      	b.n	8006130 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	7c5b      	ldrb	r3, [r3, #17]
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d105      	bne.n	8006050 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f7fc fd66 	bl	8002b1c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 faea 	bl	8006630 <HAL_RTC_WaitForSynchro>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d004      	beq.n	800606c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2204      	movs	r2, #4
 8006066:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e061      	b.n	8006130 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 fba3 	bl	80067b8 <RTC_EnterInitMode>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d004      	beq.n	8006082 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2204      	movs	r2, #4
 800607c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e056      	b.n	8006130 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 0207 	bic.w	r2, r2, #7
 8006090:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d005      	beq.n	80060a6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800609a:	4b27      	ldr	r3, [pc, #156]	; (8006138 <HAL_RTC_Init+0x114>)
 800609c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609e:	4a26      	ldr	r2, [pc, #152]	; (8006138 <HAL_RTC_Init+0x114>)
 80060a0:	f023 0301 	bic.w	r3, r3, #1
 80060a4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80060a6:	4b24      	ldr	r3, [pc, #144]	; (8006138 <HAL_RTC_Init+0x114>)
 80060a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060aa:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	4921      	ldr	r1, [pc, #132]	; (8006138 <HAL_RTC_Init+0x114>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c0:	d003      	beq.n	80060ca <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	e00e      	b.n	80060e8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80060ca:	2001      	movs	r0, #1
 80060cc:	f7ff fef4 	bl	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq>
 80060d0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d104      	bne.n	80060e2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2204      	movs	r2, #4
 80060dc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e026      	b.n	8006130 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	3b01      	subs	r3, #1
 80060e6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	0c1a      	lsrs	r2, r3, #16
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f002 020f 	and.w	r2, r2, #15
 80060f4:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	b292      	uxth	r2, r2
 80060fe:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 fb81 	bl	8006808 <RTC_ExitInitMode>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d004      	beq.n	8006116 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2204      	movs	r2, #4
 8006110:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e00c      	b.n	8006130 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800612e:	2300      	movs	r3, #0
  }
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	40006c00 	.word	0x40006c00

0800613c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800613c:	b590      	push	{r4, r7, lr}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	617b      	str	r3, [r7, #20]
 800614c:	2300      	movs	r3, #0
 800614e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d002      	beq.n	800615c <HAL_RTC_SetTime+0x20>
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d101      	bne.n	8006160 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e080      	b.n	8006262 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	7c1b      	ldrb	r3, [r3, #16]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d101      	bne.n	800616c <HAL_RTC_SetTime+0x30>
 8006168:	2302      	movs	r3, #2
 800616a:	e07a      	b.n	8006262 <HAL_RTC_SetTime+0x126>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2201      	movs	r2, #1
 8006170:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2202      	movs	r2, #2
 8006176:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d113      	bne.n	80061a6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	461a      	mov	r2, r3
 8006184:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006188:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	785b      	ldrb	r3, [r3, #1]
 8006190:	4619      	mov	r1, r3
 8006192:	460b      	mov	r3, r1
 8006194:	011b      	lsls	r3, r3, #4
 8006196:	1a5b      	subs	r3, r3, r1
 8006198:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800619a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80061a0:	4413      	add	r3, r2
 80061a2:	617b      	str	r3, [r7, #20]
 80061a4:	e01e      	b.n	80061e4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 fb71 	bl	8006892 <RTC_Bcd2ToByte>
 80061b0:	4603      	mov	r3, r0
 80061b2:	461a      	mov	r2, r3
 80061b4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80061b8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	785b      	ldrb	r3, [r3, #1]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f000 fb66 	bl	8006892 <RTC_Bcd2ToByte>
 80061c6:	4603      	mov	r3, r0
 80061c8:	461a      	mov	r2, r3
 80061ca:	4613      	mov	r3, r2
 80061cc:	011b      	lsls	r3, r3, #4
 80061ce:	1a9b      	subs	r3, r3, r2
 80061d0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80061d2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	789b      	ldrb	r3, [r3, #2]
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 fb5a 	bl	8006892 <RTC_Bcd2ToByte>
 80061de:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80061e0:	4423      	add	r3, r4
 80061e2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80061e4:	6979      	ldr	r1, [r7, #20]
 80061e6:	68f8      	ldr	r0, [r7, #12]
 80061e8:	f000 fa7f 	bl	80066ea <RTC_WriteTimeCounter>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d007      	beq.n	8006202 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2204      	movs	r2, #4
 80061f6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e02f      	b.n	8006262 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0205 	bic.w	r2, r2, #5
 8006210:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f000 fa90 	bl	8006738 <RTC_ReadAlarmCounter>
 8006218:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006220:	d018      	beq.n	8006254 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	429a      	cmp	r2, r3
 8006228:	d214      	bcs.n	8006254 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006230:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006234:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006236:	6939      	ldr	r1, [r7, #16]
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 fa96 	bl	800676a <RTC_WriteAlarmCounter>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d007      	beq.n	8006254 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2204      	movs	r2, #4
 8006248:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2200      	movs	r2, #0
 800624e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e006      	b.n	8006262 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2201      	movs	r2, #1
 8006258:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006260:	2300      	movs	r3, #0
  }
}
 8006262:	4618      	mov	r0, r3
 8006264:	371c      	adds	r7, #28
 8006266:	46bd      	mov	sp, r7
 8006268:	bd90      	pop	{r4, r7, pc}
	...

0800626c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b088      	sub	sp, #32
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8006278:	2300      	movs	r3, #0
 800627a:	61bb      	str	r3, [r7, #24]
 800627c:	2300      	movs	r3, #0
 800627e:	61fb      	str	r3, [r7, #28]
 8006280:	2300      	movs	r3, #0
 8006282:	617b      	str	r3, [r7, #20]
 8006284:	2300      	movs	r3, #0
 8006286:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d002      	beq.n	8006294 <HAL_RTC_GetTime+0x28>
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d101      	bne.n	8006298 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e0b5      	b.n	8006404 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f003 0304 	and.w	r3, r3, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e0ac      	b.n	8006404 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 f9ed 	bl	800668a <RTC_ReadTimeCounter>
 80062b0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	4a55      	ldr	r2, [pc, #340]	; (800640c <HAL_RTC_GetTime+0x1a0>)
 80062b6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ba:	0adb      	lsrs	r3, r3, #11
 80062bc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80062be:	69ba      	ldr	r2, [r7, #24]
 80062c0:	4b52      	ldr	r3, [pc, #328]	; (800640c <HAL_RTC_GetTime+0x1a0>)
 80062c2:	fba3 1302 	umull	r1, r3, r3, r2
 80062c6:	0adb      	lsrs	r3, r3, #11
 80062c8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80062cc:	fb01 f303 	mul.w	r3, r1, r3
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	4a4f      	ldr	r2, [pc, #316]	; (8006410 <HAL_RTC_GetTime+0x1a4>)
 80062d4:	fba2 2303 	umull	r2, r3, r2, r3
 80062d8:	095b      	lsrs	r3, r3, #5
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	4a4a      	ldr	r2, [pc, #296]	; (800640c <HAL_RTC_GetTime+0x1a0>)
 80062e4:	fba2 1203 	umull	r1, r2, r2, r3
 80062e8:	0ad2      	lsrs	r2, r2, #11
 80062ea:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80062ee:	fb01 f202 	mul.w	r2, r1, r2
 80062f2:	1a9a      	subs	r2, r3, r2
 80062f4:	4b46      	ldr	r3, [pc, #280]	; (8006410 <HAL_RTC_GetTime+0x1a4>)
 80062f6:	fba3 1302 	umull	r1, r3, r3, r2
 80062fa:	0959      	lsrs	r1, r3, #5
 80062fc:	460b      	mov	r3, r1
 80062fe:	011b      	lsls	r3, r3, #4
 8006300:	1a5b      	subs	r3, r3, r1
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	1ad1      	subs	r1, r2, r3
 8006306:	b2ca      	uxtb	r2, r1
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	2b17      	cmp	r3, #23
 8006310:	d955      	bls.n	80063be <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	4a3f      	ldr	r2, [pc, #252]	; (8006414 <HAL_RTC_GetTime+0x1a8>)
 8006316:	fba2 2303 	umull	r2, r3, r2, r3
 800631a:	091b      	lsrs	r3, r3, #4
 800631c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800631e:	6939      	ldr	r1, [r7, #16]
 8006320:	4b3c      	ldr	r3, [pc, #240]	; (8006414 <HAL_RTC_GetTime+0x1a8>)
 8006322:	fba3 2301 	umull	r2, r3, r3, r1
 8006326:	091a      	lsrs	r2, r3, #4
 8006328:	4613      	mov	r3, r2
 800632a:	005b      	lsls	r3, r3, #1
 800632c:	4413      	add	r3, r2
 800632e:	00db      	lsls	r3, r3, #3
 8006330:	1aca      	subs	r2, r1, r3
 8006332:	b2d2      	uxtb	r2, r2
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f000 f9fd 	bl	8006738 <RTC_ReadAlarmCounter>
 800633e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006346:	d008      	beq.n	800635a <HAL_RTC_GetTime+0xee>
 8006348:	69fa      	ldr	r2, [r7, #28]
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	429a      	cmp	r2, r3
 800634e:	d904      	bls.n	800635a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	61fb      	str	r3, [r7, #28]
 8006358:	e002      	b.n	8006360 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800635a:	f04f 33ff 	mov.w	r3, #4294967295
 800635e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	4a2d      	ldr	r2, [pc, #180]	; (8006418 <HAL_RTC_GetTime+0x1ac>)
 8006364:	fb02 f303 	mul.w	r3, r2, r3
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800636e:	69b9      	ldr	r1, [r7, #24]
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 f9ba 	bl	80066ea <RTC_WriteTimeCounter>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d001      	beq.n	8006380 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e041      	b.n	8006404 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006386:	d00c      	beq.n	80063a2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8006388:	69fa      	ldr	r2, [r7, #28]
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	4413      	add	r3, r2
 800638e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006390:	69f9      	ldr	r1, [r7, #28]
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f000 f9e9 	bl	800676a <RTC_WriteAlarmCounter>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00a      	beq.n	80063b4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e030      	b.n	8006404 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80063a2:	69f9      	ldr	r1, [r7, #28]
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f000 f9e0 	bl	800676a <RTC_WriteAlarmCounter>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d001      	beq.n	80063b4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e027      	b.n	8006404 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80063b4:	6979      	ldr	r1, [r7, #20]
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f000 fa88 	bl	80068cc <RTC_DateUpdate>
 80063bc:	e003      	b.n	80063c6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	b2da      	uxtb	r2, r3
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d01a      	beq.n	8006402 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	4618      	mov	r0, r3
 80063d2:	f000 fa41 	bl	8006858 <RTC_ByteToBcd2>
 80063d6:	4603      	mov	r3, r0
 80063d8:	461a      	mov	r2, r3
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	785b      	ldrb	r3, [r3, #1]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 fa38 	bl	8006858 <RTC_ByteToBcd2>
 80063e8:	4603      	mov	r3, r0
 80063ea:	461a      	mov	r2, r3
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	789b      	ldrb	r3, [r3, #2]
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 fa2f 	bl	8006858 <RTC_ByteToBcd2>
 80063fa:	4603      	mov	r3, r0
 80063fc:	461a      	mov	r2, r3
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3720      	adds	r7, #32
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	91a2b3c5 	.word	0x91a2b3c5
 8006410:	88888889 	.word	0x88888889
 8006414:	aaaaaaab 	.word	0xaaaaaaab
 8006418:	00015180 	.word	0x00015180

0800641c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b088      	sub	sp, #32
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	61fb      	str	r3, [r7, #28]
 800642c:	2300      	movs	r3, #0
 800642e:	61bb      	str	r3, [r7, #24]
 8006430:	2300      	movs	r3, #0
 8006432:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d002      	beq.n	8006440 <HAL_RTC_SetDate+0x24>
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d101      	bne.n	8006444 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e097      	b.n	8006574 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	7c1b      	ldrb	r3, [r3, #16]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d101      	bne.n	8006450 <HAL_RTC_SetDate+0x34>
 800644c:	2302      	movs	r3, #2
 800644e:	e091      	b.n	8006574 <HAL_RTC_SetDate+0x158>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2201      	movs	r2, #1
 8006454:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2202      	movs	r2, #2
 800645a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10c      	bne.n	800647c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	78da      	ldrb	r2, [r3, #3]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	785a      	ldrb	r2, [r3, #1]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	789a      	ldrb	r2, [r3, #2]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	739a      	strb	r2, [r3, #14]
 800647a:	e01a      	b.n	80064b2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	78db      	ldrb	r3, [r3, #3]
 8006480:	4618      	mov	r0, r3
 8006482:	f000 fa06 	bl	8006892 <RTC_Bcd2ToByte>
 8006486:	4603      	mov	r3, r0
 8006488:	461a      	mov	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	785b      	ldrb	r3, [r3, #1]
 8006492:	4618      	mov	r0, r3
 8006494:	f000 f9fd 	bl	8006892 <RTC_Bcd2ToByte>
 8006498:	4603      	mov	r3, r0
 800649a:	461a      	mov	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	789b      	ldrb	r3, [r3, #2]
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 f9f4 	bl	8006892 <RTC_Bcd2ToByte>
 80064aa:	4603      	mov	r3, r0
 80064ac:	461a      	mov	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	7bdb      	ldrb	r3, [r3, #15]
 80064b6:	4618      	mov	r0, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	7b59      	ldrb	r1, [r3, #13]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	7b9b      	ldrb	r3, [r3, #14]
 80064c0:	461a      	mov	r2, r3
 80064c2:	f000 fadf 	bl	8006a84 <RTC_WeekDayNum>
 80064c6:	4603      	mov	r3, r0
 80064c8:	461a      	mov	r2, r3
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	7b1a      	ldrb	r2, [r3, #12]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f000 f8d7 	bl	800668a <RTC_ReadTimeCounter>
 80064dc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	4a26      	ldr	r2, [pc, #152]	; (800657c <HAL_RTC_SetDate+0x160>)
 80064e2:	fba2 2303 	umull	r2, r3, r2, r3
 80064e6:	0adb      	lsrs	r3, r3, #11
 80064e8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	2b18      	cmp	r3, #24
 80064ee:	d93a      	bls.n	8006566 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	4a23      	ldr	r2, [pc, #140]	; (8006580 <HAL_RTC_SetDate+0x164>)
 80064f4:	fba2 2303 	umull	r2, r3, r2, r3
 80064f8:	091b      	lsrs	r3, r3, #4
 80064fa:	4a22      	ldr	r2, [pc, #136]	; (8006584 <HAL_RTC_SetDate+0x168>)
 80064fc:	fb02 f303 	mul.w	r3, r2, r3
 8006500:	69fa      	ldr	r2, [r7, #28]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006506:	69f9      	ldr	r1, [r7, #28]
 8006508:	68f8      	ldr	r0, [r7, #12]
 800650a:	f000 f8ee 	bl	80066ea <RTC_WriteTimeCounter>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d007      	beq.n	8006524 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2204      	movs	r2, #4
 8006518:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2200      	movs	r2, #0
 800651e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e027      	b.n	8006574 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 f907 	bl	8006738 <RTC_ReadAlarmCounter>
 800652a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006532:	d018      	beq.n	8006566 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8006534:	69ba      	ldr	r2, [r7, #24]
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	429a      	cmp	r2, r3
 800653a:	d214      	bcs.n	8006566 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006542:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006546:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006548:	69b9      	ldr	r1, [r7, #24]
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 f90d 	bl	800676a <RTC_WriteAlarmCounter>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d007      	beq.n	8006566 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2204      	movs	r2, #4
 800655a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e006      	b.n	8006574 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2201      	movs	r2, #1
 800656a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2200      	movs	r2, #0
 8006570:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3720      	adds	r7, #32
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}
 800657c:	91a2b3c5 	.word	0x91a2b3c5
 8006580:	aaaaaaab 	.word	0xaaaaaaab
 8006584:	00015180 	.word	0x00015180

08006588 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b086      	sub	sp, #24
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8006594:	f107 0314 	add.w	r3, r7, #20
 8006598:	2100      	movs	r1, #0
 800659a:	460a      	mov	r2, r1
 800659c:	801a      	strh	r2, [r3, #0]
 800659e:	460a      	mov	r2, r1
 80065a0:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d002      	beq.n	80065ae <HAL_RTC_GetDate+0x26>
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e03a      	b.n	8006628 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80065b2:	f107 0314 	add.w	r3, r7, #20
 80065b6:	2200      	movs	r2, #0
 80065b8:	4619      	mov	r1, r3
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	f7ff fe56 	bl	800626c <HAL_RTC_GetTime>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e02e      	b.n	8006628 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	7b1a      	ldrb	r2, [r3, #12]
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	7bda      	ldrb	r2, [r3, #15]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	7b5a      	ldrb	r2, [r3, #13]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	7b9a      	ldrb	r2, [r3, #14]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d01a      	beq.n	8006626 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	78db      	ldrb	r3, [r3, #3]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 f92f 	bl	8006858 <RTC_ByteToBcd2>
 80065fa:	4603      	mov	r3, r0
 80065fc:	461a      	mov	r2, r3
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	785b      	ldrb	r3, [r3, #1]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 f926 	bl	8006858 <RTC_ByteToBcd2>
 800660c:	4603      	mov	r3, r0
 800660e:	461a      	mov	r2, r3
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	789b      	ldrb	r3, [r3, #2]
 8006618:	4618      	mov	r0, r3
 800661a:	f000 f91d 	bl	8006858 <RTC_ByteToBcd2>
 800661e:	4603      	mov	r3, r0
 8006620:	461a      	mov	r2, r3
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	4618      	mov	r0, r3
 800662a:	3718      	adds	r7, #24
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d101      	bne.n	8006646 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e01d      	b.n	8006682 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685a      	ldr	r2, [r3, #4]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 0208 	bic.w	r2, r2, #8
 8006654:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006656:	f7fc fc69 	bl	8002f2c <HAL_GetTick>
 800665a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800665c:	e009      	b.n	8006672 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800665e:	f7fc fc65 	bl	8002f2c <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800666c:	d901      	bls.n	8006672 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e007      	b.n	8006682 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b00      	cmp	r3, #0
 800667e:	d0ee      	beq.n	800665e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3710      	adds	r7, #16
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800668a:	b480      	push	{r7}
 800668c:	b087      	sub	sp, #28
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8006692:	2300      	movs	r3, #0
 8006694:	827b      	strh	r3, [r7, #18]
 8006696:	2300      	movs	r3, #0
 8006698:	823b      	strh	r3, [r7, #16]
 800669a:	2300      	movs	r3, #0
 800669c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800669e:	2300      	movs	r3, #0
 80066a0:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	69db      	ldr	r3, [r3, #28]
 80066b0:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80066ba:	8a7a      	ldrh	r2, [r7, #18]
 80066bc:	8a3b      	ldrh	r3, [r7, #16]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d008      	beq.n	80066d4 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80066c2:	8a3b      	ldrh	r3, [r7, #16]
 80066c4:	041a      	lsls	r2, r3, #16
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	4313      	orrs	r3, r2
 80066d0:	617b      	str	r3, [r7, #20]
 80066d2:	e004      	b.n	80066de <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80066d4:	8a7b      	ldrh	r3, [r7, #18]
 80066d6:	041a      	lsls	r2, r3, #16
 80066d8:	89fb      	ldrh	r3, [r7, #14]
 80066da:	4313      	orrs	r3, r2
 80066dc:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80066de:	697b      	ldr	r3, [r7, #20]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	371c      	adds	r7, #28
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bc80      	pop	{r7}
 80066e8:	4770      	bx	lr

080066ea <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b084      	sub	sp, #16
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
 80066f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066f4:	2300      	movs	r3, #0
 80066f6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f85d 	bl	80067b8 <RTC_EnterInitMode>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d002      	beq.n	800670a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	73fb      	strb	r3, [r7, #15]
 8006708:	e011      	b.n	800672e <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	0c12      	lsrs	r2, r2, #16
 8006712:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	683a      	ldr	r2, [r7, #0]
 800671a:	b292      	uxth	r2, r2
 800671c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f872 	bl	8006808 <RTC_ExitInitMode>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800672e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	81fb      	strh	r3, [r7, #14]
 8006744:	2300      	movs	r3, #0
 8006746:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6a1b      	ldr	r3, [r3, #32]
 800674e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006756:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8006758:	89fb      	ldrh	r3, [r7, #14]
 800675a:	041a      	lsls	r2, r3, #16
 800675c:	89bb      	ldrh	r3, [r7, #12]
 800675e:	4313      	orrs	r3, r2
}
 8006760:	4618      	mov	r0, r3
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	bc80      	pop	{r7}
 8006768:	4770      	bx	lr

0800676a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b084      	sub	sp, #16
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006774:	2300      	movs	r3, #0
 8006776:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 f81d 	bl	80067b8 <RTC_EnterInitMode>
 800677e:	4603      	mov	r3, r0
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	73fb      	strb	r3, [r7, #15]
 8006788:	e011      	b.n	80067ae <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	0c12      	lsrs	r2, r2, #16
 8006792:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	683a      	ldr	r2, [r7, #0]
 800679a:	b292      	uxth	r2, r2
 800679c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f832 	bl	8006808 <RTC_ExitInitMode>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067c0:	2300      	movs	r3, #0
 80067c2:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80067c4:	f7fc fbb2 	bl	8002f2c <HAL_GetTick>
 80067c8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80067ca:	e009      	b.n	80067e0 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80067cc:	f7fc fbae 	bl	8002f2c <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80067da:	d901      	bls.n	80067e0 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e00f      	b.n	8006800 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	f003 0320 	and.w	r3, r3, #32
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0ee      	beq.n	80067cc <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f042 0210 	orr.w	r2, r2, #16
 80067fc:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006810:	2300      	movs	r3, #0
 8006812:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f022 0210 	bic.w	r2, r2, #16
 8006822:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006824:	f7fc fb82 	bl	8002f2c <HAL_GetTick>
 8006828:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800682a:	e009      	b.n	8006840 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800682c:	f7fc fb7e 	bl	8002f2c <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800683a:	d901      	bls.n	8006840 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e007      	b.n	8006850 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f003 0320 	and.w	r3, r3, #32
 800684a:	2b00      	cmp	r3, #0
 800684c:	d0ee      	beq.n	800682c <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006858:	b480      	push	{r7}
 800685a:	b085      	sub	sp, #20
 800685c:	af00      	add	r7, sp, #0
 800685e:	4603      	mov	r3, r0
 8006860:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006862:	2300      	movs	r3, #0
 8006864:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8006866:	e005      	b.n	8006874 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	3301      	adds	r3, #1
 800686c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800686e:	79fb      	ldrb	r3, [r7, #7]
 8006870:	3b0a      	subs	r3, #10
 8006872:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8006874:	79fb      	ldrb	r3, [r7, #7]
 8006876:	2b09      	cmp	r3, #9
 8006878:	d8f6      	bhi.n	8006868 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	b2db      	uxtb	r3, r3
 800687e:	011b      	lsls	r3, r3, #4
 8006880:	b2da      	uxtb	r2, r3
 8006882:	79fb      	ldrb	r3, [r7, #7]
 8006884:	4313      	orrs	r3, r2
 8006886:	b2db      	uxtb	r3, r3
}
 8006888:	4618      	mov	r0, r3
 800688a:	3714      	adds	r7, #20
 800688c:	46bd      	mov	sp, r7
 800688e:	bc80      	pop	{r7}
 8006890:	4770      	bx	lr

08006892 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006892:	b480      	push	{r7}
 8006894:	b085      	sub	sp, #20
 8006896:	af00      	add	r7, sp, #0
 8006898:	4603      	mov	r3, r0
 800689a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800689c:	2300      	movs	r3, #0
 800689e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80068a0:	79fb      	ldrb	r3, [r7, #7]
 80068a2:	091b      	lsrs	r3, r3, #4
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	461a      	mov	r2, r3
 80068a8:	4613      	mov	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	4413      	add	r3, r2
 80068ae:	005b      	lsls	r3, r3, #1
 80068b0:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80068b2:	79fb      	ldrb	r3, [r7, #7]
 80068b4:	f003 030f 	and.w	r3, r3, #15
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	4413      	add	r3, r2
 80068c0:	b2db      	uxtb	r3, r3
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3714      	adds	r7, #20
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bc80      	pop	{r7}
 80068ca:	4770      	bx	lr

080068cc <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b086      	sub	sp, #24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80068d6:	2300      	movs	r3, #0
 80068d8:	617b      	str	r3, [r7, #20]
 80068da:	2300      	movs	r3, #0
 80068dc:	613b      	str	r3, [r7, #16]
 80068de:	2300      	movs	r3, #0
 80068e0:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80068e2:	2300      	movs	r3, #0
 80068e4:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	7bdb      	ldrb	r3, [r3, #15]
 80068ea:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	7b5b      	ldrb	r3, [r3, #13]
 80068f0:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	7b9b      	ldrb	r3, [r3, #14]
 80068f6:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80068f8:	2300      	movs	r3, #0
 80068fa:	60bb      	str	r3, [r7, #8]
 80068fc:	e06f      	b.n	80069de <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d011      	beq.n	8006928 <RTC_DateUpdate+0x5c>
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	2b03      	cmp	r3, #3
 8006908:	d00e      	beq.n	8006928 <RTC_DateUpdate+0x5c>
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	2b05      	cmp	r3, #5
 800690e:	d00b      	beq.n	8006928 <RTC_DateUpdate+0x5c>
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	2b07      	cmp	r3, #7
 8006914:	d008      	beq.n	8006928 <RTC_DateUpdate+0x5c>
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	2b08      	cmp	r3, #8
 800691a:	d005      	beq.n	8006928 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	2b0a      	cmp	r3, #10
 8006920:	d002      	beq.n	8006928 <RTC_DateUpdate+0x5c>
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	2b0c      	cmp	r3, #12
 8006926:	d117      	bne.n	8006958 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2b1e      	cmp	r3, #30
 800692c:	d803      	bhi.n	8006936 <RTC_DateUpdate+0x6a>
      {
        day++;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	3301      	adds	r3, #1
 8006932:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006934:	e050      	b.n	80069d8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b0c      	cmp	r3, #12
 800693a:	d005      	beq.n	8006948 <RTC_DateUpdate+0x7c>
        {
          month++;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	3301      	adds	r3, #1
 8006940:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006942:	2301      	movs	r3, #1
 8006944:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006946:	e047      	b.n	80069d8 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8006948:	2301      	movs	r3, #1
 800694a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800694c:	2301      	movs	r3, #1
 800694e:	60fb      	str	r3, [r7, #12]
          year++;
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	3301      	adds	r3, #1
 8006954:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8006956:	e03f      	b.n	80069d8 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	2b04      	cmp	r3, #4
 800695c:	d008      	beq.n	8006970 <RTC_DateUpdate+0xa4>
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	2b06      	cmp	r3, #6
 8006962:	d005      	beq.n	8006970 <RTC_DateUpdate+0xa4>
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	2b09      	cmp	r3, #9
 8006968:	d002      	beq.n	8006970 <RTC_DateUpdate+0xa4>
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	2b0b      	cmp	r3, #11
 800696e:	d10c      	bne.n	800698a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2b1d      	cmp	r3, #29
 8006974:	d803      	bhi.n	800697e <RTC_DateUpdate+0xb2>
      {
        day++;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	3301      	adds	r3, #1
 800697a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800697c:	e02c      	b.n	80069d8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	3301      	adds	r3, #1
 8006982:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006984:	2301      	movs	r3, #1
 8006986:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006988:	e026      	b.n	80069d8 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	2b02      	cmp	r3, #2
 800698e:	d123      	bne.n	80069d8 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2b1b      	cmp	r3, #27
 8006994:	d803      	bhi.n	800699e <RTC_DateUpdate+0xd2>
      {
        day++;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	3301      	adds	r3, #1
 800699a:	60fb      	str	r3, [r7, #12]
 800699c:	e01c      	b.n	80069d8 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2b1c      	cmp	r3, #28
 80069a2:	d111      	bne.n	80069c8 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 f839 	bl	8006a20 <RTC_IsLeapYear>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d003      	beq.n	80069bc <RTC_DateUpdate+0xf0>
        {
          day++;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	3301      	adds	r3, #1
 80069b8:	60fb      	str	r3, [r7, #12]
 80069ba:	e00d      	b.n	80069d8 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	3301      	adds	r3, #1
 80069c0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80069c2:	2301      	movs	r3, #1
 80069c4:	60fb      	str	r3, [r7, #12]
 80069c6:	e007      	b.n	80069d8 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2b1d      	cmp	r3, #29
 80069cc:	d104      	bne.n	80069d8 <RTC_DateUpdate+0x10c>
      {
        month++;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	3301      	adds	r3, #1
 80069d2:	613b      	str	r3, [r7, #16]
        day = 1U;
 80069d4:	2301      	movs	r3, #1
 80069d6:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	3301      	adds	r3, #1
 80069dc:	60bb      	str	r3, [r7, #8]
 80069de:	68ba      	ldr	r2, [r7, #8]
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d38b      	bcc.n	80068fe <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	b2da      	uxtb	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	b2d2      	uxtb	r2, r2
 8006a06:	4619      	mov	r1, r3
 8006a08:	6978      	ldr	r0, [r7, #20]
 8006a0a:	f000 f83b 	bl	8006a84 <RTC_WeekDayNum>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	461a      	mov	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	731a      	strb	r2, [r3, #12]
}
 8006a16:	bf00      	nop
 8006a18:	3718      	adds	r7, #24
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
	...

08006a20 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	4603      	mov	r3, r0
 8006a28:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8006a2a:	88fb      	ldrh	r3, [r7, #6]
 8006a2c:	f003 0303 	and.w	r3, r3, #3
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8006a36:	2300      	movs	r3, #0
 8006a38:	e01d      	b.n	8006a76 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8006a3a:	88fb      	ldrh	r3, [r7, #6]
 8006a3c:	4a10      	ldr	r2, [pc, #64]	; (8006a80 <RTC_IsLeapYear+0x60>)
 8006a3e:	fba2 1203 	umull	r1, r2, r2, r3
 8006a42:	0952      	lsrs	r2, r2, #5
 8006a44:	2164      	movs	r1, #100	; 0x64
 8006a46:	fb01 f202 	mul.w	r2, r1, r2
 8006a4a:	1a9b      	subs	r3, r3, r2
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d001      	beq.n	8006a56 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e00f      	b.n	8006a76 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8006a56:	88fb      	ldrh	r3, [r7, #6]
 8006a58:	4a09      	ldr	r2, [pc, #36]	; (8006a80 <RTC_IsLeapYear+0x60>)
 8006a5a:	fba2 1203 	umull	r1, r2, r2, r3
 8006a5e:	09d2      	lsrs	r2, r2, #7
 8006a60:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006a64:	fb01 f202 	mul.w	r2, r1, r2
 8006a68:	1a9b      	subs	r3, r3, r2
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e000      	b.n	8006a76 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8006a74:	2300      	movs	r3, #0
  }
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bc80      	pop	{r7}
 8006a7e:	4770      	bx	lr
 8006a80:	51eb851f 	.word	0x51eb851f

08006a84 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	70fb      	strb	r3, [r7, #3]
 8006a90:	4613      	mov	r3, r2
 8006a92:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006a94:	2300      	movs	r3, #0
 8006a96:	60bb      	str	r3, [r7, #8]
 8006a98:	2300      	movs	r3, #0
 8006a9a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8006aa2:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006aa4:	78fb      	ldrb	r3, [r7, #3]
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d82d      	bhi.n	8006b06 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8006aaa:	78fa      	ldrb	r2, [r7, #3]
 8006aac:	4613      	mov	r3, r2
 8006aae:	005b      	lsls	r3, r3, #1
 8006ab0:	4413      	add	r3, r2
 8006ab2:	00db      	lsls	r3, r3, #3
 8006ab4:	1a9b      	subs	r3, r3, r2
 8006ab6:	4a2c      	ldr	r2, [pc, #176]	; (8006b68 <RTC_WeekDayNum+0xe4>)
 8006ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8006abc:	085a      	lsrs	r2, r3, #1
 8006abe:	78bb      	ldrb	r3, [r7, #2]
 8006ac0:	441a      	add	r2, r3
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	441a      	add	r2, r3
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	089b      	lsrs	r3, r3, #2
 8006acc:	441a      	add	r2, r3
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	4926      	ldr	r1, [pc, #152]	; (8006b6c <RTC_WeekDayNum+0xe8>)
 8006ad4:	fba1 1303 	umull	r1, r3, r1, r3
 8006ad8:	095b      	lsrs	r3, r3, #5
 8006ada:	1ad2      	subs	r2, r2, r3
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	4922      	ldr	r1, [pc, #136]	; (8006b6c <RTC_WeekDayNum+0xe8>)
 8006ae2:	fba1 1303 	umull	r1, r3, r1, r3
 8006ae6:	09db      	lsrs	r3, r3, #7
 8006ae8:	4413      	add	r3, r2
 8006aea:	1d1a      	adds	r2, r3, #4
 8006aec:	4b20      	ldr	r3, [pc, #128]	; (8006b70 <RTC_WeekDayNum+0xec>)
 8006aee:	fba3 1302 	umull	r1, r3, r3, r2
 8006af2:	1ad1      	subs	r1, r2, r3
 8006af4:	0849      	lsrs	r1, r1, #1
 8006af6:	440b      	add	r3, r1
 8006af8:	0899      	lsrs	r1, r3, #2
 8006afa:	460b      	mov	r3, r1
 8006afc:	00db      	lsls	r3, r3, #3
 8006afe:	1a5b      	subs	r3, r3, r1
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	60fb      	str	r3, [r7, #12]
 8006b04:	e029      	b.n	8006b5a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8006b06:	78fa      	ldrb	r2, [r7, #3]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	005b      	lsls	r3, r3, #1
 8006b0c:	4413      	add	r3, r2
 8006b0e:	00db      	lsls	r3, r3, #3
 8006b10:	1a9b      	subs	r3, r3, r2
 8006b12:	4a15      	ldr	r2, [pc, #84]	; (8006b68 <RTC_WeekDayNum+0xe4>)
 8006b14:	fba2 2303 	umull	r2, r3, r2, r3
 8006b18:	085a      	lsrs	r2, r3, #1
 8006b1a:	78bb      	ldrb	r3, [r7, #2]
 8006b1c:	441a      	add	r2, r3
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	441a      	add	r2, r3
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	089b      	lsrs	r3, r3, #2
 8006b26:	441a      	add	r2, r3
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	4910      	ldr	r1, [pc, #64]	; (8006b6c <RTC_WeekDayNum+0xe8>)
 8006b2c:	fba1 1303 	umull	r1, r3, r1, r3
 8006b30:	095b      	lsrs	r3, r3, #5
 8006b32:	1ad2      	subs	r2, r2, r3
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	490d      	ldr	r1, [pc, #52]	; (8006b6c <RTC_WeekDayNum+0xe8>)
 8006b38:	fba1 1303 	umull	r1, r3, r1, r3
 8006b3c:	09db      	lsrs	r3, r3, #7
 8006b3e:	4413      	add	r3, r2
 8006b40:	1c9a      	adds	r2, r3, #2
 8006b42:	4b0b      	ldr	r3, [pc, #44]	; (8006b70 <RTC_WeekDayNum+0xec>)
 8006b44:	fba3 1302 	umull	r1, r3, r3, r2
 8006b48:	1ad1      	subs	r1, r2, r3
 8006b4a:	0849      	lsrs	r1, r1, #1
 8006b4c:	440b      	add	r3, r1
 8006b4e:	0899      	lsrs	r1, r3, #2
 8006b50:	460b      	mov	r3, r1
 8006b52:	00db      	lsls	r3, r3, #3
 8006b54:	1a5b      	subs	r3, r3, r1
 8006b56:	1ad3      	subs	r3, r2, r3
 8006b58:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	b2db      	uxtb	r3, r3
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bc80      	pop	{r7}
 8006b66:	4770      	bx	lr
 8006b68:	38e38e39 	.word	0x38e38e39
 8006b6c:	51eb851f 	.word	0x51eb851f
 8006b70:	24924925 	.word	0x24924925

08006b74 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b082      	sub	sp, #8
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d027      	beq.n	8006bda <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	f003 0301 	and.w	r3, r3, #1
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d020      	beq.n	8006bda <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	f003 0304 	and.w	r3, r3, #4
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d00b      	beq.n	8006bbe <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f824 	bl	8006bf4 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f06f 0204 	mvn.w	r2, #4
 8006bb4:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2204      	movs	r2, #4
 8006bba:	745a      	strb	r2, [r3, #17]
 8006bbc:	e005      	b.n	8006bca <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f80f 	bl	8006be2 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f022 0201 	bic.w	r2, r2, #1
 8006bd8:	605a      	str	r2, [r3, #4]
    }
  }
}
 8006bda:	bf00      	nop
 8006bdc:	3708      	adds	r7, #8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8006bea:	bf00      	nop
 8006bec:	370c      	adds	r7, #12
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bc80      	pop	{r7}
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bc80      	pop	{r7}
 8006c04:	4770      	bx	lr
	...

08006c08 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b087      	sub	sp, #28
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006c14:	2300      	movs	r3, #0
 8006c16:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8006c18:	4b07      	ldr	r3, [pc, #28]	; (8006c38 <HAL_RTCEx_BKUPWrite+0x30>)
 8006c1a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	4413      	add	r3, r2
 8006c24:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	b292      	uxth	r2, r2
 8006c2c:	601a      	str	r2, [r3, #0]
}
 8006c2e:	bf00      	nop
 8006c30:	371c      	adds	r7, #28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bc80      	pop	{r7}
 8006c36:	4770      	bx	lr
 8006c38:	40006c00 	.word	0x40006c00

08006c3c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b085      	sub	sp, #20
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8006c46:	2300      	movs	r3, #0
 8006c48:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 8006c4e:	4b08      	ldr	r3, [pc, #32]	; (8006c70 <HAL_RTCEx_BKUPRead+0x34>)
 8006c50:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	4413      	add	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8006c64:	68bb      	ldr	r3, [r7, #8]
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3714      	adds	r7, #20
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bc80      	pop	{r7}
 8006c6e:	4770      	bx	lr
 8006c70:	40006c00 	.word	0x40006c00

08006c74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d101      	bne.n	8006c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e042      	b.n	8006d0c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d106      	bne.n	8006ca0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f7fb ff6a 	bl	8002b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2224      	movs	r2, #36	; 0x24
 8006ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68da      	ldr	r2, [r3, #12]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 fdc5 	bl	8007848 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	691a      	ldr	r2, [r3, #16]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ccc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	695a      	ldr	r2, [r3, #20]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68da      	ldr	r2, [r3, #12]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2220      	movs	r2, #32
 8006d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b08a      	sub	sp, #40	; 0x28
 8006d18:	af02      	add	r7, sp, #8
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	603b      	str	r3, [r7, #0]
 8006d20:	4613      	mov	r3, r2
 8006d22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d24:	2300      	movs	r3, #0
 8006d26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	2b20      	cmp	r3, #32
 8006d32:	d16d      	bne.n	8006e10 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d002      	beq.n	8006d40 <HAL_UART_Transmit+0x2c>
 8006d3a:	88fb      	ldrh	r3, [r7, #6]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d101      	bne.n	8006d44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e066      	b.n	8006e12 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2221      	movs	r2, #33	; 0x21
 8006d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d52:	f7fc f8eb 	bl	8002f2c <HAL_GetTick>
 8006d56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	88fa      	ldrh	r2, [r7, #6]
 8006d5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	88fa      	ldrh	r2, [r7, #6]
 8006d62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d6c:	d108      	bne.n	8006d80 <HAL_UART_Transmit+0x6c>
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d104      	bne.n	8006d80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d76:	2300      	movs	r3, #0
 8006d78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	61bb      	str	r3, [r7, #24]
 8006d7e:	e003      	b.n	8006d88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d84:	2300      	movs	r3, #0
 8006d86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d88:	e02a      	b.n	8006de0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	2200      	movs	r2, #0
 8006d92:	2180      	movs	r1, #128	; 0x80
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 fb14 	bl	80073c2 <UART_WaitOnFlagUntilTimeout>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d001      	beq.n	8006da4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e036      	b.n	8006e12 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d10b      	bne.n	8006dc2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	881b      	ldrh	r3, [r3, #0]
 8006dae:	461a      	mov	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006db8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	3302      	adds	r3, #2
 8006dbe:	61bb      	str	r3, [r7, #24]
 8006dc0:	e007      	b.n	8006dd2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	781a      	ldrb	r2, [r3, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	3301      	adds	r3, #1
 8006dd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d1cf      	bne.n	8006d8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	9300      	str	r3, [sp, #0]
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2200      	movs	r2, #0
 8006df2:	2140      	movs	r1, #64	; 0x40
 8006df4:	68f8      	ldr	r0, [r7, #12]
 8006df6:	f000 fae4 	bl	80073c2 <UART_WaitOnFlagUntilTimeout>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d001      	beq.n	8006e04 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e006      	b.n	8006e12 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2220      	movs	r2, #32
 8006e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	e000      	b.n	8006e12 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006e10:	2302      	movs	r3, #2
  }
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3720      	adds	r7, #32
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b084      	sub	sp, #16
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	60f8      	str	r0, [r7, #12]
 8006e22:	60b9      	str	r1, [r7, #8]
 8006e24:	4613      	mov	r3, r2
 8006e26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b20      	cmp	r3, #32
 8006e32:	d112      	bne.n	8006e5a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d002      	beq.n	8006e40 <HAL_UART_Receive_IT+0x26>
 8006e3a:	88fb      	ldrh	r3, [r7, #6]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d101      	bne.n	8006e44 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	e00b      	b.n	8006e5c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e4a:	88fb      	ldrh	r3, [r7, #6]
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	68b9      	ldr	r1, [r7, #8]
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 fb24 	bl	800749e <UART_Start_Receive_IT>
 8006e56:	4603      	mov	r3, r0
 8006e58:	e000      	b.n	8006e5c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e5a:	2302      	movs	r3, #2
  }
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3710      	adds	r7, #16
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b0ba      	sub	sp, #232	; 0xe8
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006e90:	2300      	movs	r3, #0
 8006e92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e9a:	f003 030f 	and.w	r3, r3, #15
 8006e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006ea2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d10f      	bne.n	8006eca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eae:	f003 0320 	and.w	r3, r3, #32
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d009      	beq.n	8006eca <HAL_UART_IRQHandler+0x66>
 8006eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eba:	f003 0320 	and.w	r3, r3, #32
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fc01 	bl	80076ca <UART_Receive_IT>
      return;
 8006ec8:	e25b      	b.n	8007382 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006eca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f000 80de 	beq.w	8007090 <HAL_UART_IRQHandler+0x22c>
 8006ed4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ed8:	f003 0301 	and.w	r3, r3, #1
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d106      	bne.n	8006eee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 80d1 	beq.w	8007090 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00b      	beq.n	8006f12 <HAL_UART_IRQHandler+0xae>
 8006efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d005      	beq.n	8006f12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f0a:	f043 0201 	orr.w	r2, r3, #1
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f16:	f003 0304 	and.w	r3, r3, #4
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00b      	beq.n	8006f36 <HAL_UART_IRQHandler+0xd2>
 8006f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d005      	beq.n	8006f36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f2e:	f043 0202 	orr.w	r2, r3, #2
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f3a:	f003 0302 	and.w	r3, r3, #2
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00b      	beq.n	8006f5a <HAL_UART_IRQHandler+0xf6>
 8006f42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f46:	f003 0301 	and.w	r3, r3, #1
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d005      	beq.n	8006f5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f52:	f043 0204 	orr.w	r2, r3, #4
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f5e:	f003 0308 	and.w	r3, r3, #8
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d011      	beq.n	8006f8a <HAL_UART_IRQHandler+0x126>
 8006f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f6a:	f003 0320 	and.w	r3, r3, #32
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d105      	bne.n	8006f7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f76:	f003 0301 	and.w	r3, r3, #1
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d005      	beq.n	8006f8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f82:	f043 0208 	orr.w	r2, r3, #8
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	f000 81f2 	beq.w	8007378 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f98:	f003 0320 	and.w	r3, r3, #32
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d008      	beq.n	8006fb2 <HAL_UART_IRQHandler+0x14e>
 8006fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fa4:	f003 0320 	and.w	r3, r3, #32
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d002      	beq.n	8006fb2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 fb8c 	bl	80076ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	695b      	ldr	r3, [r3, #20]
 8006fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	bf14      	ite	ne
 8006fc0:	2301      	movne	r3, #1
 8006fc2:	2300      	moveq	r3, #0
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fce:	f003 0308 	and.w	r3, r3, #8
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d103      	bne.n	8006fde <HAL_UART_IRQHandler+0x17a>
 8006fd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d04f      	beq.n	800707e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 fa96 	bl	8007510 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	695b      	ldr	r3, [r3, #20]
 8006fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d041      	beq.n	8007076 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3314      	adds	r3, #20
 8006ff8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007000:	e853 3f00 	ldrex	r3, [r3]
 8007004:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007008:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800700c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007010:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	3314      	adds	r3, #20
 800701a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800701e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007022:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007026:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800702a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800702e:	e841 2300 	strex	r3, r2, [r1]
 8007032:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007036:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1d9      	bne.n	8006ff2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007042:	2b00      	cmp	r3, #0
 8007044:	d013      	beq.n	800706e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800704a:	4a7e      	ldr	r2, [pc, #504]	; (8007244 <HAL_UART_IRQHandler+0x3e0>)
 800704c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007052:	4618      	mov	r0, r3
 8007054:	f7fc fde6 	bl	8003c24 <HAL_DMA_Abort_IT>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d016      	beq.n	800708c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007068:	4610      	mov	r0, r2
 800706a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800706c:	e00e      	b.n	800708c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 f993 	bl	800739a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007074:	e00a      	b.n	800708c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f98f 	bl	800739a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800707c:	e006      	b.n	800708c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f98b 	bl	800739a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800708a:	e175      	b.n	8007378 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800708c:	bf00      	nop
    return;
 800708e:	e173      	b.n	8007378 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007094:	2b01      	cmp	r3, #1
 8007096:	f040 814f 	bne.w	8007338 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800709a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800709e:	f003 0310 	and.w	r3, r3, #16
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 8148 	beq.w	8007338 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80070a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070ac:	f003 0310 	and.w	r3, r3, #16
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f000 8141 	beq.w	8007338 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070b6:	2300      	movs	r3, #0
 80070b8:	60bb      	str	r3, [r7, #8]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	60bb      	str	r3, [r7, #8]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	60bb      	str	r3, [r7, #8]
 80070ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	f000 80b6 	beq.w	8007248 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8145 	beq.w	800737c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070fa:	429a      	cmp	r2, r3
 80070fc:	f080 813e 	bcs.w	800737c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007106:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	2b20      	cmp	r3, #32
 8007110:	f000 8088 	beq.w	8007224 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	330c      	adds	r3, #12
 800711a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007122:	e853 3f00 	ldrex	r3, [r3]
 8007126:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800712a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800712e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007132:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	330c      	adds	r3, #12
 800713c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007140:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007144:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007148:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800714c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007150:	e841 2300 	strex	r3, r2, [r1]
 8007154:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007158:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1d9      	bne.n	8007114 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3314      	adds	r3, #20
 8007166:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007168:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800716a:	e853 3f00 	ldrex	r3, [r3]
 800716e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007170:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007172:	f023 0301 	bic.w	r3, r3, #1
 8007176:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	3314      	adds	r3, #20
 8007180:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007184:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007188:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800718c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007190:	e841 2300 	strex	r3, r2, [r1]
 8007194:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007196:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007198:	2b00      	cmp	r3, #0
 800719a:	d1e1      	bne.n	8007160 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	3314      	adds	r3, #20
 80071a2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071a6:	e853 3f00 	ldrex	r3, [r3]
 80071aa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80071ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3314      	adds	r3, #20
 80071bc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80071c0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071c2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071c6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071c8:	e841 2300 	strex	r3, r2, [r1]
 80071cc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1e3      	bne.n	800719c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2220      	movs	r2, #32
 80071d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	330c      	adds	r3, #12
 80071e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071ec:	e853 3f00 	ldrex	r3, [r3]
 80071f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071f4:	f023 0310 	bic.w	r3, r3, #16
 80071f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	330c      	adds	r3, #12
 8007202:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007206:	65ba      	str	r2, [r7, #88]	; 0x58
 8007208:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800720c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800720e:	e841 2300 	strex	r3, r2, [r1]
 8007212:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1e3      	bne.n	80071e2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800721e:	4618      	mov	r0, r3
 8007220:	f7fc fcc5 	bl	8003bae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2202      	movs	r2, #2
 8007228:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007232:	b29b      	uxth	r3, r3
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	b29b      	uxth	r3, r3
 8007238:	4619      	mov	r1, r3
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f8b6 	bl	80073ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007240:	e09c      	b.n	800737c <HAL_UART_IRQHandler+0x518>
 8007242:	bf00      	nop
 8007244:	080075d5 	.word	0x080075d5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007250:	b29b      	uxth	r3, r3
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800725c:	b29b      	uxth	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	f000 808e 	beq.w	8007380 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007264:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007268:	2b00      	cmp	r3, #0
 800726a:	f000 8089 	beq.w	8007380 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	330c      	adds	r3, #12
 8007274:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800727e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007280:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007284:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	330c      	adds	r3, #12
 800728e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007292:	647a      	str	r2, [r7, #68]	; 0x44
 8007294:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007298:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e3      	bne.n	800726e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3314      	adds	r3, #20
 80072ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	623b      	str	r3, [r7, #32]
   return(result);
 80072b6:	6a3b      	ldr	r3, [r7, #32]
 80072b8:	f023 0301 	bic.w	r3, r3, #1
 80072bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3314      	adds	r3, #20
 80072c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072ca:	633a      	str	r2, [r7, #48]	; 0x30
 80072cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072d2:	e841 2300 	strex	r3, r2, [r1]
 80072d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1e3      	bne.n	80072a6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2220      	movs	r2, #32
 80072e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	330c      	adds	r3, #12
 80072f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	e853 3f00 	ldrex	r3, [r3]
 80072fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f023 0310 	bic.w	r3, r3, #16
 8007302:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	330c      	adds	r3, #12
 800730c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007310:	61fa      	str	r2, [r7, #28]
 8007312:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007314:	69b9      	ldr	r1, [r7, #24]
 8007316:	69fa      	ldr	r2, [r7, #28]
 8007318:	e841 2300 	strex	r3, r2, [r1]
 800731c:	617b      	str	r3, [r7, #20]
   return(result);
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1e3      	bne.n	80072ec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2202      	movs	r2, #2
 8007328:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800732a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800732e:	4619      	mov	r1, r3
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 f83b 	bl	80073ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007336:	e023      	b.n	8007380 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800733c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007340:	2b00      	cmp	r3, #0
 8007342:	d009      	beq.n	8007358 <HAL_UART_IRQHandler+0x4f4>
 8007344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007348:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800734c:	2b00      	cmp	r3, #0
 800734e:	d003      	beq.n	8007358 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f000 f953 	bl	80075fc <UART_Transmit_IT>
    return;
 8007356:	e014      	b.n	8007382 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800735c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00e      	beq.n	8007382 <HAL_UART_IRQHandler+0x51e>
 8007364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736c:	2b00      	cmp	r3, #0
 800736e:	d008      	beq.n	8007382 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 f992 	bl	800769a <UART_EndTransmit_IT>
    return;
 8007376:	e004      	b.n	8007382 <HAL_UART_IRQHandler+0x51e>
    return;
 8007378:	bf00      	nop
 800737a:	e002      	b.n	8007382 <HAL_UART_IRQHandler+0x51e>
      return;
 800737c:	bf00      	nop
 800737e:	e000      	b.n	8007382 <HAL_UART_IRQHandler+0x51e>
      return;
 8007380:	bf00      	nop
  }
}
 8007382:	37e8      	adds	r7, #232	; 0xe8
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	bc80      	pop	{r7}
 8007398:	4770      	bx	lr

0800739a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800739a:	b480      	push	{r7}
 800739c:	b083      	sub	sp, #12
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073a2:	bf00      	nop
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bc80      	pop	{r7}
 80073aa:	4770      	bx	lr

080073ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	bc80      	pop	{r7}
 80073c0:	4770      	bx	lr

080073c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b090      	sub	sp, #64	; 0x40
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	60f8      	str	r0, [r7, #12]
 80073ca:	60b9      	str	r1, [r7, #8]
 80073cc:	603b      	str	r3, [r7, #0]
 80073ce:	4613      	mov	r3, r2
 80073d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073d2:	e050      	b.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073da:	d04c      	beq.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80073dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d007      	beq.n	80073f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80073e2:	f7fb fda3 	bl	8002f2c <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d241      	bcs.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	330c      	adds	r3, #12
 80073f8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073fc:	e853 3f00 	ldrex	r3, [r3]
 8007400:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007404:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007408:	63fb      	str	r3, [r7, #60]	; 0x3c
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	330c      	adds	r3, #12
 8007410:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007412:	637a      	str	r2, [r7, #52]	; 0x34
 8007414:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007416:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007418:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800741a:	e841 2300 	strex	r3, r2, [r1]
 800741e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1e5      	bne.n	80073f2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	3314      	adds	r3, #20
 800742c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	e853 3f00 	ldrex	r3, [r3]
 8007434:	613b      	str	r3, [r7, #16]
   return(result);
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f023 0301 	bic.w	r3, r3, #1
 800743c:	63bb      	str	r3, [r7, #56]	; 0x38
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3314      	adds	r3, #20
 8007444:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007446:	623a      	str	r2, [r7, #32]
 8007448:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744a:	69f9      	ldr	r1, [r7, #28]
 800744c:	6a3a      	ldr	r2, [r7, #32]
 800744e:	e841 2300 	strex	r3, r2, [r1]
 8007452:	61bb      	str	r3, [r7, #24]
   return(result);
 8007454:	69bb      	ldr	r3, [r7, #24]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1e5      	bne.n	8007426 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2220      	movs	r2, #32
 800745e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2220      	movs	r2, #32
 8007466:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e00f      	b.n	8007496 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	4013      	ands	r3, r2
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	429a      	cmp	r2, r3
 8007484:	bf0c      	ite	eq
 8007486:	2301      	moveq	r3, #1
 8007488:	2300      	movne	r3, #0
 800748a:	b2db      	uxtb	r3, r3
 800748c:	461a      	mov	r2, r3
 800748e:	79fb      	ldrb	r3, [r7, #7]
 8007490:	429a      	cmp	r2, r3
 8007492:	d09f      	beq.n	80073d4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3740      	adds	r7, #64	; 0x40
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800749e:	b480      	push	{r7}
 80074a0:	b085      	sub	sp, #20
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	60f8      	str	r0, [r7, #12]
 80074a6:	60b9      	str	r1, [r7, #8]
 80074a8:	4613      	mov	r3, r2
 80074aa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	68ba      	ldr	r2, [r7, #8]
 80074b0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	88fa      	ldrh	r2, [r7, #6]
 80074b6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	88fa      	ldrh	r2, [r7, #6]
 80074bc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2222      	movs	r2, #34	; 0x22
 80074c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d007      	beq.n	80074e4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68da      	ldr	r2, [r3, #12]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074e2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	695a      	ldr	r2, [r3, #20]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f042 0201 	orr.w	r2, r2, #1
 80074f2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	68da      	ldr	r2, [r3, #12]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0220 	orr.w	r2, r2, #32
 8007502:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	3714      	adds	r7, #20
 800750a:	46bd      	mov	sp, r7
 800750c:	bc80      	pop	{r7}
 800750e:	4770      	bx	lr

08007510 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007510:	b480      	push	{r7}
 8007512:	b095      	sub	sp, #84	; 0x54
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	330c      	adds	r3, #12
 800751e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007522:	e853 3f00 	ldrex	r3, [r3]
 8007526:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800752e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	330c      	adds	r3, #12
 8007536:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007538:	643a      	str	r2, [r7, #64]	; 0x40
 800753a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800753e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007540:	e841 2300 	strex	r3, r2, [r1]
 8007544:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007548:	2b00      	cmp	r3, #0
 800754a:	d1e5      	bne.n	8007518 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3314      	adds	r3, #20
 8007552:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007554:	6a3b      	ldr	r3, [r7, #32]
 8007556:	e853 3f00 	ldrex	r3, [r3]
 800755a:	61fb      	str	r3, [r7, #28]
   return(result);
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	f023 0301 	bic.w	r3, r3, #1
 8007562:	64bb      	str	r3, [r7, #72]	; 0x48
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	3314      	adds	r3, #20
 800756a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800756c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800756e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007570:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007572:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007574:	e841 2300 	strex	r3, r2, [r1]
 8007578:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800757a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1e5      	bne.n	800754c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007584:	2b01      	cmp	r3, #1
 8007586:	d119      	bne.n	80075bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	330c      	adds	r3, #12
 800758e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	e853 3f00 	ldrex	r3, [r3]
 8007596:	60bb      	str	r3, [r7, #8]
   return(result);
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	f023 0310 	bic.w	r3, r3, #16
 800759e:	647b      	str	r3, [r7, #68]	; 0x44
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	330c      	adds	r3, #12
 80075a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80075a8:	61ba      	str	r2, [r7, #24]
 80075aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ac:	6979      	ldr	r1, [r7, #20]
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	e841 2300 	strex	r3, r2, [r1]
 80075b4:	613b      	str	r3, [r7, #16]
   return(result);
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d1e5      	bne.n	8007588 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2220      	movs	r2, #32
 80075c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80075ca:	bf00      	nop
 80075cc:	3754      	adds	r7, #84	; 0x54
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bc80      	pop	{r7}
 80075d2:	4770      	bx	lr

080075d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b084      	sub	sp, #16
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2200      	movs	r2, #0
 80075ec:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075ee:	68f8      	ldr	r0, [r7, #12]
 80075f0:	f7ff fed3 	bl	800739a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075f4:	bf00      	nop
 80075f6:	3710      	adds	r7, #16
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b21      	cmp	r3, #33	; 0x21
 800760e:	d13e      	bne.n	800768e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007618:	d114      	bne.n	8007644 <UART_Transmit_IT+0x48>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d110      	bne.n	8007644 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	881b      	ldrh	r3, [r3, #0]
 800762c:	461a      	mov	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007636:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a1b      	ldr	r3, [r3, #32]
 800763c:	1c9a      	adds	r2, r3, #2
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	621a      	str	r2, [r3, #32]
 8007642:	e008      	b.n	8007656 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6a1b      	ldr	r3, [r3, #32]
 8007648:	1c59      	adds	r1, r3, #1
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	6211      	str	r1, [r2, #32]
 800764e:	781a      	ldrb	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800765a:	b29b      	uxth	r3, r3
 800765c:	3b01      	subs	r3, #1
 800765e:	b29b      	uxth	r3, r3
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	4619      	mov	r1, r3
 8007664:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10f      	bne.n	800768a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68da      	ldr	r2, [r3, #12]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007678:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68da      	ldr	r2, [r3, #12]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007688:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800768a:	2300      	movs	r3, #0
 800768c:	e000      	b.n	8007690 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800768e:	2302      	movs	r3, #2
  }
}
 8007690:	4618      	mov	r0, r3
 8007692:	3714      	adds	r7, #20
 8007694:	46bd      	mov	sp, r7
 8007696:	bc80      	pop	{r7}
 8007698:	4770      	bx	lr

0800769a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b082      	sub	sp, #8
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68da      	ldr	r2, [r3, #12]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2220      	movs	r2, #32
 80076b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff fe64 	bl	8007388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b08c      	sub	sp, #48	; 0x30
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b22      	cmp	r3, #34	; 0x22
 80076dc:	f040 80ae 	bne.w	800783c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076e8:	d117      	bne.n	800771a <UART_Receive_IT+0x50>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d113      	bne.n	800771a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80076f2:	2300      	movs	r3, #0
 80076f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076fa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	b29b      	uxth	r3, r3
 8007704:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007708:	b29a      	uxth	r2, r3
 800770a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800770c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007712:	1c9a      	adds	r2, r3, #2
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	629a      	str	r2, [r3, #40]	; 0x28
 8007718:	e026      	b.n	8007768 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007720:	2300      	movs	r3, #0
 8007722:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800772c:	d007      	beq.n	800773e <UART_Receive_IT+0x74>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10a      	bne.n	800774c <UART_Receive_IT+0x82>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d106      	bne.n	800774c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	b2da      	uxtb	r2, r3
 8007746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007748:	701a      	strb	r2, [r3, #0]
 800774a:	e008      	b.n	800775e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	b2db      	uxtb	r3, r3
 8007754:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007758:	b2da      	uxtb	r2, r3
 800775a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800775c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007762:	1c5a      	adds	r2, r3, #1
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800776c:	b29b      	uxth	r3, r3
 800776e:	3b01      	subs	r3, #1
 8007770:	b29b      	uxth	r3, r3
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	4619      	mov	r1, r3
 8007776:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007778:	2b00      	cmp	r3, #0
 800777a:	d15d      	bne.n	8007838 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68da      	ldr	r2, [r3, #12]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f022 0220 	bic.w	r2, r2, #32
 800778a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68da      	ldr	r2, [r3, #12]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800779a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	695a      	ldr	r2, [r3, #20]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f022 0201 	bic.w	r2, r2, #1
 80077aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2220      	movs	r2, #32
 80077b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d135      	bne.n	800782e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	330c      	adds	r3, #12
 80077ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	e853 3f00 	ldrex	r3, [r3]
 80077d6:	613b      	str	r3, [r7, #16]
   return(result);
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	f023 0310 	bic.w	r3, r3, #16
 80077de:	627b      	str	r3, [r7, #36]	; 0x24
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	330c      	adds	r3, #12
 80077e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077e8:	623a      	str	r2, [r7, #32]
 80077ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ec:	69f9      	ldr	r1, [r7, #28]
 80077ee:	6a3a      	ldr	r2, [r7, #32]
 80077f0:	e841 2300 	strex	r3, r2, [r1]
 80077f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1e5      	bne.n	80077c8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 0310 	and.w	r3, r3, #16
 8007806:	2b10      	cmp	r3, #16
 8007808:	d10a      	bne.n	8007820 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800780a:	2300      	movs	r3, #0
 800780c:	60fb      	str	r3, [r7, #12]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	60fb      	str	r3, [r7, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	60fb      	str	r3, [r7, #12]
 800781e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007824:	4619      	mov	r1, r3
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7ff fdc0 	bl	80073ac <HAL_UARTEx_RxEventCallback>
 800782c:	e002      	b.n	8007834 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7fb f886 	bl	8002940 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007834:	2300      	movs	r3, #0
 8007836:	e002      	b.n	800783e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	e000      	b.n	800783e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800783c:	2302      	movs	r3, #2
  }
}
 800783e:	4618      	mov	r0, r3
 8007840:	3730      	adds	r7, #48	; 0x30
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
	...

08007848 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68da      	ldr	r2, [r3, #12]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	430a      	orrs	r2, r1
 8007864:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	689a      	ldr	r2, [r3, #8]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	691b      	ldr	r3, [r3, #16]
 800786e:	431a      	orrs	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	695b      	ldr	r3, [r3, #20]
 8007874:	4313      	orrs	r3, r2
 8007876:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007882:	f023 030c 	bic.w	r3, r3, #12
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	6812      	ldr	r2, [r2, #0]
 800788a:	68b9      	ldr	r1, [r7, #8]
 800788c:	430b      	orrs	r3, r1
 800788e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	695b      	ldr	r3, [r3, #20]
 8007896:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	699a      	ldr	r2, [r3, #24]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	430a      	orrs	r2, r1
 80078a4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a2c      	ldr	r2, [pc, #176]	; (800795c <UART_SetConfig+0x114>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d103      	bne.n	80078b8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80078b0:	f7fe fa1a 	bl	8005ce8 <HAL_RCC_GetPCLK2Freq>
 80078b4:	60f8      	str	r0, [r7, #12]
 80078b6:	e002      	b.n	80078be <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80078b8:	f7fe fa02 	bl	8005cc0 <HAL_RCC_GetPCLK1Freq>
 80078bc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	4613      	mov	r3, r2
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	4413      	add	r3, r2
 80078c6:	009a      	lsls	r2, r3, #2
 80078c8:	441a      	add	r2, r3
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80078d4:	4a22      	ldr	r2, [pc, #136]	; (8007960 <UART_SetConfig+0x118>)
 80078d6:	fba2 2303 	umull	r2, r3, r2, r3
 80078da:	095b      	lsrs	r3, r3, #5
 80078dc:	0119      	lsls	r1, r3, #4
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4613      	mov	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4413      	add	r3, r2
 80078e6:	009a      	lsls	r2, r3, #2
 80078e8:	441a      	add	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80078f4:	4b1a      	ldr	r3, [pc, #104]	; (8007960 <UART_SetConfig+0x118>)
 80078f6:	fba3 0302 	umull	r0, r3, r3, r2
 80078fa:	095b      	lsrs	r3, r3, #5
 80078fc:	2064      	movs	r0, #100	; 0x64
 80078fe:	fb00 f303 	mul.w	r3, r0, r3
 8007902:	1ad3      	subs	r3, r2, r3
 8007904:	011b      	lsls	r3, r3, #4
 8007906:	3332      	adds	r3, #50	; 0x32
 8007908:	4a15      	ldr	r2, [pc, #84]	; (8007960 <UART_SetConfig+0x118>)
 800790a:	fba2 2303 	umull	r2, r3, r2, r3
 800790e:	095b      	lsrs	r3, r3, #5
 8007910:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007914:	4419      	add	r1, r3
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	4613      	mov	r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	009a      	lsls	r2, r3, #2
 8007920:	441a      	add	r2, r3
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	fbb2 f2f3 	udiv	r2, r2, r3
 800792c:	4b0c      	ldr	r3, [pc, #48]	; (8007960 <UART_SetConfig+0x118>)
 800792e:	fba3 0302 	umull	r0, r3, r3, r2
 8007932:	095b      	lsrs	r3, r3, #5
 8007934:	2064      	movs	r0, #100	; 0x64
 8007936:	fb00 f303 	mul.w	r3, r0, r3
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	011b      	lsls	r3, r3, #4
 800793e:	3332      	adds	r3, #50	; 0x32
 8007940:	4a07      	ldr	r2, [pc, #28]	; (8007960 <UART_SetConfig+0x118>)
 8007942:	fba2 2303 	umull	r2, r3, r2, r3
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	f003 020f 	and.w	r2, r3, #15
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	440a      	add	r2, r1
 8007952:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007954:	bf00      	nop
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	40013800 	.word	0x40013800
 8007960:	51eb851f 	.word	0x51eb851f

08007964 <lcd_send_cmd>:
#include <stdio.h>
#include <string.h>
#include <stdarg.h>
#include "LiquidCrystal_I2C.h"
static void lcd_send_cmd (LiquidCrystal_I2C *lcd, uint8_t cmd)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b086      	sub	sp, #24
 8007968:	af02      	add	r7, sp, #8
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	460b      	mov	r3, r1
 800796e:	70fb      	strb	r3, [r7, #3]
  uint8_t data_h, data_l;
	uint8_t data_t[4];
	data_h = (cmd&0xf0);
 8007970:	78fb      	ldrb	r3, [r7, #3]
 8007972:	f023 030f 	bic.w	r3, r3, #15
 8007976:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8007978:	78fb      	ldrb	r3, [r7, #3]
 800797a:	011b      	lsls	r3, r3, #4
 800797c:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_h|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_SET); //0xXXXX.1100  en=1, rs=0
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	7a5a      	ldrb	r2, [r3, #9]
 8007982:	7bfb      	ldrb	r3, [r7, #15]
 8007984:	4313      	orrs	r3, r2
 8007986:	b2db      	uxtb	r3, r3
 8007988:	f043 0304 	orr.w	r3, r3, #4
 800798c:	b2db      	uxtb	r3, r3
 800798e:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_h|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_CLEAR); //0xXXXX.1000  en=0, rs=0
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	7a5a      	ldrb	r2, [r3, #9]
 8007994:	7bfb      	ldrb	r3, [r7, #15]
 8007996:	4313      	orrs	r3, r2
 8007998:	b2db      	uxtb	r3, r3
 800799a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_SET); //0xXXXX.1100  en=1, rs=0
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	7a5a      	ldrb	r2, [r3, #9]
 80079a0:	7bbb      	ldrb	r3, [r7, #14]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	f043 0304 	orr.w	r3, r3, #4
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_CLEAR); //0xXXXX.1000  en=0, rs=0
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	7a5a      	ldrb	r2, [r3, #9]
 80079b2:	7bbb      	ldrb	r3, [r7, #14]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(lcd->pI2c, lcd->Addr,(uint8_t *) data_t, 4, 100);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6858      	ldr	r0, [r3, #4]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	b299      	uxth	r1, r3
 80079c4:	f107 0208 	add.w	r2, r7, #8
 80079c8:	2364      	movs	r3, #100	; 0x64
 80079ca:	9300      	str	r3, [sp, #0]
 80079cc:	2304      	movs	r3, #4
 80079ce:	f7fc feb1 	bl	8004734 <HAL_I2C_Master_Transmit>
}
 80079d2:	bf00      	nop
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}

080079da <lcd_send_data>:

static void lcd_send_data(LiquidCrystal_I2C *lcd,uint8_t data)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b086      	sub	sp, #24
 80079de:	af02      	add	r7, sp, #8
 80079e0:	6078      	str	r0, [r7, #4]
 80079e2:	460b      	mov	r3, r1
 80079e4:	70fb      	strb	r3, [r7, #3]
	uint8_t data_h, data_l;
	uint8_t data_t[4];
	data_h = (data&0xf0);
 80079e6:	78fb      	ldrb	r3, [r7, #3]
 80079e8:	f023 030f 	bic.w	r3, r3, #15
 80079ec:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80079ee:	78fb      	ldrb	r3, [r7, #3]
 80079f0:	011b      	lsls	r3, r3, #4
 80079f2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_h|(lcd->Backlightval|LCD_RS_SET|LCD_EN_SET); //0xXXXX.1101  en=1, rs=1
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	7a5a      	ldrb	r2, [r3, #9]
 80079f8:	7bfb      	ldrb	r3, [r7, #15]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	f043 0305 	orr.w	r3, r3, #5
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_h|(lcd->Backlightval|LCD_RS_SET|LCD_EN_CLEAR); //0xXXXX.1001  en=0, rs=1
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	7a5a      	ldrb	r2, [r3, #9]
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	f043 0301 	orr.w	r3, r3, #1
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|(lcd->Backlightval|LCD_RS_SET|LCD_EN_SET); //0xXXXX.1101  en=1, rs=1
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	7a5a      	ldrb	r2, [r3, #9]
 8007a1c:	7bbb      	ldrb	r3, [r7, #14]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	f043 0305 	orr.w	r3, r3, #5
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|(lcd->Backlightval|LCD_RS_SET|LCD_EN_CLEAR); //0xXXXX.1001  en=0, rs=1
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	7a5a      	ldrb	r2, [r3, #9]
 8007a2e:	7bbb      	ldrb	r3, [r7, #14]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	f043 0301 	orr.w	r3, r3, #1
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (lcd->pI2c, lcd->Addr,(uint8_t *) data_t, 4, 100);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6858      	ldr	r0, [r3, #4]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	b299      	uxth	r1, r3
 8007a46:	f107 0208 	add.w	r2, r7, #8
 8007a4a:	2364      	movs	r3, #100	; 0x64
 8007a4c:	9300      	str	r3, [sp, #0]
 8007a4e:	2304      	movs	r3, #4
 8007a50:	f7fc fe70 	bl	8004734 <HAL_I2C_Master_Transmit>
}
 8007a54:	bf00      	nop
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <lcd_clear_display>:
{
	lcd_send_data(lcd,data);
}

void lcd_clear_display (LiquidCrystal_I2C *lcd)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
	lcd_send_cmd (lcd,LCD_CLEARDISPLAY);
 8007a64:	2101      	movs	r1, #1
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7ff ff7c 	bl	8007964 <lcd_send_cmd>
	HAL_Delay(10);
 8007a6c:	200a      	movs	r0, #10
 8007a6e:	f7fb fa67 	bl	8002f40 <HAL_Delay>
}
 8007a72:	bf00      	nop
 8007a74:	3708      	adds	r7, #8
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
	...

08007a7c <lcd_set_cursor>:
	lcd->Backlightval = LCD_NOBACKLIGHT;
	HAL_I2C_Master_Transmit (lcd->pI2c, lcd->Addr,&lcd->Backlightval, 1, 100);
}

void lcd_set_cursor(LiquidCrystal_I2C *lcd,uint8_t row, uint8_t col)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	460b      	mov	r3, r1
 8007a86:	70fb      	strb	r3, [r7, #3]
 8007a88:	4613      	mov	r3, r2
 8007a8a:	70bb      	strb	r3, [r7, #2]
	uint8_t row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8007a8c:	4b0b      	ldr	r3, [pc, #44]	; (8007abc <lcd_set_cursor+0x40>)
 8007a8e:	60fb      	str	r3, [r7, #12]
	lcd_send_cmd(lcd,LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8007a90:	78fb      	ldrb	r3, [r7, #3]
 8007a92:	3310      	adds	r3, #16
 8007a94:	443b      	add	r3, r7
 8007a96:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8007a9a:	78bb      	ldrb	r3, [r7, #2]
 8007a9c:	4413      	add	r3, r2
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	b25b      	sxtb	r3, r3
 8007aa2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007aa6:	b25b      	sxtb	r3, r3
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	4619      	mov	r1, r3
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f7ff ff59 	bl	8007964 <lcd_send_cmd>
}
 8007ab2:	bf00      	nop
 8007ab4:	3710      	adds	r7, #16
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	54144000 	.word	0x54144000

08007ac0 <lcd_set_cursor_blink_off>:
	
	lcd->DisplayControl |= LCD_BLINKON;
	lcd_send_cmd(lcd,LCD_DISPLAYCONTROL | lcd->DisplayControl);
}
void lcd_set_cursor_blink_off(LiquidCrystal_I2C *lcd) 
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
	lcd->DisplayControl &= ~LCD_BLINKON;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	7a1b      	ldrb	r3, [r3, #8]
 8007acc:	f023 0301 	bic.w	r3, r3, #1
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	721a      	strb	r2, [r3, #8]
	lcd_send_cmd(lcd,LCD_DISPLAYCONTROL | lcd->DisplayControl);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	7a1b      	ldrb	r3, [r3, #8]
 8007ada:	f043 0308 	orr.w	r3, r3, #8
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7ff ff3e 	bl	8007964 <lcd_send_cmd>
}
 8007ae8:	bf00      	nop
 8007aea:	3708      	adds	r7, #8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <lcd_printf>:
void lcd_write(LiquidCrystal_I2C *lcd,uint8_t location)
{
	lcd_send_data(lcd,location);
}
void lcd_printf(LiquidCrystal_I2C *lcd,const char* str, ...)
{
 8007af0:	b40e      	push	{r1, r2, r3}
 8007af2:	b590      	push	{r4, r7, lr}
 8007af4:	b08a      	sub	sp, #40	; 0x28
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
  char stringArray[20];
	
  va_list args;
  va_start(args, str);
 8007afa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007afe:	60fb      	str	r3, [r7, #12]
  vsprintf(stringArray, str, args);
 8007b00:	f107 0310 	add.w	r3, r7, #16
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f001 f815 	bl	8008b38 <vsiprintf>
  va_end(args);
	
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8007b0e:	2300      	movs	r3, #0
 8007b10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007b14:	e00e      	b.n	8007b34 <lcd_printf+0x44>
  {
    lcd_send_data(lcd,(uint8_t)stringArray[i]);
 8007b16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b1a:	3328      	adds	r3, #40	; 0x28
 8007b1c:	443b      	add	r3, r7
 8007b1e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f7ff ff58 	bl	80079da <lcd_send_data>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8007b2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b2e:	3301      	adds	r3, #1
 8007b30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007b34:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8007b38:	f107 0310 	add.w	r3, r7, #16
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7f8 fb11 	bl	8000164 <strlen>
 8007b42:	4603      	mov	r3, r0
 8007b44:	429c      	cmp	r4, r3
 8007b46:	d203      	bcs.n	8007b50 <lcd_printf+0x60>
 8007b48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b4c:	2b0f      	cmp	r3, #15
 8007b4e:	d9e2      	bls.n	8007b16 <lcd_printf+0x26>
  }
}
 8007b50:	bf00      	nop
 8007b52:	3728      	adds	r7, #40	; 0x28
 8007b54:	46bd      	mov	sp, r7
 8007b56:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8007b5a:	b003      	add	sp, #12
 8007b5c:	4770      	bx	lr

08007b5e <lcd_init>:
void lcd_init (LiquidCrystal_I2C *lcd,I2C_HandleTypeDef *_hi2c,uint8_t addr)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b084      	sub	sp, #16
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	60f8      	str	r0, [r7, #12]
 8007b66:	60b9      	str	r1, [r7, #8]
 8007b68:	4613      	mov	r3, r2
 8007b6a:	71fb      	strb	r3, [r7, #7]
	lcd->pI2c = _hi2c;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	68ba      	ldr	r2, [r7, #8]
 8007b70:	605a      	str	r2, [r3, #4]
	lcd->Addr = addr<<1;
 8007b72:	79fb      	ldrb	r3, [r7, #7]
 8007b74:	005b      	lsls	r3, r3, #1
 8007b76:	b2da      	uxtb	r2, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	701a      	strb	r2, [r3, #0]
	lcd->DisplayControl |= LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	7a1b      	ldrb	r3, [r3, #8]
 8007b80:	f043 0304 	orr.w	r3, r3, #4
 8007b84:	b2da      	uxtb	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	721a      	strb	r2, [r3, #8]
	lcd_send_cmd (lcd,0x33); 
 8007b8a:	2133      	movs	r1, #51	; 0x33
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f7ff fee9 	bl	8007964 <lcd_send_cmd>
	lcd_send_cmd (lcd,0x32);
 8007b92:	2132      	movs	r1, #50	; 0x32
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f7ff fee5 	bl	8007964 <lcd_send_cmd>
	HAL_Delay(5);
 8007b9a:	2005      	movs	r0, #5
 8007b9c:	f7fb f9d0 	bl	8002f40 <HAL_Delay>
	lcd_send_cmd (lcd,LCD_CLEARDISPLAY); 
 8007ba0:	2101      	movs	r1, #1
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f7ff fede 	bl	8007964 <lcd_send_cmd>
	HAL_Delay(5);
 8007ba8:	2005      	movs	r0, #5
 8007baa:	f7fb f9c9 	bl	8002f40 <HAL_Delay>
	lcd_send_cmd (lcd,0x0c); 	
 8007bae:	210c      	movs	r1, #12
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f7ff fed7 	bl	8007964 <lcd_send_cmd>
	HAL_Delay(5);
 8007bb6:	2005      	movs	r0, #5
 8007bb8:	f7fb f9c2 	bl	8002f40 <HAL_Delay>
	lcd_send_cmd (lcd,LCD_RETURNHOME); 
 8007bbc:	2102      	movs	r1, #2
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f7ff fed0 	bl	8007964 <lcd_send_cmd>
	HAL_Delay(5);
 8007bc4:	2005      	movs	r0, #5
 8007bc6:	f7fb f9bb 	bl	8002f40 <HAL_Delay>
	lcd_send_cmd (lcd,LCD_SETDDRAMADDR);
 8007bca:	2180      	movs	r1, #128	; 0x80
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f7ff fec9 	bl	8007964 <lcd_send_cmd>
	lcd_set_cursor_blink_off(lcd);
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f7ff ff74 	bl	8007ac0 <lcd_set_cursor_blink_off>
	lcd->Backlightval = LCD_BACKLIGHT;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2208      	movs	r2, #8
 8007bdc:	725a      	strb	r2, [r3, #9]
}
 8007bde:	bf00      	nop
 8007be0:	3710      	adds	r7, #16
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <__cvt>:
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bec:	461f      	mov	r7, r3
 8007bee:	bfbb      	ittet	lt
 8007bf0:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007bf4:	461f      	movlt	r7, r3
 8007bf6:	2300      	movge	r3, #0
 8007bf8:	232d      	movlt	r3, #45	; 0x2d
 8007bfa:	b088      	sub	sp, #32
 8007bfc:	4614      	mov	r4, r2
 8007bfe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c00:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007c02:	7013      	strb	r3, [r2, #0]
 8007c04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c06:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007c0a:	f023 0820 	bic.w	r8, r3, #32
 8007c0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007c12:	d005      	beq.n	8007c20 <__cvt+0x3a>
 8007c14:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007c18:	d100      	bne.n	8007c1c <__cvt+0x36>
 8007c1a:	3501      	adds	r5, #1
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	e000      	b.n	8007c22 <__cvt+0x3c>
 8007c20:	2303      	movs	r3, #3
 8007c22:	aa07      	add	r2, sp, #28
 8007c24:	9204      	str	r2, [sp, #16]
 8007c26:	aa06      	add	r2, sp, #24
 8007c28:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007c2c:	e9cd 3500 	strd	r3, r5, [sp]
 8007c30:	4622      	mov	r2, r4
 8007c32:	463b      	mov	r3, r7
 8007c34:	f001 f8a8 	bl	8008d88 <_dtoa_r>
 8007c38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007c3c:	4606      	mov	r6, r0
 8007c3e:	d102      	bne.n	8007c46 <__cvt+0x60>
 8007c40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c42:	07db      	lsls	r3, r3, #31
 8007c44:	d522      	bpl.n	8007c8c <__cvt+0xa6>
 8007c46:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007c4a:	eb06 0905 	add.w	r9, r6, r5
 8007c4e:	d110      	bne.n	8007c72 <__cvt+0x8c>
 8007c50:	7833      	ldrb	r3, [r6, #0]
 8007c52:	2b30      	cmp	r3, #48	; 0x30
 8007c54:	d10a      	bne.n	8007c6c <__cvt+0x86>
 8007c56:	2200      	movs	r2, #0
 8007c58:	2300      	movs	r3, #0
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	4639      	mov	r1, r7
 8007c5e:	f7f8 fead 	bl	80009bc <__aeabi_dcmpeq>
 8007c62:	b918      	cbnz	r0, 8007c6c <__cvt+0x86>
 8007c64:	f1c5 0501 	rsb	r5, r5, #1
 8007c68:	f8ca 5000 	str.w	r5, [sl]
 8007c6c:	f8da 3000 	ldr.w	r3, [sl]
 8007c70:	4499      	add	r9, r3
 8007c72:	2200      	movs	r2, #0
 8007c74:	2300      	movs	r3, #0
 8007c76:	4620      	mov	r0, r4
 8007c78:	4639      	mov	r1, r7
 8007c7a:	f7f8 fe9f 	bl	80009bc <__aeabi_dcmpeq>
 8007c7e:	b108      	cbz	r0, 8007c84 <__cvt+0x9e>
 8007c80:	f8cd 901c 	str.w	r9, [sp, #28]
 8007c84:	2230      	movs	r2, #48	; 0x30
 8007c86:	9b07      	ldr	r3, [sp, #28]
 8007c88:	454b      	cmp	r3, r9
 8007c8a:	d307      	bcc.n	8007c9c <__cvt+0xb6>
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	9b07      	ldr	r3, [sp, #28]
 8007c90:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007c92:	1b9b      	subs	r3, r3, r6
 8007c94:	6013      	str	r3, [r2, #0]
 8007c96:	b008      	add	sp, #32
 8007c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c9c:	1c59      	adds	r1, r3, #1
 8007c9e:	9107      	str	r1, [sp, #28]
 8007ca0:	701a      	strb	r2, [r3, #0]
 8007ca2:	e7f0      	b.n	8007c86 <__cvt+0xa0>

08007ca4 <__exponent>:
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ca8:	2900      	cmp	r1, #0
 8007caa:	f803 2b02 	strb.w	r2, [r3], #2
 8007cae:	bfb6      	itet	lt
 8007cb0:	222d      	movlt	r2, #45	; 0x2d
 8007cb2:	222b      	movge	r2, #43	; 0x2b
 8007cb4:	4249      	neglt	r1, r1
 8007cb6:	2909      	cmp	r1, #9
 8007cb8:	7042      	strb	r2, [r0, #1]
 8007cba:	dd2a      	ble.n	8007d12 <__exponent+0x6e>
 8007cbc:	f10d 0207 	add.w	r2, sp, #7
 8007cc0:	4617      	mov	r7, r2
 8007cc2:	260a      	movs	r6, #10
 8007cc4:	fb91 f5f6 	sdiv	r5, r1, r6
 8007cc8:	4694      	mov	ip, r2
 8007cca:	fb06 1415 	mls	r4, r6, r5, r1
 8007cce:	3430      	adds	r4, #48	; 0x30
 8007cd0:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007cd4:	460c      	mov	r4, r1
 8007cd6:	2c63      	cmp	r4, #99	; 0x63
 8007cd8:	4629      	mov	r1, r5
 8007cda:	f102 32ff 	add.w	r2, r2, #4294967295
 8007cde:	dcf1      	bgt.n	8007cc4 <__exponent+0x20>
 8007ce0:	3130      	adds	r1, #48	; 0x30
 8007ce2:	f1ac 0402 	sub.w	r4, ip, #2
 8007ce6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007cea:	4622      	mov	r2, r4
 8007cec:	1c41      	adds	r1, r0, #1
 8007cee:	42ba      	cmp	r2, r7
 8007cf0:	d30a      	bcc.n	8007d08 <__exponent+0x64>
 8007cf2:	f10d 0209 	add.w	r2, sp, #9
 8007cf6:	eba2 020c 	sub.w	r2, r2, ip
 8007cfa:	42bc      	cmp	r4, r7
 8007cfc:	bf88      	it	hi
 8007cfe:	2200      	movhi	r2, #0
 8007d00:	4413      	add	r3, r2
 8007d02:	1a18      	subs	r0, r3, r0
 8007d04:	b003      	add	sp, #12
 8007d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d08:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007d0c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007d10:	e7ed      	b.n	8007cee <__exponent+0x4a>
 8007d12:	2330      	movs	r3, #48	; 0x30
 8007d14:	3130      	adds	r1, #48	; 0x30
 8007d16:	7083      	strb	r3, [r0, #2]
 8007d18:	70c1      	strb	r1, [r0, #3]
 8007d1a:	1d03      	adds	r3, r0, #4
 8007d1c:	e7f1      	b.n	8007d02 <__exponent+0x5e>
	...

08007d20 <_printf_float>:
 8007d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d24:	b091      	sub	sp, #68	; 0x44
 8007d26:	460c      	mov	r4, r1
 8007d28:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007d2c:	4616      	mov	r6, r2
 8007d2e:	461f      	mov	r7, r3
 8007d30:	4605      	mov	r5, r0
 8007d32:	f000 ff13 	bl	8008b5c <_localeconv_r>
 8007d36:	6803      	ldr	r3, [r0, #0]
 8007d38:	4618      	mov	r0, r3
 8007d3a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d3c:	f7f8 fa12 	bl	8000164 <strlen>
 8007d40:	2300      	movs	r3, #0
 8007d42:	930e      	str	r3, [sp, #56]	; 0x38
 8007d44:	f8d8 3000 	ldr.w	r3, [r8]
 8007d48:	900a      	str	r0, [sp, #40]	; 0x28
 8007d4a:	3307      	adds	r3, #7
 8007d4c:	f023 0307 	bic.w	r3, r3, #7
 8007d50:	f103 0208 	add.w	r2, r3, #8
 8007d54:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007d58:	f8d4 b000 	ldr.w	fp, [r4]
 8007d5c:	f8c8 2000 	str.w	r2, [r8]
 8007d60:	e9d3 a800 	ldrd	sl, r8, [r3]
 8007d64:	4652      	mov	r2, sl
 8007d66:	4643      	mov	r3, r8
 8007d68:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007d6c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8007d70:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d72:	f04f 32ff 	mov.w	r2, #4294967295
 8007d76:	4650      	mov	r0, sl
 8007d78:	4b9c      	ldr	r3, [pc, #624]	; (8007fec <_printf_float+0x2cc>)
 8007d7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d7c:	f7f8 fe50 	bl	8000a20 <__aeabi_dcmpun>
 8007d80:	bb70      	cbnz	r0, 8007de0 <_printf_float+0xc0>
 8007d82:	f04f 32ff 	mov.w	r2, #4294967295
 8007d86:	4650      	mov	r0, sl
 8007d88:	4b98      	ldr	r3, [pc, #608]	; (8007fec <_printf_float+0x2cc>)
 8007d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d8c:	f7f8 fe2a 	bl	80009e4 <__aeabi_dcmple>
 8007d90:	bb30      	cbnz	r0, 8007de0 <_printf_float+0xc0>
 8007d92:	2200      	movs	r2, #0
 8007d94:	2300      	movs	r3, #0
 8007d96:	4650      	mov	r0, sl
 8007d98:	4641      	mov	r1, r8
 8007d9a:	f7f8 fe19 	bl	80009d0 <__aeabi_dcmplt>
 8007d9e:	b110      	cbz	r0, 8007da6 <_printf_float+0x86>
 8007da0:	232d      	movs	r3, #45	; 0x2d
 8007da2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007da6:	4a92      	ldr	r2, [pc, #584]	; (8007ff0 <_printf_float+0x2d0>)
 8007da8:	4b92      	ldr	r3, [pc, #584]	; (8007ff4 <_printf_float+0x2d4>)
 8007daa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007dae:	bf94      	ite	ls
 8007db0:	4690      	movls	r8, r2
 8007db2:	4698      	movhi	r8, r3
 8007db4:	2303      	movs	r3, #3
 8007db6:	f04f 0a00 	mov.w	sl, #0
 8007dba:	6123      	str	r3, [r4, #16]
 8007dbc:	f02b 0304 	bic.w	r3, fp, #4
 8007dc0:	6023      	str	r3, [r4, #0]
 8007dc2:	4633      	mov	r3, r6
 8007dc4:	4621      	mov	r1, r4
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	9700      	str	r7, [sp, #0]
 8007dca:	aa0f      	add	r2, sp, #60	; 0x3c
 8007dcc:	f000 f9d6 	bl	800817c <_printf_common>
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	f040 8090 	bne.w	8007ef6 <_printf_float+0x1d6>
 8007dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dda:	b011      	add	sp, #68	; 0x44
 8007ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de0:	4652      	mov	r2, sl
 8007de2:	4643      	mov	r3, r8
 8007de4:	4650      	mov	r0, sl
 8007de6:	4641      	mov	r1, r8
 8007de8:	f7f8 fe1a 	bl	8000a20 <__aeabi_dcmpun>
 8007dec:	b148      	cbz	r0, 8007e02 <_printf_float+0xe2>
 8007dee:	f1b8 0f00 	cmp.w	r8, #0
 8007df2:	bfb8      	it	lt
 8007df4:	232d      	movlt	r3, #45	; 0x2d
 8007df6:	4a80      	ldr	r2, [pc, #512]	; (8007ff8 <_printf_float+0x2d8>)
 8007df8:	bfb8      	it	lt
 8007dfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007dfe:	4b7f      	ldr	r3, [pc, #508]	; (8007ffc <_printf_float+0x2dc>)
 8007e00:	e7d3      	b.n	8007daa <_printf_float+0x8a>
 8007e02:	6863      	ldr	r3, [r4, #4]
 8007e04:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007e08:	1c5a      	adds	r2, r3, #1
 8007e0a:	d142      	bne.n	8007e92 <_printf_float+0x172>
 8007e0c:	2306      	movs	r3, #6
 8007e0e:	6063      	str	r3, [r4, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	9206      	str	r2, [sp, #24]
 8007e14:	aa0e      	add	r2, sp, #56	; 0x38
 8007e16:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007e1a:	aa0d      	add	r2, sp, #52	; 0x34
 8007e1c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007e20:	9203      	str	r2, [sp, #12]
 8007e22:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007e26:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007e2a:	6023      	str	r3, [r4, #0]
 8007e2c:	6863      	ldr	r3, [r4, #4]
 8007e2e:	4652      	mov	r2, sl
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	4628      	mov	r0, r5
 8007e34:	4643      	mov	r3, r8
 8007e36:	910b      	str	r1, [sp, #44]	; 0x2c
 8007e38:	f7ff fed5 	bl	8007be6 <__cvt>
 8007e3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007e3e:	4680      	mov	r8, r0
 8007e40:	2947      	cmp	r1, #71	; 0x47
 8007e42:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007e44:	d108      	bne.n	8007e58 <_printf_float+0x138>
 8007e46:	1cc8      	adds	r0, r1, #3
 8007e48:	db02      	blt.n	8007e50 <_printf_float+0x130>
 8007e4a:	6863      	ldr	r3, [r4, #4]
 8007e4c:	4299      	cmp	r1, r3
 8007e4e:	dd40      	ble.n	8007ed2 <_printf_float+0x1b2>
 8007e50:	f1a9 0902 	sub.w	r9, r9, #2
 8007e54:	fa5f f989 	uxtb.w	r9, r9
 8007e58:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007e5c:	d81f      	bhi.n	8007e9e <_printf_float+0x17e>
 8007e5e:	464a      	mov	r2, r9
 8007e60:	3901      	subs	r1, #1
 8007e62:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007e66:	910d      	str	r1, [sp, #52]	; 0x34
 8007e68:	f7ff ff1c 	bl	8007ca4 <__exponent>
 8007e6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e6e:	4682      	mov	sl, r0
 8007e70:	1813      	adds	r3, r2, r0
 8007e72:	2a01      	cmp	r2, #1
 8007e74:	6123      	str	r3, [r4, #16]
 8007e76:	dc02      	bgt.n	8007e7e <_printf_float+0x15e>
 8007e78:	6822      	ldr	r2, [r4, #0]
 8007e7a:	07d2      	lsls	r2, r2, #31
 8007e7c:	d501      	bpl.n	8007e82 <_printf_float+0x162>
 8007e7e:	3301      	adds	r3, #1
 8007e80:	6123      	str	r3, [r4, #16]
 8007e82:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d09b      	beq.n	8007dc2 <_printf_float+0xa2>
 8007e8a:	232d      	movs	r3, #45	; 0x2d
 8007e8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e90:	e797      	b.n	8007dc2 <_printf_float+0xa2>
 8007e92:	2947      	cmp	r1, #71	; 0x47
 8007e94:	d1bc      	bne.n	8007e10 <_printf_float+0xf0>
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1ba      	bne.n	8007e10 <_printf_float+0xf0>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e7b7      	b.n	8007e0e <_printf_float+0xee>
 8007e9e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007ea2:	d118      	bne.n	8007ed6 <_printf_float+0x1b6>
 8007ea4:	2900      	cmp	r1, #0
 8007ea6:	6863      	ldr	r3, [r4, #4]
 8007ea8:	dd0b      	ble.n	8007ec2 <_printf_float+0x1a2>
 8007eaa:	6121      	str	r1, [r4, #16]
 8007eac:	b913      	cbnz	r3, 8007eb4 <_printf_float+0x194>
 8007eae:	6822      	ldr	r2, [r4, #0]
 8007eb0:	07d0      	lsls	r0, r2, #31
 8007eb2:	d502      	bpl.n	8007eba <_printf_float+0x19a>
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	440b      	add	r3, r1
 8007eb8:	6123      	str	r3, [r4, #16]
 8007eba:	f04f 0a00 	mov.w	sl, #0
 8007ebe:	65a1      	str	r1, [r4, #88]	; 0x58
 8007ec0:	e7df      	b.n	8007e82 <_printf_float+0x162>
 8007ec2:	b913      	cbnz	r3, 8007eca <_printf_float+0x1aa>
 8007ec4:	6822      	ldr	r2, [r4, #0]
 8007ec6:	07d2      	lsls	r2, r2, #31
 8007ec8:	d501      	bpl.n	8007ece <_printf_float+0x1ae>
 8007eca:	3302      	adds	r3, #2
 8007ecc:	e7f4      	b.n	8007eb8 <_printf_float+0x198>
 8007ece:	2301      	movs	r3, #1
 8007ed0:	e7f2      	b.n	8007eb8 <_printf_float+0x198>
 8007ed2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007ed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ed8:	4299      	cmp	r1, r3
 8007eda:	db05      	blt.n	8007ee8 <_printf_float+0x1c8>
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	6121      	str	r1, [r4, #16]
 8007ee0:	07d8      	lsls	r0, r3, #31
 8007ee2:	d5ea      	bpl.n	8007eba <_printf_float+0x19a>
 8007ee4:	1c4b      	adds	r3, r1, #1
 8007ee6:	e7e7      	b.n	8007eb8 <_printf_float+0x198>
 8007ee8:	2900      	cmp	r1, #0
 8007eea:	bfcc      	ite	gt
 8007eec:	2201      	movgt	r2, #1
 8007eee:	f1c1 0202 	rsble	r2, r1, #2
 8007ef2:	4413      	add	r3, r2
 8007ef4:	e7e0      	b.n	8007eb8 <_printf_float+0x198>
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	055a      	lsls	r2, r3, #21
 8007efa:	d407      	bmi.n	8007f0c <_printf_float+0x1ec>
 8007efc:	6923      	ldr	r3, [r4, #16]
 8007efe:	4642      	mov	r2, r8
 8007f00:	4631      	mov	r1, r6
 8007f02:	4628      	mov	r0, r5
 8007f04:	47b8      	blx	r7
 8007f06:	3001      	adds	r0, #1
 8007f08:	d12b      	bne.n	8007f62 <_printf_float+0x242>
 8007f0a:	e764      	b.n	8007dd6 <_printf_float+0xb6>
 8007f0c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007f10:	f240 80dd 	bls.w	80080ce <_printf_float+0x3ae>
 8007f14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007f18:	2200      	movs	r2, #0
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	f7f8 fd4e 	bl	80009bc <__aeabi_dcmpeq>
 8007f20:	2800      	cmp	r0, #0
 8007f22:	d033      	beq.n	8007f8c <_printf_float+0x26c>
 8007f24:	2301      	movs	r3, #1
 8007f26:	4631      	mov	r1, r6
 8007f28:	4628      	mov	r0, r5
 8007f2a:	4a35      	ldr	r2, [pc, #212]	; (8008000 <_printf_float+0x2e0>)
 8007f2c:	47b8      	blx	r7
 8007f2e:	3001      	adds	r0, #1
 8007f30:	f43f af51 	beq.w	8007dd6 <_printf_float+0xb6>
 8007f34:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	db02      	blt.n	8007f42 <_printf_float+0x222>
 8007f3c:	6823      	ldr	r3, [r4, #0]
 8007f3e:	07d8      	lsls	r0, r3, #31
 8007f40:	d50f      	bpl.n	8007f62 <_printf_float+0x242>
 8007f42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f46:	4631      	mov	r1, r6
 8007f48:	4628      	mov	r0, r5
 8007f4a:	47b8      	blx	r7
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	f43f af42 	beq.w	8007dd6 <_printf_float+0xb6>
 8007f52:	f04f 0800 	mov.w	r8, #0
 8007f56:	f104 091a 	add.w	r9, r4, #26
 8007f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	4543      	cmp	r3, r8
 8007f60:	dc09      	bgt.n	8007f76 <_printf_float+0x256>
 8007f62:	6823      	ldr	r3, [r4, #0]
 8007f64:	079b      	lsls	r3, r3, #30
 8007f66:	f100 8104 	bmi.w	8008172 <_printf_float+0x452>
 8007f6a:	68e0      	ldr	r0, [r4, #12]
 8007f6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f6e:	4298      	cmp	r0, r3
 8007f70:	bfb8      	it	lt
 8007f72:	4618      	movlt	r0, r3
 8007f74:	e731      	b.n	8007dda <_printf_float+0xba>
 8007f76:	2301      	movs	r3, #1
 8007f78:	464a      	mov	r2, r9
 8007f7a:	4631      	mov	r1, r6
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	47b8      	blx	r7
 8007f80:	3001      	adds	r0, #1
 8007f82:	f43f af28 	beq.w	8007dd6 <_printf_float+0xb6>
 8007f86:	f108 0801 	add.w	r8, r8, #1
 8007f8a:	e7e6      	b.n	8007f5a <_printf_float+0x23a>
 8007f8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	dc38      	bgt.n	8008004 <_printf_float+0x2e4>
 8007f92:	2301      	movs	r3, #1
 8007f94:	4631      	mov	r1, r6
 8007f96:	4628      	mov	r0, r5
 8007f98:	4a19      	ldr	r2, [pc, #100]	; (8008000 <_printf_float+0x2e0>)
 8007f9a:	47b8      	blx	r7
 8007f9c:	3001      	adds	r0, #1
 8007f9e:	f43f af1a 	beq.w	8007dd6 <_printf_float+0xb6>
 8007fa2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	d102      	bne.n	8007fb0 <_printf_float+0x290>
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	07d9      	lsls	r1, r3, #31
 8007fae:	d5d8      	bpl.n	8007f62 <_printf_float+0x242>
 8007fb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fb4:	4631      	mov	r1, r6
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	47b8      	blx	r7
 8007fba:	3001      	adds	r0, #1
 8007fbc:	f43f af0b 	beq.w	8007dd6 <_printf_float+0xb6>
 8007fc0:	f04f 0900 	mov.w	r9, #0
 8007fc4:	f104 0a1a 	add.w	sl, r4, #26
 8007fc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fca:	425b      	negs	r3, r3
 8007fcc:	454b      	cmp	r3, r9
 8007fce:	dc01      	bgt.n	8007fd4 <_printf_float+0x2b4>
 8007fd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fd2:	e794      	b.n	8007efe <_printf_float+0x1de>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	4652      	mov	r2, sl
 8007fd8:	4631      	mov	r1, r6
 8007fda:	4628      	mov	r0, r5
 8007fdc:	47b8      	blx	r7
 8007fde:	3001      	adds	r0, #1
 8007fe0:	f43f aef9 	beq.w	8007dd6 <_printf_float+0xb6>
 8007fe4:	f109 0901 	add.w	r9, r9, #1
 8007fe8:	e7ee      	b.n	8007fc8 <_printf_float+0x2a8>
 8007fea:	bf00      	nop
 8007fec:	7fefffff 	.word	0x7fefffff
 8007ff0:	0800d75e 	.word	0x0800d75e
 8007ff4:	0800d762 	.word	0x0800d762
 8007ff8:	0800d766 	.word	0x0800d766
 8007ffc:	0800d76a 	.word	0x0800d76a
 8008000:	0800d76e 	.word	0x0800d76e
 8008004:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008008:	429a      	cmp	r2, r3
 800800a:	bfa8      	it	ge
 800800c:	461a      	movge	r2, r3
 800800e:	2a00      	cmp	r2, #0
 8008010:	4691      	mov	r9, r2
 8008012:	dc37      	bgt.n	8008084 <_printf_float+0x364>
 8008014:	f04f 0b00 	mov.w	fp, #0
 8008018:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800801c:	f104 021a 	add.w	r2, r4, #26
 8008020:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008024:	ebaa 0309 	sub.w	r3, sl, r9
 8008028:	455b      	cmp	r3, fp
 800802a:	dc33      	bgt.n	8008094 <_printf_float+0x374>
 800802c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008030:	429a      	cmp	r2, r3
 8008032:	db3b      	blt.n	80080ac <_printf_float+0x38c>
 8008034:	6823      	ldr	r3, [r4, #0]
 8008036:	07da      	lsls	r2, r3, #31
 8008038:	d438      	bmi.n	80080ac <_printf_float+0x38c>
 800803a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800803e:	eba2 0903 	sub.w	r9, r2, r3
 8008042:	eba2 020a 	sub.w	r2, r2, sl
 8008046:	4591      	cmp	r9, r2
 8008048:	bfa8      	it	ge
 800804a:	4691      	movge	r9, r2
 800804c:	f1b9 0f00 	cmp.w	r9, #0
 8008050:	dc34      	bgt.n	80080bc <_printf_float+0x39c>
 8008052:	f04f 0800 	mov.w	r8, #0
 8008056:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800805a:	f104 0a1a 	add.w	sl, r4, #26
 800805e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008062:	1a9b      	subs	r3, r3, r2
 8008064:	eba3 0309 	sub.w	r3, r3, r9
 8008068:	4543      	cmp	r3, r8
 800806a:	f77f af7a 	ble.w	8007f62 <_printf_float+0x242>
 800806e:	2301      	movs	r3, #1
 8008070:	4652      	mov	r2, sl
 8008072:	4631      	mov	r1, r6
 8008074:	4628      	mov	r0, r5
 8008076:	47b8      	blx	r7
 8008078:	3001      	adds	r0, #1
 800807a:	f43f aeac 	beq.w	8007dd6 <_printf_float+0xb6>
 800807e:	f108 0801 	add.w	r8, r8, #1
 8008082:	e7ec      	b.n	800805e <_printf_float+0x33e>
 8008084:	4613      	mov	r3, r2
 8008086:	4631      	mov	r1, r6
 8008088:	4642      	mov	r2, r8
 800808a:	4628      	mov	r0, r5
 800808c:	47b8      	blx	r7
 800808e:	3001      	adds	r0, #1
 8008090:	d1c0      	bne.n	8008014 <_printf_float+0x2f4>
 8008092:	e6a0      	b.n	8007dd6 <_printf_float+0xb6>
 8008094:	2301      	movs	r3, #1
 8008096:	4631      	mov	r1, r6
 8008098:	4628      	mov	r0, r5
 800809a:	920b      	str	r2, [sp, #44]	; 0x2c
 800809c:	47b8      	blx	r7
 800809e:	3001      	adds	r0, #1
 80080a0:	f43f ae99 	beq.w	8007dd6 <_printf_float+0xb6>
 80080a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080a6:	f10b 0b01 	add.w	fp, fp, #1
 80080aa:	e7b9      	b.n	8008020 <_printf_float+0x300>
 80080ac:	4631      	mov	r1, r6
 80080ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080b2:	4628      	mov	r0, r5
 80080b4:	47b8      	blx	r7
 80080b6:	3001      	adds	r0, #1
 80080b8:	d1bf      	bne.n	800803a <_printf_float+0x31a>
 80080ba:	e68c      	b.n	8007dd6 <_printf_float+0xb6>
 80080bc:	464b      	mov	r3, r9
 80080be:	4631      	mov	r1, r6
 80080c0:	4628      	mov	r0, r5
 80080c2:	eb08 020a 	add.w	r2, r8, sl
 80080c6:	47b8      	blx	r7
 80080c8:	3001      	adds	r0, #1
 80080ca:	d1c2      	bne.n	8008052 <_printf_float+0x332>
 80080cc:	e683      	b.n	8007dd6 <_printf_float+0xb6>
 80080ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80080d0:	2a01      	cmp	r2, #1
 80080d2:	dc01      	bgt.n	80080d8 <_printf_float+0x3b8>
 80080d4:	07db      	lsls	r3, r3, #31
 80080d6:	d539      	bpl.n	800814c <_printf_float+0x42c>
 80080d8:	2301      	movs	r3, #1
 80080da:	4642      	mov	r2, r8
 80080dc:	4631      	mov	r1, r6
 80080de:	4628      	mov	r0, r5
 80080e0:	47b8      	blx	r7
 80080e2:	3001      	adds	r0, #1
 80080e4:	f43f ae77 	beq.w	8007dd6 <_printf_float+0xb6>
 80080e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080ec:	4631      	mov	r1, r6
 80080ee:	4628      	mov	r0, r5
 80080f0:	47b8      	blx	r7
 80080f2:	3001      	adds	r0, #1
 80080f4:	f43f ae6f 	beq.w	8007dd6 <_printf_float+0xb6>
 80080f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80080fc:	2200      	movs	r2, #0
 80080fe:	2300      	movs	r3, #0
 8008100:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8008104:	f7f8 fc5a 	bl	80009bc <__aeabi_dcmpeq>
 8008108:	b9d8      	cbnz	r0, 8008142 <_printf_float+0x422>
 800810a:	f109 33ff 	add.w	r3, r9, #4294967295
 800810e:	f108 0201 	add.w	r2, r8, #1
 8008112:	4631      	mov	r1, r6
 8008114:	4628      	mov	r0, r5
 8008116:	47b8      	blx	r7
 8008118:	3001      	adds	r0, #1
 800811a:	d10e      	bne.n	800813a <_printf_float+0x41a>
 800811c:	e65b      	b.n	8007dd6 <_printf_float+0xb6>
 800811e:	2301      	movs	r3, #1
 8008120:	464a      	mov	r2, r9
 8008122:	4631      	mov	r1, r6
 8008124:	4628      	mov	r0, r5
 8008126:	47b8      	blx	r7
 8008128:	3001      	adds	r0, #1
 800812a:	f43f ae54 	beq.w	8007dd6 <_printf_float+0xb6>
 800812e:	f108 0801 	add.w	r8, r8, #1
 8008132:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008134:	3b01      	subs	r3, #1
 8008136:	4543      	cmp	r3, r8
 8008138:	dcf1      	bgt.n	800811e <_printf_float+0x3fe>
 800813a:	4653      	mov	r3, sl
 800813c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008140:	e6de      	b.n	8007f00 <_printf_float+0x1e0>
 8008142:	f04f 0800 	mov.w	r8, #0
 8008146:	f104 091a 	add.w	r9, r4, #26
 800814a:	e7f2      	b.n	8008132 <_printf_float+0x412>
 800814c:	2301      	movs	r3, #1
 800814e:	4642      	mov	r2, r8
 8008150:	e7df      	b.n	8008112 <_printf_float+0x3f2>
 8008152:	2301      	movs	r3, #1
 8008154:	464a      	mov	r2, r9
 8008156:	4631      	mov	r1, r6
 8008158:	4628      	mov	r0, r5
 800815a:	47b8      	blx	r7
 800815c:	3001      	adds	r0, #1
 800815e:	f43f ae3a 	beq.w	8007dd6 <_printf_float+0xb6>
 8008162:	f108 0801 	add.w	r8, r8, #1
 8008166:	68e3      	ldr	r3, [r4, #12]
 8008168:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800816a:	1a5b      	subs	r3, r3, r1
 800816c:	4543      	cmp	r3, r8
 800816e:	dcf0      	bgt.n	8008152 <_printf_float+0x432>
 8008170:	e6fb      	b.n	8007f6a <_printf_float+0x24a>
 8008172:	f04f 0800 	mov.w	r8, #0
 8008176:	f104 0919 	add.w	r9, r4, #25
 800817a:	e7f4      	b.n	8008166 <_printf_float+0x446>

0800817c <_printf_common>:
 800817c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008180:	4616      	mov	r6, r2
 8008182:	4699      	mov	r9, r3
 8008184:	688a      	ldr	r2, [r1, #8]
 8008186:	690b      	ldr	r3, [r1, #16]
 8008188:	4607      	mov	r7, r0
 800818a:	4293      	cmp	r3, r2
 800818c:	bfb8      	it	lt
 800818e:	4613      	movlt	r3, r2
 8008190:	6033      	str	r3, [r6, #0]
 8008192:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008196:	460c      	mov	r4, r1
 8008198:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800819c:	b10a      	cbz	r2, 80081a2 <_printf_common+0x26>
 800819e:	3301      	adds	r3, #1
 80081a0:	6033      	str	r3, [r6, #0]
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	0699      	lsls	r1, r3, #26
 80081a6:	bf42      	ittt	mi
 80081a8:	6833      	ldrmi	r3, [r6, #0]
 80081aa:	3302      	addmi	r3, #2
 80081ac:	6033      	strmi	r3, [r6, #0]
 80081ae:	6825      	ldr	r5, [r4, #0]
 80081b0:	f015 0506 	ands.w	r5, r5, #6
 80081b4:	d106      	bne.n	80081c4 <_printf_common+0x48>
 80081b6:	f104 0a19 	add.w	sl, r4, #25
 80081ba:	68e3      	ldr	r3, [r4, #12]
 80081bc:	6832      	ldr	r2, [r6, #0]
 80081be:	1a9b      	subs	r3, r3, r2
 80081c0:	42ab      	cmp	r3, r5
 80081c2:	dc2b      	bgt.n	800821c <_printf_common+0xa0>
 80081c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80081c8:	1e13      	subs	r3, r2, #0
 80081ca:	6822      	ldr	r2, [r4, #0]
 80081cc:	bf18      	it	ne
 80081ce:	2301      	movne	r3, #1
 80081d0:	0692      	lsls	r2, r2, #26
 80081d2:	d430      	bmi.n	8008236 <_printf_common+0xba>
 80081d4:	4649      	mov	r1, r9
 80081d6:	4638      	mov	r0, r7
 80081d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80081dc:	47c0      	blx	r8
 80081de:	3001      	adds	r0, #1
 80081e0:	d023      	beq.n	800822a <_printf_common+0xae>
 80081e2:	6823      	ldr	r3, [r4, #0]
 80081e4:	6922      	ldr	r2, [r4, #16]
 80081e6:	f003 0306 	and.w	r3, r3, #6
 80081ea:	2b04      	cmp	r3, #4
 80081ec:	bf14      	ite	ne
 80081ee:	2500      	movne	r5, #0
 80081f0:	6833      	ldreq	r3, [r6, #0]
 80081f2:	f04f 0600 	mov.w	r6, #0
 80081f6:	bf08      	it	eq
 80081f8:	68e5      	ldreq	r5, [r4, #12]
 80081fa:	f104 041a 	add.w	r4, r4, #26
 80081fe:	bf08      	it	eq
 8008200:	1aed      	subeq	r5, r5, r3
 8008202:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008206:	bf08      	it	eq
 8008208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800820c:	4293      	cmp	r3, r2
 800820e:	bfc4      	itt	gt
 8008210:	1a9b      	subgt	r3, r3, r2
 8008212:	18ed      	addgt	r5, r5, r3
 8008214:	42b5      	cmp	r5, r6
 8008216:	d11a      	bne.n	800824e <_printf_common+0xd2>
 8008218:	2000      	movs	r0, #0
 800821a:	e008      	b.n	800822e <_printf_common+0xb2>
 800821c:	2301      	movs	r3, #1
 800821e:	4652      	mov	r2, sl
 8008220:	4649      	mov	r1, r9
 8008222:	4638      	mov	r0, r7
 8008224:	47c0      	blx	r8
 8008226:	3001      	adds	r0, #1
 8008228:	d103      	bne.n	8008232 <_printf_common+0xb6>
 800822a:	f04f 30ff 	mov.w	r0, #4294967295
 800822e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008232:	3501      	adds	r5, #1
 8008234:	e7c1      	b.n	80081ba <_printf_common+0x3e>
 8008236:	2030      	movs	r0, #48	; 0x30
 8008238:	18e1      	adds	r1, r4, r3
 800823a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800823e:	1c5a      	adds	r2, r3, #1
 8008240:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008244:	4422      	add	r2, r4
 8008246:	3302      	adds	r3, #2
 8008248:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800824c:	e7c2      	b.n	80081d4 <_printf_common+0x58>
 800824e:	2301      	movs	r3, #1
 8008250:	4622      	mov	r2, r4
 8008252:	4649      	mov	r1, r9
 8008254:	4638      	mov	r0, r7
 8008256:	47c0      	blx	r8
 8008258:	3001      	adds	r0, #1
 800825a:	d0e6      	beq.n	800822a <_printf_common+0xae>
 800825c:	3601      	adds	r6, #1
 800825e:	e7d9      	b.n	8008214 <_printf_common+0x98>

08008260 <_printf_i>:
 8008260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008264:	7e0f      	ldrb	r7, [r1, #24]
 8008266:	4691      	mov	r9, r2
 8008268:	2f78      	cmp	r7, #120	; 0x78
 800826a:	4680      	mov	r8, r0
 800826c:	460c      	mov	r4, r1
 800826e:	469a      	mov	sl, r3
 8008270:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008272:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008276:	d807      	bhi.n	8008288 <_printf_i+0x28>
 8008278:	2f62      	cmp	r7, #98	; 0x62
 800827a:	d80a      	bhi.n	8008292 <_printf_i+0x32>
 800827c:	2f00      	cmp	r7, #0
 800827e:	f000 80d5 	beq.w	800842c <_printf_i+0x1cc>
 8008282:	2f58      	cmp	r7, #88	; 0x58
 8008284:	f000 80c1 	beq.w	800840a <_printf_i+0x1aa>
 8008288:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800828c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008290:	e03a      	b.n	8008308 <_printf_i+0xa8>
 8008292:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008296:	2b15      	cmp	r3, #21
 8008298:	d8f6      	bhi.n	8008288 <_printf_i+0x28>
 800829a:	a101      	add	r1, pc, #4	; (adr r1, 80082a0 <_printf_i+0x40>)
 800829c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80082a0:	080082f9 	.word	0x080082f9
 80082a4:	0800830d 	.word	0x0800830d
 80082a8:	08008289 	.word	0x08008289
 80082ac:	08008289 	.word	0x08008289
 80082b0:	08008289 	.word	0x08008289
 80082b4:	08008289 	.word	0x08008289
 80082b8:	0800830d 	.word	0x0800830d
 80082bc:	08008289 	.word	0x08008289
 80082c0:	08008289 	.word	0x08008289
 80082c4:	08008289 	.word	0x08008289
 80082c8:	08008289 	.word	0x08008289
 80082cc:	08008413 	.word	0x08008413
 80082d0:	08008339 	.word	0x08008339
 80082d4:	080083cd 	.word	0x080083cd
 80082d8:	08008289 	.word	0x08008289
 80082dc:	08008289 	.word	0x08008289
 80082e0:	08008435 	.word	0x08008435
 80082e4:	08008289 	.word	0x08008289
 80082e8:	08008339 	.word	0x08008339
 80082ec:	08008289 	.word	0x08008289
 80082f0:	08008289 	.word	0x08008289
 80082f4:	080083d5 	.word	0x080083d5
 80082f8:	682b      	ldr	r3, [r5, #0]
 80082fa:	1d1a      	adds	r2, r3, #4
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	602a      	str	r2, [r5, #0]
 8008300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008304:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008308:	2301      	movs	r3, #1
 800830a:	e0a0      	b.n	800844e <_printf_i+0x1ee>
 800830c:	6820      	ldr	r0, [r4, #0]
 800830e:	682b      	ldr	r3, [r5, #0]
 8008310:	0607      	lsls	r7, r0, #24
 8008312:	f103 0104 	add.w	r1, r3, #4
 8008316:	6029      	str	r1, [r5, #0]
 8008318:	d501      	bpl.n	800831e <_printf_i+0xbe>
 800831a:	681e      	ldr	r6, [r3, #0]
 800831c:	e003      	b.n	8008326 <_printf_i+0xc6>
 800831e:	0646      	lsls	r6, r0, #25
 8008320:	d5fb      	bpl.n	800831a <_printf_i+0xba>
 8008322:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008326:	2e00      	cmp	r6, #0
 8008328:	da03      	bge.n	8008332 <_printf_i+0xd2>
 800832a:	232d      	movs	r3, #45	; 0x2d
 800832c:	4276      	negs	r6, r6
 800832e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008332:	230a      	movs	r3, #10
 8008334:	4859      	ldr	r0, [pc, #356]	; (800849c <_printf_i+0x23c>)
 8008336:	e012      	b.n	800835e <_printf_i+0xfe>
 8008338:	682b      	ldr	r3, [r5, #0]
 800833a:	6820      	ldr	r0, [r4, #0]
 800833c:	1d19      	adds	r1, r3, #4
 800833e:	6029      	str	r1, [r5, #0]
 8008340:	0605      	lsls	r5, r0, #24
 8008342:	d501      	bpl.n	8008348 <_printf_i+0xe8>
 8008344:	681e      	ldr	r6, [r3, #0]
 8008346:	e002      	b.n	800834e <_printf_i+0xee>
 8008348:	0641      	lsls	r1, r0, #25
 800834a:	d5fb      	bpl.n	8008344 <_printf_i+0xe4>
 800834c:	881e      	ldrh	r6, [r3, #0]
 800834e:	2f6f      	cmp	r7, #111	; 0x6f
 8008350:	bf0c      	ite	eq
 8008352:	2308      	moveq	r3, #8
 8008354:	230a      	movne	r3, #10
 8008356:	4851      	ldr	r0, [pc, #324]	; (800849c <_printf_i+0x23c>)
 8008358:	2100      	movs	r1, #0
 800835a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800835e:	6865      	ldr	r5, [r4, #4]
 8008360:	2d00      	cmp	r5, #0
 8008362:	bfa8      	it	ge
 8008364:	6821      	ldrge	r1, [r4, #0]
 8008366:	60a5      	str	r5, [r4, #8]
 8008368:	bfa4      	itt	ge
 800836a:	f021 0104 	bicge.w	r1, r1, #4
 800836e:	6021      	strge	r1, [r4, #0]
 8008370:	b90e      	cbnz	r6, 8008376 <_printf_i+0x116>
 8008372:	2d00      	cmp	r5, #0
 8008374:	d04b      	beq.n	800840e <_printf_i+0x1ae>
 8008376:	4615      	mov	r5, r2
 8008378:	fbb6 f1f3 	udiv	r1, r6, r3
 800837c:	fb03 6711 	mls	r7, r3, r1, r6
 8008380:	5dc7      	ldrb	r7, [r0, r7]
 8008382:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008386:	4637      	mov	r7, r6
 8008388:	42bb      	cmp	r3, r7
 800838a:	460e      	mov	r6, r1
 800838c:	d9f4      	bls.n	8008378 <_printf_i+0x118>
 800838e:	2b08      	cmp	r3, #8
 8008390:	d10b      	bne.n	80083aa <_printf_i+0x14a>
 8008392:	6823      	ldr	r3, [r4, #0]
 8008394:	07de      	lsls	r6, r3, #31
 8008396:	d508      	bpl.n	80083aa <_printf_i+0x14a>
 8008398:	6923      	ldr	r3, [r4, #16]
 800839a:	6861      	ldr	r1, [r4, #4]
 800839c:	4299      	cmp	r1, r3
 800839e:	bfde      	ittt	le
 80083a0:	2330      	movle	r3, #48	; 0x30
 80083a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80083a6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80083aa:	1b52      	subs	r2, r2, r5
 80083ac:	6122      	str	r2, [r4, #16]
 80083ae:	464b      	mov	r3, r9
 80083b0:	4621      	mov	r1, r4
 80083b2:	4640      	mov	r0, r8
 80083b4:	f8cd a000 	str.w	sl, [sp]
 80083b8:	aa03      	add	r2, sp, #12
 80083ba:	f7ff fedf 	bl	800817c <_printf_common>
 80083be:	3001      	adds	r0, #1
 80083c0:	d14a      	bne.n	8008458 <_printf_i+0x1f8>
 80083c2:	f04f 30ff 	mov.w	r0, #4294967295
 80083c6:	b004      	add	sp, #16
 80083c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083cc:	6823      	ldr	r3, [r4, #0]
 80083ce:	f043 0320 	orr.w	r3, r3, #32
 80083d2:	6023      	str	r3, [r4, #0]
 80083d4:	2778      	movs	r7, #120	; 0x78
 80083d6:	4832      	ldr	r0, [pc, #200]	; (80084a0 <_printf_i+0x240>)
 80083d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	6829      	ldr	r1, [r5, #0]
 80083e0:	061f      	lsls	r7, r3, #24
 80083e2:	f851 6b04 	ldr.w	r6, [r1], #4
 80083e6:	d402      	bmi.n	80083ee <_printf_i+0x18e>
 80083e8:	065f      	lsls	r7, r3, #25
 80083ea:	bf48      	it	mi
 80083ec:	b2b6      	uxthmi	r6, r6
 80083ee:	07df      	lsls	r7, r3, #31
 80083f0:	bf48      	it	mi
 80083f2:	f043 0320 	orrmi.w	r3, r3, #32
 80083f6:	6029      	str	r1, [r5, #0]
 80083f8:	bf48      	it	mi
 80083fa:	6023      	strmi	r3, [r4, #0]
 80083fc:	b91e      	cbnz	r6, 8008406 <_printf_i+0x1a6>
 80083fe:	6823      	ldr	r3, [r4, #0]
 8008400:	f023 0320 	bic.w	r3, r3, #32
 8008404:	6023      	str	r3, [r4, #0]
 8008406:	2310      	movs	r3, #16
 8008408:	e7a6      	b.n	8008358 <_printf_i+0xf8>
 800840a:	4824      	ldr	r0, [pc, #144]	; (800849c <_printf_i+0x23c>)
 800840c:	e7e4      	b.n	80083d8 <_printf_i+0x178>
 800840e:	4615      	mov	r5, r2
 8008410:	e7bd      	b.n	800838e <_printf_i+0x12e>
 8008412:	682b      	ldr	r3, [r5, #0]
 8008414:	6826      	ldr	r6, [r4, #0]
 8008416:	1d18      	adds	r0, r3, #4
 8008418:	6961      	ldr	r1, [r4, #20]
 800841a:	6028      	str	r0, [r5, #0]
 800841c:	0635      	lsls	r5, r6, #24
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	d501      	bpl.n	8008426 <_printf_i+0x1c6>
 8008422:	6019      	str	r1, [r3, #0]
 8008424:	e002      	b.n	800842c <_printf_i+0x1cc>
 8008426:	0670      	lsls	r0, r6, #25
 8008428:	d5fb      	bpl.n	8008422 <_printf_i+0x1c2>
 800842a:	8019      	strh	r1, [r3, #0]
 800842c:	2300      	movs	r3, #0
 800842e:	4615      	mov	r5, r2
 8008430:	6123      	str	r3, [r4, #16]
 8008432:	e7bc      	b.n	80083ae <_printf_i+0x14e>
 8008434:	682b      	ldr	r3, [r5, #0]
 8008436:	2100      	movs	r1, #0
 8008438:	1d1a      	adds	r2, r3, #4
 800843a:	602a      	str	r2, [r5, #0]
 800843c:	681d      	ldr	r5, [r3, #0]
 800843e:	6862      	ldr	r2, [r4, #4]
 8008440:	4628      	mov	r0, r5
 8008442:	f000 fc02 	bl	8008c4a <memchr>
 8008446:	b108      	cbz	r0, 800844c <_printf_i+0x1ec>
 8008448:	1b40      	subs	r0, r0, r5
 800844a:	6060      	str	r0, [r4, #4]
 800844c:	6863      	ldr	r3, [r4, #4]
 800844e:	6123      	str	r3, [r4, #16]
 8008450:	2300      	movs	r3, #0
 8008452:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008456:	e7aa      	b.n	80083ae <_printf_i+0x14e>
 8008458:	462a      	mov	r2, r5
 800845a:	4649      	mov	r1, r9
 800845c:	4640      	mov	r0, r8
 800845e:	6923      	ldr	r3, [r4, #16]
 8008460:	47d0      	blx	sl
 8008462:	3001      	adds	r0, #1
 8008464:	d0ad      	beq.n	80083c2 <_printf_i+0x162>
 8008466:	6823      	ldr	r3, [r4, #0]
 8008468:	079b      	lsls	r3, r3, #30
 800846a:	d413      	bmi.n	8008494 <_printf_i+0x234>
 800846c:	68e0      	ldr	r0, [r4, #12]
 800846e:	9b03      	ldr	r3, [sp, #12]
 8008470:	4298      	cmp	r0, r3
 8008472:	bfb8      	it	lt
 8008474:	4618      	movlt	r0, r3
 8008476:	e7a6      	b.n	80083c6 <_printf_i+0x166>
 8008478:	2301      	movs	r3, #1
 800847a:	4632      	mov	r2, r6
 800847c:	4649      	mov	r1, r9
 800847e:	4640      	mov	r0, r8
 8008480:	47d0      	blx	sl
 8008482:	3001      	adds	r0, #1
 8008484:	d09d      	beq.n	80083c2 <_printf_i+0x162>
 8008486:	3501      	adds	r5, #1
 8008488:	68e3      	ldr	r3, [r4, #12]
 800848a:	9903      	ldr	r1, [sp, #12]
 800848c:	1a5b      	subs	r3, r3, r1
 800848e:	42ab      	cmp	r3, r5
 8008490:	dcf2      	bgt.n	8008478 <_printf_i+0x218>
 8008492:	e7eb      	b.n	800846c <_printf_i+0x20c>
 8008494:	2500      	movs	r5, #0
 8008496:	f104 0619 	add.w	r6, r4, #25
 800849a:	e7f5      	b.n	8008488 <_printf_i+0x228>
 800849c:	0800d770 	.word	0x0800d770
 80084a0:	0800d781 	.word	0x0800d781

080084a4 <_scanf_float>:
 80084a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a8:	b087      	sub	sp, #28
 80084aa:	9303      	str	r3, [sp, #12]
 80084ac:	688b      	ldr	r3, [r1, #8]
 80084ae:	4617      	mov	r7, r2
 80084b0:	1e5a      	subs	r2, r3, #1
 80084b2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80084b6:	bf85      	ittet	hi
 80084b8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80084bc:	195b      	addhi	r3, r3, r5
 80084be:	2300      	movls	r3, #0
 80084c0:	9302      	strhi	r3, [sp, #8]
 80084c2:	bf88      	it	hi
 80084c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80084c8:	468b      	mov	fp, r1
 80084ca:	f04f 0500 	mov.w	r5, #0
 80084ce:	bf8c      	ite	hi
 80084d0:	608b      	strhi	r3, [r1, #8]
 80084d2:	9302      	strls	r3, [sp, #8]
 80084d4:	680b      	ldr	r3, [r1, #0]
 80084d6:	4680      	mov	r8, r0
 80084d8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80084dc:	f84b 3b1c 	str.w	r3, [fp], #28
 80084e0:	460c      	mov	r4, r1
 80084e2:	465e      	mov	r6, fp
 80084e4:	46aa      	mov	sl, r5
 80084e6:	46a9      	mov	r9, r5
 80084e8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80084ec:	9501      	str	r5, [sp, #4]
 80084ee:	68a2      	ldr	r2, [r4, #8]
 80084f0:	b152      	cbz	r2, 8008508 <_scanf_float+0x64>
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	2b4e      	cmp	r3, #78	; 0x4e
 80084f8:	d864      	bhi.n	80085c4 <_scanf_float+0x120>
 80084fa:	2b40      	cmp	r3, #64	; 0x40
 80084fc:	d83c      	bhi.n	8008578 <_scanf_float+0xd4>
 80084fe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008502:	b2c8      	uxtb	r0, r1
 8008504:	280e      	cmp	r0, #14
 8008506:	d93a      	bls.n	800857e <_scanf_float+0xda>
 8008508:	f1b9 0f00 	cmp.w	r9, #0
 800850c:	d003      	beq.n	8008516 <_scanf_float+0x72>
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	f10a 3aff 	add.w	sl, sl, #4294967295
 800851a:	f1ba 0f01 	cmp.w	sl, #1
 800851e:	f200 8113 	bhi.w	8008748 <_scanf_float+0x2a4>
 8008522:	455e      	cmp	r6, fp
 8008524:	f200 8105 	bhi.w	8008732 <_scanf_float+0x28e>
 8008528:	2501      	movs	r5, #1
 800852a:	4628      	mov	r0, r5
 800852c:	b007      	add	sp, #28
 800852e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008532:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008536:	2a0d      	cmp	r2, #13
 8008538:	d8e6      	bhi.n	8008508 <_scanf_float+0x64>
 800853a:	a101      	add	r1, pc, #4	; (adr r1, 8008540 <_scanf_float+0x9c>)
 800853c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008540:	0800867f 	.word	0x0800867f
 8008544:	08008509 	.word	0x08008509
 8008548:	08008509 	.word	0x08008509
 800854c:	08008509 	.word	0x08008509
 8008550:	080086df 	.word	0x080086df
 8008554:	080086b7 	.word	0x080086b7
 8008558:	08008509 	.word	0x08008509
 800855c:	08008509 	.word	0x08008509
 8008560:	0800868d 	.word	0x0800868d
 8008564:	08008509 	.word	0x08008509
 8008568:	08008509 	.word	0x08008509
 800856c:	08008509 	.word	0x08008509
 8008570:	08008509 	.word	0x08008509
 8008574:	08008645 	.word	0x08008645
 8008578:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800857c:	e7db      	b.n	8008536 <_scanf_float+0x92>
 800857e:	290e      	cmp	r1, #14
 8008580:	d8c2      	bhi.n	8008508 <_scanf_float+0x64>
 8008582:	a001      	add	r0, pc, #4	; (adr r0, 8008588 <_scanf_float+0xe4>)
 8008584:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008588:	08008637 	.word	0x08008637
 800858c:	08008509 	.word	0x08008509
 8008590:	08008637 	.word	0x08008637
 8008594:	080086cb 	.word	0x080086cb
 8008598:	08008509 	.word	0x08008509
 800859c:	080085e5 	.word	0x080085e5
 80085a0:	08008621 	.word	0x08008621
 80085a4:	08008621 	.word	0x08008621
 80085a8:	08008621 	.word	0x08008621
 80085ac:	08008621 	.word	0x08008621
 80085b0:	08008621 	.word	0x08008621
 80085b4:	08008621 	.word	0x08008621
 80085b8:	08008621 	.word	0x08008621
 80085bc:	08008621 	.word	0x08008621
 80085c0:	08008621 	.word	0x08008621
 80085c4:	2b6e      	cmp	r3, #110	; 0x6e
 80085c6:	d809      	bhi.n	80085dc <_scanf_float+0x138>
 80085c8:	2b60      	cmp	r3, #96	; 0x60
 80085ca:	d8b2      	bhi.n	8008532 <_scanf_float+0x8e>
 80085cc:	2b54      	cmp	r3, #84	; 0x54
 80085ce:	d077      	beq.n	80086c0 <_scanf_float+0x21c>
 80085d0:	2b59      	cmp	r3, #89	; 0x59
 80085d2:	d199      	bne.n	8008508 <_scanf_float+0x64>
 80085d4:	2d07      	cmp	r5, #7
 80085d6:	d197      	bne.n	8008508 <_scanf_float+0x64>
 80085d8:	2508      	movs	r5, #8
 80085da:	e029      	b.n	8008630 <_scanf_float+0x18c>
 80085dc:	2b74      	cmp	r3, #116	; 0x74
 80085de:	d06f      	beq.n	80086c0 <_scanf_float+0x21c>
 80085e0:	2b79      	cmp	r3, #121	; 0x79
 80085e2:	e7f6      	b.n	80085d2 <_scanf_float+0x12e>
 80085e4:	6821      	ldr	r1, [r4, #0]
 80085e6:	05c8      	lsls	r0, r1, #23
 80085e8:	d51a      	bpl.n	8008620 <_scanf_float+0x17c>
 80085ea:	9b02      	ldr	r3, [sp, #8]
 80085ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80085f0:	6021      	str	r1, [r4, #0]
 80085f2:	f109 0901 	add.w	r9, r9, #1
 80085f6:	b11b      	cbz	r3, 8008600 <_scanf_float+0x15c>
 80085f8:	3b01      	subs	r3, #1
 80085fa:	3201      	adds	r2, #1
 80085fc:	9302      	str	r3, [sp, #8]
 80085fe:	60a2      	str	r2, [r4, #8]
 8008600:	68a3      	ldr	r3, [r4, #8]
 8008602:	3b01      	subs	r3, #1
 8008604:	60a3      	str	r3, [r4, #8]
 8008606:	6923      	ldr	r3, [r4, #16]
 8008608:	3301      	adds	r3, #1
 800860a:	6123      	str	r3, [r4, #16]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	3b01      	subs	r3, #1
 8008610:	2b00      	cmp	r3, #0
 8008612:	607b      	str	r3, [r7, #4]
 8008614:	f340 8084 	ble.w	8008720 <_scanf_float+0x27c>
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	3301      	adds	r3, #1
 800861c:	603b      	str	r3, [r7, #0]
 800861e:	e766      	b.n	80084ee <_scanf_float+0x4a>
 8008620:	eb1a 0f05 	cmn.w	sl, r5
 8008624:	f47f af70 	bne.w	8008508 <_scanf_float+0x64>
 8008628:	6822      	ldr	r2, [r4, #0]
 800862a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800862e:	6022      	str	r2, [r4, #0]
 8008630:	f806 3b01 	strb.w	r3, [r6], #1
 8008634:	e7e4      	b.n	8008600 <_scanf_float+0x15c>
 8008636:	6822      	ldr	r2, [r4, #0]
 8008638:	0610      	lsls	r0, r2, #24
 800863a:	f57f af65 	bpl.w	8008508 <_scanf_float+0x64>
 800863e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008642:	e7f4      	b.n	800862e <_scanf_float+0x18a>
 8008644:	f1ba 0f00 	cmp.w	sl, #0
 8008648:	d10e      	bne.n	8008668 <_scanf_float+0x1c4>
 800864a:	f1b9 0f00 	cmp.w	r9, #0
 800864e:	d10e      	bne.n	800866e <_scanf_float+0x1ca>
 8008650:	6822      	ldr	r2, [r4, #0]
 8008652:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008656:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800865a:	d108      	bne.n	800866e <_scanf_float+0x1ca>
 800865c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008660:	f04f 0a01 	mov.w	sl, #1
 8008664:	6022      	str	r2, [r4, #0]
 8008666:	e7e3      	b.n	8008630 <_scanf_float+0x18c>
 8008668:	f1ba 0f02 	cmp.w	sl, #2
 800866c:	d055      	beq.n	800871a <_scanf_float+0x276>
 800866e:	2d01      	cmp	r5, #1
 8008670:	d002      	beq.n	8008678 <_scanf_float+0x1d4>
 8008672:	2d04      	cmp	r5, #4
 8008674:	f47f af48 	bne.w	8008508 <_scanf_float+0x64>
 8008678:	3501      	adds	r5, #1
 800867a:	b2ed      	uxtb	r5, r5
 800867c:	e7d8      	b.n	8008630 <_scanf_float+0x18c>
 800867e:	f1ba 0f01 	cmp.w	sl, #1
 8008682:	f47f af41 	bne.w	8008508 <_scanf_float+0x64>
 8008686:	f04f 0a02 	mov.w	sl, #2
 800868a:	e7d1      	b.n	8008630 <_scanf_float+0x18c>
 800868c:	b97d      	cbnz	r5, 80086ae <_scanf_float+0x20a>
 800868e:	f1b9 0f00 	cmp.w	r9, #0
 8008692:	f47f af3c 	bne.w	800850e <_scanf_float+0x6a>
 8008696:	6822      	ldr	r2, [r4, #0]
 8008698:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800869c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80086a0:	f47f af39 	bne.w	8008516 <_scanf_float+0x72>
 80086a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80086a8:	2501      	movs	r5, #1
 80086aa:	6022      	str	r2, [r4, #0]
 80086ac:	e7c0      	b.n	8008630 <_scanf_float+0x18c>
 80086ae:	2d03      	cmp	r5, #3
 80086b0:	d0e2      	beq.n	8008678 <_scanf_float+0x1d4>
 80086b2:	2d05      	cmp	r5, #5
 80086b4:	e7de      	b.n	8008674 <_scanf_float+0x1d0>
 80086b6:	2d02      	cmp	r5, #2
 80086b8:	f47f af26 	bne.w	8008508 <_scanf_float+0x64>
 80086bc:	2503      	movs	r5, #3
 80086be:	e7b7      	b.n	8008630 <_scanf_float+0x18c>
 80086c0:	2d06      	cmp	r5, #6
 80086c2:	f47f af21 	bne.w	8008508 <_scanf_float+0x64>
 80086c6:	2507      	movs	r5, #7
 80086c8:	e7b2      	b.n	8008630 <_scanf_float+0x18c>
 80086ca:	6822      	ldr	r2, [r4, #0]
 80086cc:	0591      	lsls	r1, r2, #22
 80086ce:	f57f af1b 	bpl.w	8008508 <_scanf_float+0x64>
 80086d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80086d6:	6022      	str	r2, [r4, #0]
 80086d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80086dc:	e7a8      	b.n	8008630 <_scanf_float+0x18c>
 80086de:	6822      	ldr	r2, [r4, #0]
 80086e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80086e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80086e8:	d006      	beq.n	80086f8 <_scanf_float+0x254>
 80086ea:	0550      	lsls	r0, r2, #21
 80086ec:	f57f af0c 	bpl.w	8008508 <_scanf_float+0x64>
 80086f0:	f1b9 0f00 	cmp.w	r9, #0
 80086f4:	f43f af0f 	beq.w	8008516 <_scanf_float+0x72>
 80086f8:	0591      	lsls	r1, r2, #22
 80086fa:	bf58      	it	pl
 80086fc:	9901      	ldrpl	r1, [sp, #4]
 80086fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008702:	bf58      	it	pl
 8008704:	eba9 0101 	subpl.w	r1, r9, r1
 8008708:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800870c:	f04f 0900 	mov.w	r9, #0
 8008710:	bf58      	it	pl
 8008712:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008716:	6022      	str	r2, [r4, #0]
 8008718:	e78a      	b.n	8008630 <_scanf_float+0x18c>
 800871a:	f04f 0a03 	mov.w	sl, #3
 800871e:	e787      	b.n	8008630 <_scanf_float+0x18c>
 8008720:	4639      	mov	r1, r7
 8008722:	4640      	mov	r0, r8
 8008724:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008728:	4798      	blx	r3
 800872a:	2800      	cmp	r0, #0
 800872c:	f43f aedf 	beq.w	80084ee <_scanf_float+0x4a>
 8008730:	e6ea      	b.n	8008508 <_scanf_float+0x64>
 8008732:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008736:	463a      	mov	r2, r7
 8008738:	4640      	mov	r0, r8
 800873a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800873e:	4798      	blx	r3
 8008740:	6923      	ldr	r3, [r4, #16]
 8008742:	3b01      	subs	r3, #1
 8008744:	6123      	str	r3, [r4, #16]
 8008746:	e6ec      	b.n	8008522 <_scanf_float+0x7e>
 8008748:	1e6b      	subs	r3, r5, #1
 800874a:	2b06      	cmp	r3, #6
 800874c:	d825      	bhi.n	800879a <_scanf_float+0x2f6>
 800874e:	2d02      	cmp	r5, #2
 8008750:	d836      	bhi.n	80087c0 <_scanf_float+0x31c>
 8008752:	455e      	cmp	r6, fp
 8008754:	f67f aee8 	bls.w	8008528 <_scanf_float+0x84>
 8008758:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800875c:	463a      	mov	r2, r7
 800875e:	4640      	mov	r0, r8
 8008760:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008764:	4798      	blx	r3
 8008766:	6923      	ldr	r3, [r4, #16]
 8008768:	3b01      	subs	r3, #1
 800876a:	6123      	str	r3, [r4, #16]
 800876c:	e7f1      	b.n	8008752 <_scanf_float+0x2ae>
 800876e:	9802      	ldr	r0, [sp, #8]
 8008770:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008774:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008778:	463a      	mov	r2, r7
 800877a:	9002      	str	r0, [sp, #8]
 800877c:	4640      	mov	r0, r8
 800877e:	4798      	blx	r3
 8008780:	6923      	ldr	r3, [r4, #16]
 8008782:	3b01      	subs	r3, #1
 8008784:	6123      	str	r3, [r4, #16]
 8008786:	f10a 3aff 	add.w	sl, sl, #4294967295
 800878a:	fa5f fa8a 	uxtb.w	sl, sl
 800878e:	f1ba 0f02 	cmp.w	sl, #2
 8008792:	d1ec      	bne.n	800876e <_scanf_float+0x2ca>
 8008794:	3d03      	subs	r5, #3
 8008796:	b2ed      	uxtb	r5, r5
 8008798:	1b76      	subs	r6, r6, r5
 800879a:	6823      	ldr	r3, [r4, #0]
 800879c:	05da      	lsls	r2, r3, #23
 800879e:	d52f      	bpl.n	8008800 <_scanf_float+0x35c>
 80087a0:	055b      	lsls	r3, r3, #21
 80087a2:	d510      	bpl.n	80087c6 <_scanf_float+0x322>
 80087a4:	455e      	cmp	r6, fp
 80087a6:	f67f aebf 	bls.w	8008528 <_scanf_float+0x84>
 80087aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80087ae:	463a      	mov	r2, r7
 80087b0:	4640      	mov	r0, r8
 80087b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80087b6:	4798      	blx	r3
 80087b8:	6923      	ldr	r3, [r4, #16]
 80087ba:	3b01      	subs	r3, #1
 80087bc:	6123      	str	r3, [r4, #16]
 80087be:	e7f1      	b.n	80087a4 <_scanf_float+0x300>
 80087c0:	46aa      	mov	sl, r5
 80087c2:	9602      	str	r6, [sp, #8]
 80087c4:	e7df      	b.n	8008786 <_scanf_float+0x2e2>
 80087c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80087ca:	6923      	ldr	r3, [r4, #16]
 80087cc:	2965      	cmp	r1, #101	; 0x65
 80087ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80087d2:	f106 35ff 	add.w	r5, r6, #4294967295
 80087d6:	6123      	str	r3, [r4, #16]
 80087d8:	d00c      	beq.n	80087f4 <_scanf_float+0x350>
 80087da:	2945      	cmp	r1, #69	; 0x45
 80087dc:	d00a      	beq.n	80087f4 <_scanf_float+0x350>
 80087de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80087e2:	463a      	mov	r2, r7
 80087e4:	4640      	mov	r0, r8
 80087e6:	4798      	blx	r3
 80087e8:	6923      	ldr	r3, [r4, #16]
 80087ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80087ee:	3b01      	subs	r3, #1
 80087f0:	1eb5      	subs	r5, r6, #2
 80087f2:	6123      	str	r3, [r4, #16]
 80087f4:	463a      	mov	r2, r7
 80087f6:	4640      	mov	r0, r8
 80087f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80087fc:	4798      	blx	r3
 80087fe:	462e      	mov	r6, r5
 8008800:	6825      	ldr	r5, [r4, #0]
 8008802:	f015 0510 	ands.w	r5, r5, #16
 8008806:	d155      	bne.n	80088b4 <_scanf_float+0x410>
 8008808:	7035      	strb	r5, [r6, #0]
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008814:	d11d      	bne.n	8008852 <_scanf_float+0x3ae>
 8008816:	9b01      	ldr	r3, [sp, #4]
 8008818:	454b      	cmp	r3, r9
 800881a:	eba3 0209 	sub.w	r2, r3, r9
 800881e:	d125      	bne.n	800886c <_scanf_float+0x3c8>
 8008820:	2200      	movs	r2, #0
 8008822:	4659      	mov	r1, fp
 8008824:	4640      	mov	r0, r8
 8008826:	f002 fc43 	bl	800b0b0 <_strtod_r>
 800882a:	9b03      	ldr	r3, [sp, #12]
 800882c:	f8d4 c000 	ldr.w	ip, [r4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f01c 0f02 	tst.w	ip, #2
 8008836:	4606      	mov	r6, r0
 8008838:	460f      	mov	r7, r1
 800883a:	f103 0204 	add.w	r2, r3, #4
 800883e:	d020      	beq.n	8008882 <_scanf_float+0x3de>
 8008840:	9903      	ldr	r1, [sp, #12]
 8008842:	600a      	str	r2, [r1, #0]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	e9c3 6700 	strd	r6, r7, [r3]
 800884a:	68e3      	ldr	r3, [r4, #12]
 800884c:	3301      	adds	r3, #1
 800884e:	60e3      	str	r3, [r4, #12]
 8008850:	e66b      	b.n	800852a <_scanf_float+0x86>
 8008852:	9b04      	ldr	r3, [sp, #16]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d0e3      	beq.n	8008820 <_scanf_float+0x37c>
 8008858:	9905      	ldr	r1, [sp, #20]
 800885a:	230a      	movs	r3, #10
 800885c:	462a      	mov	r2, r5
 800885e:	4640      	mov	r0, r8
 8008860:	3101      	adds	r1, #1
 8008862:	f002 fca9 	bl	800b1b8 <_strtol_r>
 8008866:	9b04      	ldr	r3, [sp, #16]
 8008868:	9e05      	ldr	r6, [sp, #20]
 800886a:	1ac2      	subs	r2, r0, r3
 800886c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008870:	429e      	cmp	r6, r3
 8008872:	bf28      	it	cs
 8008874:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008878:	4630      	mov	r0, r6
 800887a:	490f      	ldr	r1, [pc, #60]	; (80088b8 <_scanf_float+0x414>)
 800887c:	f000 f8e2 	bl	8008a44 <siprintf>
 8008880:	e7ce      	b.n	8008820 <_scanf_float+0x37c>
 8008882:	f01c 0f04 	tst.w	ip, #4
 8008886:	d1db      	bne.n	8008840 <_scanf_float+0x39c>
 8008888:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800888c:	f8cc 2000 	str.w	r2, [ip]
 8008890:	f8d3 8000 	ldr.w	r8, [r3]
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	f7f8 f8c2 	bl	8000a20 <__aeabi_dcmpun>
 800889c:	b128      	cbz	r0, 80088aa <_scanf_float+0x406>
 800889e:	4807      	ldr	r0, [pc, #28]	; (80088bc <_scanf_float+0x418>)
 80088a0:	f000 f9e2 	bl	8008c68 <nanf>
 80088a4:	f8c8 0000 	str.w	r0, [r8]
 80088a8:	e7cf      	b.n	800884a <_scanf_float+0x3a6>
 80088aa:	4630      	mov	r0, r6
 80088ac:	4639      	mov	r1, r7
 80088ae:	f7f8 f915 	bl	8000adc <__aeabi_d2f>
 80088b2:	e7f7      	b.n	80088a4 <_scanf_float+0x400>
 80088b4:	2500      	movs	r5, #0
 80088b6:	e638      	b.n	800852a <_scanf_float+0x86>
 80088b8:	0800d792 	.word	0x0800d792
 80088bc:	0800db25 	.word	0x0800db25

080088c0 <std>:
 80088c0:	2300      	movs	r3, #0
 80088c2:	b510      	push	{r4, lr}
 80088c4:	4604      	mov	r4, r0
 80088c6:	e9c0 3300 	strd	r3, r3, [r0]
 80088ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088ce:	6083      	str	r3, [r0, #8]
 80088d0:	8181      	strh	r1, [r0, #12]
 80088d2:	6643      	str	r3, [r0, #100]	; 0x64
 80088d4:	81c2      	strh	r2, [r0, #14]
 80088d6:	6183      	str	r3, [r0, #24]
 80088d8:	4619      	mov	r1, r3
 80088da:	2208      	movs	r2, #8
 80088dc:	305c      	adds	r0, #92	; 0x5c
 80088de:	f000 f935 	bl	8008b4c <memset>
 80088e2:	4b0d      	ldr	r3, [pc, #52]	; (8008918 <std+0x58>)
 80088e4:	6224      	str	r4, [r4, #32]
 80088e6:	6263      	str	r3, [r4, #36]	; 0x24
 80088e8:	4b0c      	ldr	r3, [pc, #48]	; (800891c <std+0x5c>)
 80088ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80088ec:	4b0c      	ldr	r3, [pc, #48]	; (8008920 <std+0x60>)
 80088ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80088f0:	4b0c      	ldr	r3, [pc, #48]	; (8008924 <std+0x64>)
 80088f2:	6323      	str	r3, [r4, #48]	; 0x30
 80088f4:	4b0c      	ldr	r3, [pc, #48]	; (8008928 <std+0x68>)
 80088f6:	429c      	cmp	r4, r3
 80088f8:	d006      	beq.n	8008908 <std+0x48>
 80088fa:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80088fe:	4294      	cmp	r4, r2
 8008900:	d002      	beq.n	8008908 <std+0x48>
 8008902:	33d0      	adds	r3, #208	; 0xd0
 8008904:	429c      	cmp	r4, r3
 8008906:	d105      	bne.n	8008914 <std+0x54>
 8008908:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800890c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008910:	f000 b998 	b.w	8008c44 <__retarget_lock_init_recursive>
 8008914:	bd10      	pop	{r4, pc}
 8008916:	bf00      	nop
 8008918:	08008a85 	.word	0x08008a85
 800891c:	08008aa7 	.word	0x08008aa7
 8008920:	08008adf 	.word	0x08008adf
 8008924:	08008b03 	.word	0x08008b03
 8008928:	20000410 	.word	0x20000410

0800892c <stdio_exit_handler>:
 800892c:	4a02      	ldr	r2, [pc, #8]	; (8008938 <stdio_exit_handler+0xc>)
 800892e:	4903      	ldr	r1, [pc, #12]	; (800893c <stdio_exit_handler+0x10>)
 8008930:	4803      	ldr	r0, [pc, #12]	; (8008940 <stdio_exit_handler+0x14>)
 8008932:	f000 b869 	b.w	8008a08 <_fwalk_sglue>
 8008936:	bf00      	nop
 8008938:	20000018 	.word	0x20000018
 800893c:	0800b571 	.word	0x0800b571
 8008940:	20000024 	.word	0x20000024

08008944 <cleanup_stdio>:
 8008944:	6841      	ldr	r1, [r0, #4]
 8008946:	4b0c      	ldr	r3, [pc, #48]	; (8008978 <cleanup_stdio+0x34>)
 8008948:	b510      	push	{r4, lr}
 800894a:	4299      	cmp	r1, r3
 800894c:	4604      	mov	r4, r0
 800894e:	d001      	beq.n	8008954 <cleanup_stdio+0x10>
 8008950:	f002 fe0e 	bl	800b570 <_fflush_r>
 8008954:	68a1      	ldr	r1, [r4, #8]
 8008956:	4b09      	ldr	r3, [pc, #36]	; (800897c <cleanup_stdio+0x38>)
 8008958:	4299      	cmp	r1, r3
 800895a:	d002      	beq.n	8008962 <cleanup_stdio+0x1e>
 800895c:	4620      	mov	r0, r4
 800895e:	f002 fe07 	bl	800b570 <_fflush_r>
 8008962:	68e1      	ldr	r1, [r4, #12]
 8008964:	4b06      	ldr	r3, [pc, #24]	; (8008980 <cleanup_stdio+0x3c>)
 8008966:	4299      	cmp	r1, r3
 8008968:	d004      	beq.n	8008974 <cleanup_stdio+0x30>
 800896a:	4620      	mov	r0, r4
 800896c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008970:	f002 bdfe 	b.w	800b570 <_fflush_r>
 8008974:	bd10      	pop	{r4, pc}
 8008976:	bf00      	nop
 8008978:	20000410 	.word	0x20000410
 800897c:	20000478 	.word	0x20000478
 8008980:	200004e0 	.word	0x200004e0

08008984 <global_stdio_init.part.0>:
 8008984:	b510      	push	{r4, lr}
 8008986:	4b0b      	ldr	r3, [pc, #44]	; (80089b4 <global_stdio_init.part.0+0x30>)
 8008988:	4c0b      	ldr	r4, [pc, #44]	; (80089b8 <global_stdio_init.part.0+0x34>)
 800898a:	4a0c      	ldr	r2, [pc, #48]	; (80089bc <global_stdio_init.part.0+0x38>)
 800898c:	4620      	mov	r0, r4
 800898e:	601a      	str	r2, [r3, #0]
 8008990:	2104      	movs	r1, #4
 8008992:	2200      	movs	r2, #0
 8008994:	f7ff ff94 	bl	80088c0 <std>
 8008998:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800899c:	2201      	movs	r2, #1
 800899e:	2109      	movs	r1, #9
 80089a0:	f7ff ff8e 	bl	80088c0 <std>
 80089a4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80089a8:	2202      	movs	r2, #2
 80089aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ae:	2112      	movs	r1, #18
 80089b0:	f7ff bf86 	b.w	80088c0 <std>
 80089b4:	20000548 	.word	0x20000548
 80089b8:	20000410 	.word	0x20000410
 80089bc:	0800892d 	.word	0x0800892d

080089c0 <__sfp_lock_acquire>:
 80089c0:	4801      	ldr	r0, [pc, #4]	; (80089c8 <__sfp_lock_acquire+0x8>)
 80089c2:	f000 b940 	b.w	8008c46 <__retarget_lock_acquire_recursive>
 80089c6:	bf00      	nop
 80089c8:	20000551 	.word	0x20000551

080089cc <__sfp_lock_release>:
 80089cc:	4801      	ldr	r0, [pc, #4]	; (80089d4 <__sfp_lock_release+0x8>)
 80089ce:	f000 b93b 	b.w	8008c48 <__retarget_lock_release_recursive>
 80089d2:	bf00      	nop
 80089d4:	20000551 	.word	0x20000551

080089d8 <__sinit>:
 80089d8:	b510      	push	{r4, lr}
 80089da:	4604      	mov	r4, r0
 80089dc:	f7ff fff0 	bl	80089c0 <__sfp_lock_acquire>
 80089e0:	6a23      	ldr	r3, [r4, #32]
 80089e2:	b11b      	cbz	r3, 80089ec <__sinit+0x14>
 80089e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e8:	f7ff bff0 	b.w	80089cc <__sfp_lock_release>
 80089ec:	4b04      	ldr	r3, [pc, #16]	; (8008a00 <__sinit+0x28>)
 80089ee:	6223      	str	r3, [r4, #32]
 80089f0:	4b04      	ldr	r3, [pc, #16]	; (8008a04 <__sinit+0x2c>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1f5      	bne.n	80089e4 <__sinit+0xc>
 80089f8:	f7ff ffc4 	bl	8008984 <global_stdio_init.part.0>
 80089fc:	e7f2      	b.n	80089e4 <__sinit+0xc>
 80089fe:	bf00      	nop
 8008a00:	08008945 	.word	0x08008945
 8008a04:	20000548 	.word	0x20000548

08008a08 <_fwalk_sglue>:
 8008a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a0c:	4607      	mov	r7, r0
 8008a0e:	4688      	mov	r8, r1
 8008a10:	4614      	mov	r4, r2
 8008a12:	2600      	movs	r6, #0
 8008a14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a18:	f1b9 0901 	subs.w	r9, r9, #1
 8008a1c:	d505      	bpl.n	8008a2a <_fwalk_sglue+0x22>
 8008a1e:	6824      	ldr	r4, [r4, #0]
 8008a20:	2c00      	cmp	r4, #0
 8008a22:	d1f7      	bne.n	8008a14 <_fwalk_sglue+0xc>
 8008a24:	4630      	mov	r0, r6
 8008a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a2a:	89ab      	ldrh	r3, [r5, #12]
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d907      	bls.n	8008a40 <_fwalk_sglue+0x38>
 8008a30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a34:	3301      	adds	r3, #1
 8008a36:	d003      	beq.n	8008a40 <_fwalk_sglue+0x38>
 8008a38:	4629      	mov	r1, r5
 8008a3a:	4638      	mov	r0, r7
 8008a3c:	47c0      	blx	r8
 8008a3e:	4306      	orrs	r6, r0
 8008a40:	3568      	adds	r5, #104	; 0x68
 8008a42:	e7e9      	b.n	8008a18 <_fwalk_sglue+0x10>

08008a44 <siprintf>:
 8008a44:	b40e      	push	{r1, r2, r3}
 8008a46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a4a:	b500      	push	{lr}
 8008a4c:	b09c      	sub	sp, #112	; 0x70
 8008a4e:	ab1d      	add	r3, sp, #116	; 0x74
 8008a50:	9002      	str	r0, [sp, #8]
 8008a52:	9006      	str	r0, [sp, #24]
 8008a54:	9107      	str	r1, [sp, #28]
 8008a56:	9104      	str	r1, [sp, #16]
 8008a58:	4808      	ldr	r0, [pc, #32]	; (8008a7c <siprintf+0x38>)
 8008a5a:	4909      	ldr	r1, [pc, #36]	; (8008a80 <siprintf+0x3c>)
 8008a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a60:	9105      	str	r1, [sp, #20]
 8008a62:	6800      	ldr	r0, [r0, #0]
 8008a64:	a902      	add	r1, sp, #8
 8008a66:	9301      	str	r3, [sp, #4]
 8008a68:	f002 fc02 	bl	800b270 <_svfiprintf_r>
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	9b02      	ldr	r3, [sp, #8]
 8008a70:	701a      	strb	r2, [r3, #0]
 8008a72:	b01c      	add	sp, #112	; 0x70
 8008a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a78:	b003      	add	sp, #12
 8008a7a:	4770      	bx	lr
 8008a7c:	20000070 	.word	0x20000070
 8008a80:	ffff0208 	.word	0xffff0208

08008a84 <__sread>:
 8008a84:	b510      	push	{r4, lr}
 8008a86:	460c      	mov	r4, r1
 8008a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a8c:	f000 f88c 	bl	8008ba8 <_read_r>
 8008a90:	2800      	cmp	r0, #0
 8008a92:	bfab      	itete	ge
 8008a94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a96:	89a3      	ldrhlt	r3, [r4, #12]
 8008a98:	181b      	addge	r3, r3, r0
 8008a9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a9e:	bfac      	ite	ge
 8008aa0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008aa2:	81a3      	strhlt	r3, [r4, #12]
 8008aa4:	bd10      	pop	{r4, pc}

08008aa6 <__swrite>:
 8008aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aaa:	461f      	mov	r7, r3
 8008aac:	898b      	ldrh	r3, [r1, #12]
 8008aae:	4605      	mov	r5, r0
 8008ab0:	05db      	lsls	r3, r3, #23
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	4616      	mov	r6, r2
 8008ab6:	d505      	bpl.n	8008ac4 <__swrite+0x1e>
 8008ab8:	2302      	movs	r3, #2
 8008aba:	2200      	movs	r2, #0
 8008abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ac0:	f000 f860 	bl	8008b84 <_lseek_r>
 8008ac4:	89a3      	ldrh	r3, [r4, #12]
 8008ac6:	4632      	mov	r2, r6
 8008ac8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008acc:	81a3      	strh	r3, [r4, #12]
 8008ace:	4628      	mov	r0, r5
 8008ad0:	463b      	mov	r3, r7
 8008ad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ada:	f000 b877 	b.w	8008bcc <_write_r>

08008ade <__sseek>:
 8008ade:	b510      	push	{r4, lr}
 8008ae0:	460c      	mov	r4, r1
 8008ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae6:	f000 f84d 	bl	8008b84 <_lseek_r>
 8008aea:	1c43      	adds	r3, r0, #1
 8008aec:	89a3      	ldrh	r3, [r4, #12]
 8008aee:	bf15      	itete	ne
 8008af0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008af2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008af6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008afa:	81a3      	strheq	r3, [r4, #12]
 8008afc:	bf18      	it	ne
 8008afe:	81a3      	strhne	r3, [r4, #12]
 8008b00:	bd10      	pop	{r4, pc}

08008b02 <__sclose>:
 8008b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b06:	f000 b82d 	b.w	8008b64 <_close_r>
	...

08008b0c <_vsiprintf_r>:
 8008b0c:	b500      	push	{lr}
 8008b0e:	b09b      	sub	sp, #108	; 0x6c
 8008b10:	9100      	str	r1, [sp, #0]
 8008b12:	9104      	str	r1, [sp, #16]
 8008b14:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b18:	9105      	str	r1, [sp, #20]
 8008b1a:	9102      	str	r1, [sp, #8]
 8008b1c:	4905      	ldr	r1, [pc, #20]	; (8008b34 <_vsiprintf_r+0x28>)
 8008b1e:	9103      	str	r1, [sp, #12]
 8008b20:	4669      	mov	r1, sp
 8008b22:	f002 fba5 	bl	800b270 <_svfiprintf_r>
 8008b26:	2200      	movs	r2, #0
 8008b28:	9b00      	ldr	r3, [sp, #0]
 8008b2a:	701a      	strb	r2, [r3, #0]
 8008b2c:	b01b      	add	sp, #108	; 0x6c
 8008b2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008b32:	bf00      	nop
 8008b34:	ffff0208 	.word	0xffff0208

08008b38 <vsiprintf>:
 8008b38:	4613      	mov	r3, r2
 8008b3a:	460a      	mov	r2, r1
 8008b3c:	4601      	mov	r1, r0
 8008b3e:	4802      	ldr	r0, [pc, #8]	; (8008b48 <vsiprintf+0x10>)
 8008b40:	6800      	ldr	r0, [r0, #0]
 8008b42:	f7ff bfe3 	b.w	8008b0c <_vsiprintf_r>
 8008b46:	bf00      	nop
 8008b48:	20000070 	.word	0x20000070

08008b4c <memset>:
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	4402      	add	r2, r0
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d100      	bne.n	8008b56 <memset+0xa>
 8008b54:	4770      	bx	lr
 8008b56:	f803 1b01 	strb.w	r1, [r3], #1
 8008b5a:	e7f9      	b.n	8008b50 <memset+0x4>

08008b5c <_localeconv_r>:
 8008b5c:	4800      	ldr	r0, [pc, #0]	; (8008b60 <_localeconv_r+0x4>)
 8008b5e:	4770      	bx	lr
 8008b60:	20000164 	.word	0x20000164

08008b64 <_close_r>:
 8008b64:	b538      	push	{r3, r4, r5, lr}
 8008b66:	2300      	movs	r3, #0
 8008b68:	4d05      	ldr	r5, [pc, #20]	; (8008b80 <_close_r+0x1c>)
 8008b6a:	4604      	mov	r4, r0
 8008b6c:	4608      	mov	r0, r1
 8008b6e:	602b      	str	r3, [r5, #0]
 8008b70:	f7fa f8f2 	bl	8002d58 <_close>
 8008b74:	1c43      	adds	r3, r0, #1
 8008b76:	d102      	bne.n	8008b7e <_close_r+0x1a>
 8008b78:	682b      	ldr	r3, [r5, #0]
 8008b7a:	b103      	cbz	r3, 8008b7e <_close_r+0x1a>
 8008b7c:	6023      	str	r3, [r4, #0]
 8008b7e:	bd38      	pop	{r3, r4, r5, pc}
 8008b80:	2000054c 	.word	0x2000054c

08008b84 <_lseek_r>:
 8008b84:	b538      	push	{r3, r4, r5, lr}
 8008b86:	4604      	mov	r4, r0
 8008b88:	4608      	mov	r0, r1
 8008b8a:	4611      	mov	r1, r2
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	4d05      	ldr	r5, [pc, #20]	; (8008ba4 <_lseek_r+0x20>)
 8008b90:	602a      	str	r2, [r5, #0]
 8008b92:	461a      	mov	r2, r3
 8008b94:	f7fa f904 	bl	8002da0 <_lseek>
 8008b98:	1c43      	adds	r3, r0, #1
 8008b9a:	d102      	bne.n	8008ba2 <_lseek_r+0x1e>
 8008b9c:	682b      	ldr	r3, [r5, #0]
 8008b9e:	b103      	cbz	r3, 8008ba2 <_lseek_r+0x1e>
 8008ba0:	6023      	str	r3, [r4, #0]
 8008ba2:	bd38      	pop	{r3, r4, r5, pc}
 8008ba4:	2000054c 	.word	0x2000054c

08008ba8 <_read_r>:
 8008ba8:	b538      	push	{r3, r4, r5, lr}
 8008baa:	4604      	mov	r4, r0
 8008bac:	4608      	mov	r0, r1
 8008bae:	4611      	mov	r1, r2
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	4d05      	ldr	r5, [pc, #20]	; (8008bc8 <_read_r+0x20>)
 8008bb4:	602a      	str	r2, [r5, #0]
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	f7fa f895 	bl	8002ce6 <_read>
 8008bbc:	1c43      	adds	r3, r0, #1
 8008bbe:	d102      	bne.n	8008bc6 <_read_r+0x1e>
 8008bc0:	682b      	ldr	r3, [r5, #0]
 8008bc2:	b103      	cbz	r3, 8008bc6 <_read_r+0x1e>
 8008bc4:	6023      	str	r3, [r4, #0]
 8008bc6:	bd38      	pop	{r3, r4, r5, pc}
 8008bc8:	2000054c 	.word	0x2000054c

08008bcc <_write_r>:
 8008bcc:	b538      	push	{r3, r4, r5, lr}
 8008bce:	4604      	mov	r4, r0
 8008bd0:	4608      	mov	r0, r1
 8008bd2:	4611      	mov	r1, r2
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	4d05      	ldr	r5, [pc, #20]	; (8008bec <_write_r+0x20>)
 8008bd8:	602a      	str	r2, [r5, #0]
 8008bda:	461a      	mov	r2, r3
 8008bdc:	f7fa f8a0 	bl	8002d20 <_write>
 8008be0:	1c43      	adds	r3, r0, #1
 8008be2:	d102      	bne.n	8008bea <_write_r+0x1e>
 8008be4:	682b      	ldr	r3, [r5, #0]
 8008be6:	b103      	cbz	r3, 8008bea <_write_r+0x1e>
 8008be8:	6023      	str	r3, [r4, #0]
 8008bea:	bd38      	pop	{r3, r4, r5, pc}
 8008bec:	2000054c 	.word	0x2000054c

08008bf0 <__errno>:
 8008bf0:	4b01      	ldr	r3, [pc, #4]	; (8008bf8 <__errno+0x8>)
 8008bf2:	6818      	ldr	r0, [r3, #0]
 8008bf4:	4770      	bx	lr
 8008bf6:	bf00      	nop
 8008bf8:	20000070 	.word	0x20000070

08008bfc <__libc_init_array>:
 8008bfc:	b570      	push	{r4, r5, r6, lr}
 8008bfe:	2600      	movs	r6, #0
 8008c00:	4d0c      	ldr	r5, [pc, #48]	; (8008c34 <__libc_init_array+0x38>)
 8008c02:	4c0d      	ldr	r4, [pc, #52]	; (8008c38 <__libc_init_array+0x3c>)
 8008c04:	1b64      	subs	r4, r4, r5
 8008c06:	10a4      	asrs	r4, r4, #2
 8008c08:	42a6      	cmp	r6, r4
 8008c0a:	d109      	bne.n	8008c20 <__libc_init_array+0x24>
 8008c0c:	f004 fcb2 	bl	800d574 <_init>
 8008c10:	2600      	movs	r6, #0
 8008c12:	4d0a      	ldr	r5, [pc, #40]	; (8008c3c <__libc_init_array+0x40>)
 8008c14:	4c0a      	ldr	r4, [pc, #40]	; (8008c40 <__libc_init_array+0x44>)
 8008c16:	1b64      	subs	r4, r4, r5
 8008c18:	10a4      	asrs	r4, r4, #2
 8008c1a:	42a6      	cmp	r6, r4
 8008c1c:	d105      	bne.n	8008c2a <__libc_init_array+0x2e>
 8008c1e:	bd70      	pop	{r4, r5, r6, pc}
 8008c20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c24:	4798      	blx	r3
 8008c26:	3601      	adds	r6, #1
 8008c28:	e7ee      	b.n	8008c08 <__libc_init_array+0xc>
 8008c2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c2e:	4798      	blx	r3
 8008c30:	3601      	adds	r6, #1
 8008c32:	e7f2      	b.n	8008c1a <__libc_init_array+0x1e>
 8008c34:	0800dbb8 	.word	0x0800dbb8
 8008c38:	0800dbb8 	.word	0x0800dbb8
 8008c3c:	0800dbb8 	.word	0x0800dbb8
 8008c40:	0800dbbc 	.word	0x0800dbbc

08008c44 <__retarget_lock_init_recursive>:
 8008c44:	4770      	bx	lr

08008c46 <__retarget_lock_acquire_recursive>:
 8008c46:	4770      	bx	lr

08008c48 <__retarget_lock_release_recursive>:
 8008c48:	4770      	bx	lr

08008c4a <memchr>:
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	b510      	push	{r4, lr}
 8008c4e:	b2c9      	uxtb	r1, r1
 8008c50:	4402      	add	r2, r0
 8008c52:	4293      	cmp	r3, r2
 8008c54:	4618      	mov	r0, r3
 8008c56:	d101      	bne.n	8008c5c <memchr+0x12>
 8008c58:	2000      	movs	r0, #0
 8008c5a:	e003      	b.n	8008c64 <memchr+0x1a>
 8008c5c:	7804      	ldrb	r4, [r0, #0]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	428c      	cmp	r4, r1
 8008c62:	d1f6      	bne.n	8008c52 <memchr+0x8>
 8008c64:	bd10      	pop	{r4, pc}
	...

08008c68 <nanf>:
 8008c68:	4800      	ldr	r0, [pc, #0]	; (8008c6c <nanf+0x4>)
 8008c6a:	4770      	bx	lr
 8008c6c:	7fc00000 	.word	0x7fc00000

08008c70 <quorem>:
 8008c70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c74:	6903      	ldr	r3, [r0, #16]
 8008c76:	690c      	ldr	r4, [r1, #16]
 8008c78:	4607      	mov	r7, r0
 8008c7a:	42a3      	cmp	r3, r4
 8008c7c:	db7f      	blt.n	8008d7e <quorem+0x10e>
 8008c7e:	3c01      	subs	r4, #1
 8008c80:	f100 0514 	add.w	r5, r0, #20
 8008c84:	f101 0814 	add.w	r8, r1, #20
 8008c88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c8c:	9301      	str	r3, [sp, #4]
 8008c8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c96:	3301      	adds	r3, #1
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c9e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ca2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ca6:	d331      	bcc.n	8008d0c <quorem+0x9c>
 8008ca8:	f04f 0e00 	mov.w	lr, #0
 8008cac:	4640      	mov	r0, r8
 8008cae:	46ac      	mov	ip, r5
 8008cb0:	46f2      	mov	sl, lr
 8008cb2:	f850 2b04 	ldr.w	r2, [r0], #4
 8008cb6:	b293      	uxth	r3, r2
 8008cb8:	fb06 e303 	mla	r3, r6, r3, lr
 8008cbc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008cc0:	0c1a      	lsrs	r2, r3, #16
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	fb06 220e 	mla	r2, r6, lr, r2
 8008cc8:	ebaa 0303 	sub.w	r3, sl, r3
 8008ccc:	f8dc a000 	ldr.w	sl, [ip]
 8008cd0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008cd4:	fa1f fa8a 	uxth.w	sl, sl
 8008cd8:	4453      	add	r3, sl
 8008cda:	f8dc a000 	ldr.w	sl, [ip]
 8008cde:	b292      	uxth	r2, r2
 8008ce0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008ce4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cee:	4581      	cmp	r9, r0
 8008cf0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008cf4:	f84c 3b04 	str.w	r3, [ip], #4
 8008cf8:	d2db      	bcs.n	8008cb2 <quorem+0x42>
 8008cfa:	f855 300b 	ldr.w	r3, [r5, fp]
 8008cfe:	b92b      	cbnz	r3, 8008d0c <quorem+0x9c>
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	3b04      	subs	r3, #4
 8008d04:	429d      	cmp	r5, r3
 8008d06:	461a      	mov	r2, r3
 8008d08:	d32d      	bcc.n	8008d66 <quorem+0xf6>
 8008d0a:	613c      	str	r4, [r7, #16]
 8008d0c:	4638      	mov	r0, r7
 8008d0e:	f001 f9df 	bl	800a0d0 <__mcmp>
 8008d12:	2800      	cmp	r0, #0
 8008d14:	db23      	blt.n	8008d5e <quorem+0xee>
 8008d16:	4629      	mov	r1, r5
 8008d18:	2000      	movs	r0, #0
 8008d1a:	3601      	adds	r6, #1
 8008d1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d20:	f8d1 c000 	ldr.w	ip, [r1]
 8008d24:	b293      	uxth	r3, r2
 8008d26:	1ac3      	subs	r3, r0, r3
 8008d28:	0c12      	lsrs	r2, r2, #16
 8008d2a:	fa1f f08c 	uxth.w	r0, ip
 8008d2e:	4403      	add	r3, r0
 8008d30:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008d34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d3e:	45c1      	cmp	r9, r8
 8008d40:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d44:	f841 3b04 	str.w	r3, [r1], #4
 8008d48:	d2e8      	bcs.n	8008d1c <quorem+0xac>
 8008d4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d52:	b922      	cbnz	r2, 8008d5e <quorem+0xee>
 8008d54:	3b04      	subs	r3, #4
 8008d56:	429d      	cmp	r5, r3
 8008d58:	461a      	mov	r2, r3
 8008d5a:	d30a      	bcc.n	8008d72 <quorem+0x102>
 8008d5c:	613c      	str	r4, [r7, #16]
 8008d5e:	4630      	mov	r0, r6
 8008d60:	b003      	add	sp, #12
 8008d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d66:	6812      	ldr	r2, [r2, #0]
 8008d68:	3b04      	subs	r3, #4
 8008d6a:	2a00      	cmp	r2, #0
 8008d6c:	d1cd      	bne.n	8008d0a <quorem+0x9a>
 8008d6e:	3c01      	subs	r4, #1
 8008d70:	e7c8      	b.n	8008d04 <quorem+0x94>
 8008d72:	6812      	ldr	r2, [r2, #0]
 8008d74:	3b04      	subs	r3, #4
 8008d76:	2a00      	cmp	r2, #0
 8008d78:	d1f0      	bne.n	8008d5c <quorem+0xec>
 8008d7a:	3c01      	subs	r4, #1
 8008d7c:	e7eb      	b.n	8008d56 <quorem+0xe6>
 8008d7e:	2000      	movs	r0, #0
 8008d80:	e7ee      	b.n	8008d60 <quorem+0xf0>
 8008d82:	0000      	movs	r0, r0
 8008d84:	0000      	movs	r0, r0
	...

08008d88 <_dtoa_r>:
 8008d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8c:	4616      	mov	r6, r2
 8008d8e:	461f      	mov	r7, r3
 8008d90:	69c4      	ldr	r4, [r0, #28]
 8008d92:	b099      	sub	sp, #100	; 0x64
 8008d94:	4605      	mov	r5, r0
 8008d96:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008d9a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008d9e:	b974      	cbnz	r4, 8008dbe <_dtoa_r+0x36>
 8008da0:	2010      	movs	r0, #16
 8008da2:	f000 fe1d 	bl	80099e0 <malloc>
 8008da6:	4602      	mov	r2, r0
 8008da8:	61e8      	str	r0, [r5, #28]
 8008daa:	b920      	cbnz	r0, 8008db6 <_dtoa_r+0x2e>
 8008dac:	21ef      	movs	r1, #239	; 0xef
 8008dae:	4bac      	ldr	r3, [pc, #688]	; (8009060 <_dtoa_r+0x2d8>)
 8008db0:	48ac      	ldr	r0, [pc, #688]	; (8009064 <_dtoa_r+0x2dc>)
 8008db2:	f002 fc55 	bl	800b660 <__assert_func>
 8008db6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008dba:	6004      	str	r4, [r0, #0]
 8008dbc:	60c4      	str	r4, [r0, #12]
 8008dbe:	69eb      	ldr	r3, [r5, #28]
 8008dc0:	6819      	ldr	r1, [r3, #0]
 8008dc2:	b151      	cbz	r1, 8008dda <_dtoa_r+0x52>
 8008dc4:	685a      	ldr	r2, [r3, #4]
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	4093      	lsls	r3, r2
 8008dca:	604a      	str	r2, [r1, #4]
 8008dcc:	608b      	str	r3, [r1, #8]
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f000 fefa 	bl	8009bc8 <_Bfree>
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	69eb      	ldr	r3, [r5, #28]
 8008dd8:	601a      	str	r2, [r3, #0]
 8008dda:	1e3b      	subs	r3, r7, #0
 8008ddc:	bfaf      	iteee	ge
 8008dde:	2300      	movge	r3, #0
 8008de0:	2201      	movlt	r2, #1
 8008de2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008de6:	9305      	strlt	r3, [sp, #20]
 8008de8:	bfa8      	it	ge
 8008dea:	f8c8 3000 	strge.w	r3, [r8]
 8008dee:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008df2:	4b9d      	ldr	r3, [pc, #628]	; (8009068 <_dtoa_r+0x2e0>)
 8008df4:	bfb8      	it	lt
 8008df6:	f8c8 2000 	strlt.w	r2, [r8]
 8008dfa:	ea33 0309 	bics.w	r3, r3, r9
 8008dfe:	d119      	bne.n	8008e34 <_dtoa_r+0xac>
 8008e00:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e04:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e06:	6013      	str	r3, [r2, #0]
 8008e08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e0c:	4333      	orrs	r3, r6
 8008e0e:	f000 8589 	beq.w	8009924 <_dtoa_r+0xb9c>
 8008e12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e14:	b953      	cbnz	r3, 8008e2c <_dtoa_r+0xa4>
 8008e16:	4b95      	ldr	r3, [pc, #596]	; (800906c <_dtoa_r+0x2e4>)
 8008e18:	e023      	b.n	8008e62 <_dtoa_r+0xda>
 8008e1a:	4b95      	ldr	r3, [pc, #596]	; (8009070 <_dtoa_r+0x2e8>)
 8008e1c:	9303      	str	r3, [sp, #12]
 8008e1e:	3308      	adds	r3, #8
 8008e20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008e22:	6013      	str	r3, [r2, #0]
 8008e24:	9803      	ldr	r0, [sp, #12]
 8008e26:	b019      	add	sp, #100	; 0x64
 8008e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e2c:	4b8f      	ldr	r3, [pc, #572]	; (800906c <_dtoa_r+0x2e4>)
 8008e2e:	9303      	str	r3, [sp, #12]
 8008e30:	3303      	adds	r3, #3
 8008e32:	e7f5      	b.n	8008e20 <_dtoa_r+0x98>
 8008e34:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008e38:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008e3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e40:	2200      	movs	r2, #0
 8008e42:	2300      	movs	r3, #0
 8008e44:	f7f7 fdba 	bl	80009bc <__aeabi_dcmpeq>
 8008e48:	4680      	mov	r8, r0
 8008e4a:	b160      	cbz	r0, 8008e66 <_dtoa_r+0xde>
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e50:	6013      	str	r3, [r2, #0]
 8008e52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	f000 8562 	beq.w	800991e <_dtoa_r+0xb96>
 8008e5a:	4b86      	ldr	r3, [pc, #536]	; (8009074 <_dtoa_r+0x2ec>)
 8008e5c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008e5e:	6013      	str	r3, [r2, #0]
 8008e60:	3b01      	subs	r3, #1
 8008e62:	9303      	str	r3, [sp, #12]
 8008e64:	e7de      	b.n	8008e24 <_dtoa_r+0x9c>
 8008e66:	ab16      	add	r3, sp, #88	; 0x58
 8008e68:	9301      	str	r3, [sp, #4]
 8008e6a:	ab17      	add	r3, sp, #92	; 0x5c
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	4628      	mov	r0, r5
 8008e70:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008e74:	f001 fa3c 	bl	800a2f0 <__d2b>
 8008e78:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008e7c:	4682      	mov	sl, r0
 8008e7e:	2c00      	cmp	r4, #0
 8008e80:	d07e      	beq.n	8008f80 <_dtoa_r+0x1f8>
 8008e82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e88:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008e8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e90:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008e94:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008e98:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	4b75      	ldr	r3, [pc, #468]	; (8009078 <_dtoa_r+0x2f0>)
 8008ea2:	f7f7 f96b 	bl	800017c <__aeabi_dsub>
 8008ea6:	a368      	add	r3, pc, #416	; (adr r3, 8009048 <_dtoa_r+0x2c0>)
 8008ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eac:	f7f7 fb1e 	bl	80004ec <__aeabi_dmul>
 8008eb0:	a367      	add	r3, pc, #412	; (adr r3, 8009050 <_dtoa_r+0x2c8>)
 8008eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb6:	f7f7 f963 	bl	8000180 <__adddf3>
 8008eba:	4606      	mov	r6, r0
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	460f      	mov	r7, r1
 8008ec0:	f7f7 faaa 	bl	8000418 <__aeabi_i2d>
 8008ec4:	a364      	add	r3, pc, #400	; (adr r3, 8009058 <_dtoa_r+0x2d0>)
 8008ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eca:	f7f7 fb0f 	bl	80004ec <__aeabi_dmul>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	4639      	mov	r1, r7
 8008ed6:	f7f7 f953 	bl	8000180 <__adddf3>
 8008eda:	4606      	mov	r6, r0
 8008edc:	460f      	mov	r7, r1
 8008ede:	f7f7 fdb5 	bl	8000a4c <__aeabi_d2iz>
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	4683      	mov	fp, r0
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	4630      	mov	r0, r6
 8008eea:	4639      	mov	r1, r7
 8008eec:	f7f7 fd70 	bl	80009d0 <__aeabi_dcmplt>
 8008ef0:	b148      	cbz	r0, 8008f06 <_dtoa_r+0x17e>
 8008ef2:	4658      	mov	r0, fp
 8008ef4:	f7f7 fa90 	bl	8000418 <__aeabi_i2d>
 8008ef8:	4632      	mov	r2, r6
 8008efa:	463b      	mov	r3, r7
 8008efc:	f7f7 fd5e 	bl	80009bc <__aeabi_dcmpeq>
 8008f00:	b908      	cbnz	r0, 8008f06 <_dtoa_r+0x17e>
 8008f02:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f06:	f1bb 0f16 	cmp.w	fp, #22
 8008f0a:	d857      	bhi.n	8008fbc <_dtoa_r+0x234>
 8008f0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008f10:	4b5a      	ldr	r3, [pc, #360]	; (800907c <_dtoa_r+0x2f4>)
 8008f12:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1a:	f7f7 fd59 	bl	80009d0 <__aeabi_dcmplt>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	d04e      	beq.n	8008fc0 <_dtoa_r+0x238>
 8008f22:	2300      	movs	r3, #0
 8008f24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f28:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f2a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f2c:	1b1b      	subs	r3, r3, r4
 8008f2e:	1e5a      	subs	r2, r3, #1
 8008f30:	bf46      	itte	mi
 8008f32:	f1c3 0901 	rsbmi	r9, r3, #1
 8008f36:	2300      	movmi	r3, #0
 8008f38:	f04f 0900 	movpl.w	r9, #0
 8008f3c:	9209      	str	r2, [sp, #36]	; 0x24
 8008f3e:	bf48      	it	mi
 8008f40:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008f42:	f1bb 0f00 	cmp.w	fp, #0
 8008f46:	db3d      	blt.n	8008fc4 <_dtoa_r+0x23c>
 8008f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f4a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008f4e:	445b      	add	r3, fp
 8008f50:	9309      	str	r3, [sp, #36]	; 0x24
 8008f52:	2300      	movs	r3, #0
 8008f54:	930a      	str	r3, [sp, #40]	; 0x28
 8008f56:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f58:	2b09      	cmp	r3, #9
 8008f5a:	d867      	bhi.n	800902c <_dtoa_r+0x2a4>
 8008f5c:	2b05      	cmp	r3, #5
 8008f5e:	bfc4      	itt	gt
 8008f60:	3b04      	subgt	r3, #4
 8008f62:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008f64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f66:	bfc8      	it	gt
 8008f68:	2400      	movgt	r4, #0
 8008f6a:	f1a3 0302 	sub.w	r3, r3, #2
 8008f6e:	bfd8      	it	le
 8008f70:	2401      	movle	r4, #1
 8008f72:	2b03      	cmp	r3, #3
 8008f74:	f200 8086 	bhi.w	8009084 <_dtoa_r+0x2fc>
 8008f78:	e8df f003 	tbb	[pc, r3]
 8008f7c:	5637392c 	.word	0x5637392c
 8008f80:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008f84:	441c      	add	r4, r3
 8008f86:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	bfc1      	itttt	gt
 8008f8e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f92:	fa09 f903 	lslgt.w	r9, r9, r3
 8008f96:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8008f9a:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008f9e:	bfd6      	itet	le
 8008fa0:	f1c3 0320 	rsble	r3, r3, #32
 8008fa4:	ea49 0003 	orrgt.w	r0, r9, r3
 8008fa8:	fa06 f003 	lslle.w	r0, r6, r3
 8008fac:	f7f7 fa24 	bl	80003f8 <__aeabi_ui2d>
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008fb6:	3c01      	subs	r4, #1
 8008fb8:	9213      	str	r2, [sp, #76]	; 0x4c
 8008fba:	e76f      	b.n	8008e9c <_dtoa_r+0x114>
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e7b3      	b.n	8008f28 <_dtoa_r+0x1a0>
 8008fc0:	900f      	str	r0, [sp, #60]	; 0x3c
 8008fc2:	e7b2      	b.n	8008f2a <_dtoa_r+0x1a2>
 8008fc4:	f1cb 0300 	rsb	r3, fp, #0
 8008fc8:	930a      	str	r3, [sp, #40]	; 0x28
 8008fca:	2300      	movs	r3, #0
 8008fcc:	eba9 090b 	sub.w	r9, r9, fp
 8008fd0:	930e      	str	r3, [sp, #56]	; 0x38
 8008fd2:	e7c0      	b.n	8008f56 <_dtoa_r+0x1ce>
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	dc55      	bgt.n	800908a <_dtoa_r+0x302>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	9306      	str	r3, [sp, #24]
 8008fe4:	9308      	str	r3, [sp, #32]
 8008fe6:	9223      	str	r2, [sp, #140]	; 0x8c
 8008fe8:	e00b      	b.n	8009002 <_dtoa_r+0x27a>
 8008fea:	2301      	movs	r3, #1
 8008fec:	e7f3      	b.n	8008fd6 <_dtoa_r+0x24e>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ff2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ff4:	445b      	add	r3, fp
 8008ff6:	9306      	str	r3, [sp, #24]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	9308      	str	r3, [sp, #32]
 8008ffe:	bfb8      	it	lt
 8009000:	2301      	movlt	r3, #1
 8009002:	2100      	movs	r1, #0
 8009004:	2204      	movs	r2, #4
 8009006:	69e8      	ldr	r0, [r5, #28]
 8009008:	f102 0614 	add.w	r6, r2, #20
 800900c:	429e      	cmp	r6, r3
 800900e:	d940      	bls.n	8009092 <_dtoa_r+0x30a>
 8009010:	6041      	str	r1, [r0, #4]
 8009012:	4628      	mov	r0, r5
 8009014:	f000 fd98 	bl	8009b48 <_Balloc>
 8009018:	9003      	str	r0, [sp, #12]
 800901a:	2800      	cmp	r0, #0
 800901c:	d13c      	bne.n	8009098 <_dtoa_r+0x310>
 800901e:	4602      	mov	r2, r0
 8009020:	f240 11af 	movw	r1, #431	; 0x1af
 8009024:	4b16      	ldr	r3, [pc, #88]	; (8009080 <_dtoa_r+0x2f8>)
 8009026:	e6c3      	b.n	8008db0 <_dtoa_r+0x28>
 8009028:	2301      	movs	r3, #1
 800902a:	e7e1      	b.n	8008ff0 <_dtoa_r+0x268>
 800902c:	2401      	movs	r4, #1
 800902e:	2300      	movs	r3, #0
 8009030:	940b      	str	r4, [sp, #44]	; 0x2c
 8009032:	9322      	str	r3, [sp, #136]	; 0x88
 8009034:	f04f 33ff 	mov.w	r3, #4294967295
 8009038:	2200      	movs	r2, #0
 800903a:	9306      	str	r3, [sp, #24]
 800903c:	9308      	str	r3, [sp, #32]
 800903e:	2312      	movs	r3, #18
 8009040:	e7d1      	b.n	8008fe6 <_dtoa_r+0x25e>
 8009042:	bf00      	nop
 8009044:	f3af 8000 	nop.w
 8009048:	636f4361 	.word	0x636f4361
 800904c:	3fd287a7 	.word	0x3fd287a7
 8009050:	8b60c8b3 	.word	0x8b60c8b3
 8009054:	3fc68a28 	.word	0x3fc68a28
 8009058:	509f79fb 	.word	0x509f79fb
 800905c:	3fd34413 	.word	0x3fd34413
 8009060:	0800d7a4 	.word	0x0800d7a4
 8009064:	0800d7bb 	.word	0x0800d7bb
 8009068:	7ff00000 	.word	0x7ff00000
 800906c:	0800d7a0 	.word	0x0800d7a0
 8009070:	0800d797 	.word	0x0800d797
 8009074:	0800d76f 	.word	0x0800d76f
 8009078:	3ff80000 	.word	0x3ff80000
 800907c:	0800d8a8 	.word	0x0800d8a8
 8009080:	0800d813 	.word	0x0800d813
 8009084:	2301      	movs	r3, #1
 8009086:	930b      	str	r3, [sp, #44]	; 0x2c
 8009088:	e7d4      	b.n	8009034 <_dtoa_r+0x2ac>
 800908a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800908c:	9306      	str	r3, [sp, #24]
 800908e:	9308      	str	r3, [sp, #32]
 8009090:	e7b7      	b.n	8009002 <_dtoa_r+0x27a>
 8009092:	3101      	adds	r1, #1
 8009094:	0052      	lsls	r2, r2, #1
 8009096:	e7b7      	b.n	8009008 <_dtoa_r+0x280>
 8009098:	69eb      	ldr	r3, [r5, #28]
 800909a:	9a03      	ldr	r2, [sp, #12]
 800909c:	601a      	str	r2, [r3, #0]
 800909e:	9b08      	ldr	r3, [sp, #32]
 80090a0:	2b0e      	cmp	r3, #14
 80090a2:	f200 80a8 	bhi.w	80091f6 <_dtoa_r+0x46e>
 80090a6:	2c00      	cmp	r4, #0
 80090a8:	f000 80a5 	beq.w	80091f6 <_dtoa_r+0x46e>
 80090ac:	f1bb 0f00 	cmp.w	fp, #0
 80090b0:	dd34      	ble.n	800911c <_dtoa_r+0x394>
 80090b2:	4b9a      	ldr	r3, [pc, #616]	; (800931c <_dtoa_r+0x594>)
 80090b4:	f00b 020f 	and.w	r2, fp, #15
 80090b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80090c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80090c4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80090c8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80090cc:	d016      	beq.n	80090fc <_dtoa_r+0x374>
 80090ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090d2:	4b93      	ldr	r3, [pc, #588]	; (8009320 <_dtoa_r+0x598>)
 80090d4:	2703      	movs	r7, #3
 80090d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090da:	f7f7 fb31 	bl	8000740 <__aeabi_ddiv>
 80090de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090e2:	f004 040f 	and.w	r4, r4, #15
 80090e6:	4e8e      	ldr	r6, [pc, #568]	; (8009320 <_dtoa_r+0x598>)
 80090e8:	b954      	cbnz	r4, 8009100 <_dtoa_r+0x378>
 80090ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80090ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090f2:	f7f7 fb25 	bl	8000740 <__aeabi_ddiv>
 80090f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090fa:	e029      	b.n	8009150 <_dtoa_r+0x3c8>
 80090fc:	2702      	movs	r7, #2
 80090fe:	e7f2      	b.n	80090e6 <_dtoa_r+0x35e>
 8009100:	07e1      	lsls	r1, r4, #31
 8009102:	d508      	bpl.n	8009116 <_dtoa_r+0x38e>
 8009104:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009108:	e9d6 2300 	ldrd	r2, r3, [r6]
 800910c:	f7f7 f9ee 	bl	80004ec <__aeabi_dmul>
 8009110:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009114:	3701      	adds	r7, #1
 8009116:	1064      	asrs	r4, r4, #1
 8009118:	3608      	adds	r6, #8
 800911a:	e7e5      	b.n	80090e8 <_dtoa_r+0x360>
 800911c:	f000 80a5 	beq.w	800926a <_dtoa_r+0x4e2>
 8009120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009124:	f1cb 0400 	rsb	r4, fp, #0
 8009128:	4b7c      	ldr	r3, [pc, #496]	; (800931c <_dtoa_r+0x594>)
 800912a:	f004 020f 	and.w	r2, r4, #15
 800912e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009136:	f7f7 f9d9 	bl	80004ec <__aeabi_dmul>
 800913a:	2702      	movs	r7, #2
 800913c:	2300      	movs	r3, #0
 800913e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009142:	4e77      	ldr	r6, [pc, #476]	; (8009320 <_dtoa_r+0x598>)
 8009144:	1124      	asrs	r4, r4, #4
 8009146:	2c00      	cmp	r4, #0
 8009148:	f040 8084 	bne.w	8009254 <_dtoa_r+0x4cc>
 800914c:	2b00      	cmp	r3, #0
 800914e:	d1d2      	bne.n	80090f6 <_dtoa_r+0x36e>
 8009150:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009154:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009158:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800915a:	2b00      	cmp	r3, #0
 800915c:	f000 8087 	beq.w	800926e <_dtoa_r+0x4e6>
 8009160:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009164:	2200      	movs	r2, #0
 8009166:	4b6f      	ldr	r3, [pc, #444]	; (8009324 <_dtoa_r+0x59c>)
 8009168:	f7f7 fc32 	bl	80009d0 <__aeabi_dcmplt>
 800916c:	2800      	cmp	r0, #0
 800916e:	d07e      	beq.n	800926e <_dtoa_r+0x4e6>
 8009170:	9b08      	ldr	r3, [sp, #32]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d07b      	beq.n	800926e <_dtoa_r+0x4e6>
 8009176:	9b06      	ldr	r3, [sp, #24]
 8009178:	2b00      	cmp	r3, #0
 800917a:	dd38      	ble.n	80091ee <_dtoa_r+0x466>
 800917c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009180:	2200      	movs	r2, #0
 8009182:	4b69      	ldr	r3, [pc, #420]	; (8009328 <_dtoa_r+0x5a0>)
 8009184:	f7f7 f9b2 	bl	80004ec <__aeabi_dmul>
 8009188:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800918c:	9c06      	ldr	r4, [sp, #24]
 800918e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8009192:	3701      	adds	r7, #1
 8009194:	4638      	mov	r0, r7
 8009196:	f7f7 f93f 	bl	8000418 <__aeabi_i2d>
 800919a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800919e:	f7f7 f9a5 	bl	80004ec <__aeabi_dmul>
 80091a2:	2200      	movs	r2, #0
 80091a4:	4b61      	ldr	r3, [pc, #388]	; (800932c <_dtoa_r+0x5a4>)
 80091a6:	f7f6 ffeb 	bl	8000180 <__adddf3>
 80091aa:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80091ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80091b2:	9611      	str	r6, [sp, #68]	; 0x44
 80091b4:	2c00      	cmp	r4, #0
 80091b6:	d15d      	bne.n	8009274 <_dtoa_r+0x4ec>
 80091b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091bc:	2200      	movs	r2, #0
 80091be:	4b5c      	ldr	r3, [pc, #368]	; (8009330 <_dtoa_r+0x5a8>)
 80091c0:	f7f6 ffdc 	bl	800017c <__aeabi_dsub>
 80091c4:	4602      	mov	r2, r0
 80091c6:	460b      	mov	r3, r1
 80091c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80091cc:	4633      	mov	r3, r6
 80091ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80091d0:	f7f7 fc1c 	bl	8000a0c <__aeabi_dcmpgt>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	f040 8295 	bne.w	8009704 <_dtoa_r+0x97c>
 80091da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091de:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80091e0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80091e4:	f7f7 fbf4 	bl	80009d0 <__aeabi_dcmplt>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	f040 8289 	bne.w	8009700 <_dtoa_r+0x978>
 80091ee:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80091f2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80091f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	f2c0 8151 	blt.w	80094a0 <_dtoa_r+0x718>
 80091fe:	f1bb 0f0e 	cmp.w	fp, #14
 8009202:	f300 814d 	bgt.w	80094a0 <_dtoa_r+0x718>
 8009206:	4b45      	ldr	r3, [pc, #276]	; (800931c <_dtoa_r+0x594>)
 8009208:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800920c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009210:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009214:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009216:	2b00      	cmp	r3, #0
 8009218:	f280 80da 	bge.w	80093d0 <_dtoa_r+0x648>
 800921c:	9b08      	ldr	r3, [sp, #32]
 800921e:	2b00      	cmp	r3, #0
 8009220:	f300 80d6 	bgt.w	80093d0 <_dtoa_r+0x648>
 8009224:	f040 826b 	bne.w	80096fe <_dtoa_r+0x976>
 8009228:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800922c:	2200      	movs	r2, #0
 800922e:	4b40      	ldr	r3, [pc, #256]	; (8009330 <_dtoa_r+0x5a8>)
 8009230:	f7f7 f95c 	bl	80004ec <__aeabi_dmul>
 8009234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009238:	f7f7 fbde 	bl	80009f8 <__aeabi_dcmpge>
 800923c:	9c08      	ldr	r4, [sp, #32]
 800923e:	4626      	mov	r6, r4
 8009240:	2800      	cmp	r0, #0
 8009242:	f040 8241 	bne.w	80096c8 <_dtoa_r+0x940>
 8009246:	2331      	movs	r3, #49	; 0x31
 8009248:	9f03      	ldr	r7, [sp, #12]
 800924a:	f10b 0b01 	add.w	fp, fp, #1
 800924e:	f807 3b01 	strb.w	r3, [r7], #1
 8009252:	e23d      	b.n	80096d0 <_dtoa_r+0x948>
 8009254:	07e2      	lsls	r2, r4, #31
 8009256:	d505      	bpl.n	8009264 <_dtoa_r+0x4dc>
 8009258:	e9d6 2300 	ldrd	r2, r3, [r6]
 800925c:	f7f7 f946 	bl	80004ec <__aeabi_dmul>
 8009260:	2301      	movs	r3, #1
 8009262:	3701      	adds	r7, #1
 8009264:	1064      	asrs	r4, r4, #1
 8009266:	3608      	adds	r6, #8
 8009268:	e76d      	b.n	8009146 <_dtoa_r+0x3be>
 800926a:	2702      	movs	r7, #2
 800926c:	e770      	b.n	8009150 <_dtoa_r+0x3c8>
 800926e:	46d8      	mov	r8, fp
 8009270:	9c08      	ldr	r4, [sp, #32]
 8009272:	e78f      	b.n	8009194 <_dtoa_r+0x40c>
 8009274:	9903      	ldr	r1, [sp, #12]
 8009276:	4b29      	ldr	r3, [pc, #164]	; (800931c <_dtoa_r+0x594>)
 8009278:	4421      	add	r1, r4
 800927a:	9112      	str	r1, [sp, #72]	; 0x48
 800927c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800927e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009282:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009286:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800928a:	2900      	cmp	r1, #0
 800928c:	d054      	beq.n	8009338 <_dtoa_r+0x5b0>
 800928e:	2000      	movs	r0, #0
 8009290:	4928      	ldr	r1, [pc, #160]	; (8009334 <_dtoa_r+0x5ac>)
 8009292:	f7f7 fa55 	bl	8000740 <__aeabi_ddiv>
 8009296:	463b      	mov	r3, r7
 8009298:	4632      	mov	r2, r6
 800929a:	f7f6 ff6f 	bl	800017c <__aeabi_dsub>
 800929e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80092a2:	9f03      	ldr	r7, [sp, #12]
 80092a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092a8:	f7f7 fbd0 	bl	8000a4c <__aeabi_d2iz>
 80092ac:	4604      	mov	r4, r0
 80092ae:	f7f7 f8b3 	bl	8000418 <__aeabi_i2d>
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092ba:	f7f6 ff5f 	bl	800017c <__aeabi_dsub>
 80092be:	4602      	mov	r2, r0
 80092c0:	460b      	mov	r3, r1
 80092c2:	3430      	adds	r4, #48	; 0x30
 80092c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80092c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092cc:	f807 4b01 	strb.w	r4, [r7], #1
 80092d0:	f7f7 fb7e 	bl	80009d0 <__aeabi_dcmplt>
 80092d4:	2800      	cmp	r0, #0
 80092d6:	d173      	bne.n	80093c0 <_dtoa_r+0x638>
 80092d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092dc:	2000      	movs	r0, #0
 80092de:	4911      	ldr	r1, [pc, #68]	; (8009324 <_dtoa_r+0x59c>)
 80092e0:	f7f6 ff4c 	bl	800017c <__aeabi_dsub>
 80092e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092e8:	f7f7 fb72 	bl	80009d0 <__aeabi_dcmplt>
 80092ec:	2800      	cmp	r0, #0
 80092ee:	f040 80b6 	bne.w	800945e <_dtoa_r+0x6d6>
 80092f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092f4:	429f      	cmp	r7, r3
 80092f6:	f43f af7a 	beq.w	80091ee <_dtoa_r+0x466>
 80092fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80092fe:	2200      	movs	r2, #0
 8009300:	4b09      	ldr	r3, [pc, #36]	; (8009328 <_dtoa_r+0x5a0>)
 8009302:	f7f7 f8f3 	bl	80004ec <__aeabi_dmul>
 8009306:	2200      	movs	r2, #0
 8009308:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800930c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009310:	4b05      	ldr	r3, [pc, #20]	; (8009328 <_dtoa_r+0x5a0>)
 8009312:	f7f7 f8eb 	bl	80004ec <__aeabi_dmul>
 8009316:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800931a:	e7c3      	b.n	80092a4 <_dtoa_r+0x51c>
 800931c:	0800d8a8 	.word	0x0800d8a8
 8009320:	0800d880 	.word	0x0800d880
 8009324:	3ff00000 	.word	0x3ff00000
 8009328:	40240000 	.word	0x40240000
 800932c:	401c0000 	.word	0x401c0000
 8009330:	40140000 	.word	0x40140000
 8009334:	3fe00000 	.word	0x3fe00000
 8009338:	4630      	mov	r0, r6
 800933a:	4639      	mov	r1, r7
 800933c:	f7f7 f8d6 	bl	80004ec <__aeabi_dmul>
 8009340:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009342:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009346:	9c03      	ldr	r4, [sp, #12]
 8009348:	9314      	str	r3, [sp, #80]	; 0x50
 800934a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800934e:	f7f7 fb7d 	bl	8000a4c <__aeabi_d2iz>
 8009352:	9015      	str	r0, [sp, #84]	; 0x54
 8009354:	f7f7 f860 	bl	8000418 <__aeabi_i2d>
 8009358:	4602      	mov	r2, r0
 800935a:	460b      	mov	r3, r1
 800935c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009360:	f7f6 ff0c 	bl	800017c <__aeabi_dsub>
 8009364:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009366:	4606      	mov	r6, r0
 8009368:	3330      	adds	r3, #48	; 0x30
 800936a:	f804 3b01 	strb.w	r3, [r4], #1
 800936e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009370:	460f      	mov	r7, r1
 8009372:	429c      	cmp	r4, r3
 8009374:	f04f 0200 	mov.w	r2, #0
 8009378:	d124      	bne.n	80093c4 <_dtoa_r+0x63c>
 800937a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800937e:	4baf      	ldr	r3, [pc, #700]	; (800963c <_dtoa_r+0x8b4>)
 8009380:	f7f6 fefe 	bl	8000180 <__adddf3>
 8009384:	4602      	mov	r2, r0
 8009386:	460b      	mov	r3, r1
 8009388:	4630      	mov	r0, r6
 800938a:	4639      	mov	r1, r7
 800938c:	f7f7 fb3e 	bl	8000a0c <__aeabi_dcmpgt>
 8009390:	2800      	cmp	r0, #0
 8009392:	d163      	bne.n	800945c <_dtoa_r+0x6d4>
 8009394:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009398:	2000      	movs	r0, #0
 800939a:	49a8      	ldr	r1, [pc, #672]	; (800963c <_dtoa_r+0x8b4>)
 800939c:	f7f6 feee 	bl	800017c <__aeabi_dsub>
 80093a0:	4602      	mov	r2, r0
 80093a2:	460b      	mov	r3, r1
 80093a4:	4630      	mov	r0, r6
 80093a6:	4639      	mov	r1, r7
 80093a8:	f7f7 fb12 	bl	80009d0 <__aeabi_dcmplt>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	f43f af1e 	beq.w	80091ee <_dtoa_r+0x466>
 80093b2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80093b4:	1e7b      	subs	r3, r7, #1
 80093b6:	9314      	str	r3, [sp, #80]	; 0x50
 80093b8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80093bc:	2b30      	cmp	r3, #48	; 0x30
 80093be:	d0f8      	beq.n	80093b2 <_dtoa_r+0x62a>
 80093c0:	46c3      	mov	fp, r8
 80093c2:	e03b      	b.n	800943c <_dtoa_r+0x6b4>
 80093c4:	4b9e      	ldr	r3, [pc, #632]	; (8009640 <_dtoa_r+0x8b8>)
 80093c6:	f7f7 f891 	bl	80004ec <__aeabi_dmul>
 80093ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093ce:	e7bc      	b.n	800934a <_dtoa_r+0x5c2>
 80093d0:	9f03      	ldr	r7, [sp, #12]
 80093d2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80093d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093da:	4640      	mov	r0, r8
 80093dc:	4649      	mov	r1, r9
 80093de:	f7f7 f9af 	bl	8000740 <__aeabi_ddiv>
 80093e2:	f7f7 fb33 	bl	8000a4c <__aeabi_d2iz>
 80093e6:	4604      	mov	r4, r0
 80093e8:	f7f7 f816 	bl	8000418 <__aeabi_i2d>
 80093ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093f0:	f7f7 f87c 	bl	80004ec <__aeabi_dmul>
 80093f4:	4602      	mov	r2, r0
 80093f6:	460b      	mov	r3, r1
 80093f8:	4640      	mov	r0, r8
 80093fa:	4649      	mov	r1, r9
 80093fc:	f7f6 febe 	bl	800017c <__aeabi_dsub>
 8009400:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009404:	f807 6b01 	strb.w	r6, [r7], #1
 8009408:	9e03      	ldr	r6, [sp, #12]
 800940a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800940e:	1bbe      	subs	r6, r7, r6
 8009410:	45b4      	cmp	ip, r6
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	d136      	bne.n	8009486 <_dtoa_r+0x6fe>
 8009418:	f7f6 feb2 	bl	8000180 <__adddf3>
 800941c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009420:	4680      	mov	r8, r0
 8009422:	4689      	mov	r9, r1
 8009424:	f7f7 faf2 	bl	8000a0c <__aeabi_dcmpgt>
 8009428:	bb58      	cbnz	r0, 8009482 <_dtoa_r+0x6fa>
 800942a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800942e:	4640      	mov	r0, r8
 8009430:	4649      	mov	r1, r9
 8009432:	f7f7 fac3 	bl	80009bc <__aeabi_dcmpeq>
 8009436:	b108      	cbz	r0, 800943c <_dtoa_r+0x6b4>
 8009438:	07e3      	lsls	r3, r4, #31
 800943a:	d422      	bmi.n	8009482 <_dtoa_r+0x6fa>
 800943c:	4651      	mov	r1, sl
 800943e:	4628      	mov	r0, r5
 8009440:	f000 fbc2 	bl	8009bc8 <_Bfree>
 8009444:	2300      	movs	r3, #0
 8009446:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009448:	703b      	strb	r3, [r7, #0]
 800944a:	f10b 0301 	add.w	r3, fp, #1
 800944e:	6013      	str	r3, [r2, #0]
 8009450:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009452:	2b00      	cmp	r3, #0
 8009454:	f43f ace6 	beq.w	8008e24 <_dtoa_r+0x9c>
 8009458:	601f      	str	r7, [r3, #0]
 800945a:	e4e3      	b.n	8008e24 <_dtoa_r+0x9c>
 800945c:	4627      	mov	r7, r4
 800945e:	463b      	mov	r3, r7
 8009460:	461f      	mov	r7, r3
 8009462:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009466:	2a39      	cmp	r2, #57	; 0x39
 8009468:	d107      	bne.n	800947a <_dtoa_r+0x6f2>
 800946a:	9a03      	ldr	r2, [sp, #12]
 800946c:	429a      	cmp	r2, r3
 800946e:	d1f7      	bne.n	8009460 <_dtoa_r+0x6d8>
 8009470:	2230      	movs	r2, #48	; 0x30
 8009472:	9903      	ldr	r1, [sp, #12]
 8009474:	f108 0801 	add.w	r8, r8, #1
 8009478:	700a      	strb	r2, [r1, #0]
 800947a:	781a      	ldrb	r2, [r3, #0]
 800947c:	3201      	adds	r2, #1
 800947e:	701a      	strb	r2, [r3, #0]
 8009480:	e79e      	b.n	80093c0 <_dtoa_r+0x638>
 8009482:	46d8      	mov	r8, fp
 8009484:	e7eb      	b.n	800945e <_dtoa_r+0x6d6>
 8009486:	2200      	movs	r2, #0
 8009488:	4b6d      	ldr	r3, [pc, #436]	; (8009640 <_dtoa_r+0x8b8>)
 800948a:	f7f7 f82f 	bl	80004ec <__aeabi_dmul>
 800948e:	2200      	movs	r2, #0
 8009490:	2300      	movs	r3, #0
 8009492:	4680      	mov	r8, r0
 8009494:	4689      	mov	r9, r1
 8009496:	f7f7 fa91 	bl	80009bc <__aeabi_dcmpeq>
 800949a:	2800      	cmp	r0, #0
 800949c:	d09b      	beq.n	80093d6 <_dtoa_r+0x64e>
 800949e:	e7cd      	b.n	800943c <_dtoa_r+0x6b4>
 80094a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094a2:	2a00      	cmp	r2, #0
 80094a4:	f000 80c4 	beq.w	8009630 <_dtoa_r+0x8a8>
 80094a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80094aa:	2a01      	cmp	r2, #1
 80094ac:	f300 80a8 	bgt.w	8009600 <_dtoa_r+0x878>
 80094b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094b2:	2a00      	cmp	r2, #0
 80094b4:	f000 80a0 	beq.w	80095f8 <_dtoa_r+0x870>
 80094b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80094bc:	464f      	mov	r7, r9
 80094be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80094c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094c2:	2101      	movs	r1, #1
 80094c4:	441a      	add	r2, r3
 80094c6:	4628      	mov	r0, r5
 80094c8:	4499      	add	r9, r3
 80094ca:	9209      	str	r2, [sp, #36]	; 0x24
 80094cc:	f000 fc7c 	bl	8009dc8 <__i2b>
 80094d0:	4606      	mov	r6, r0
 80094d2:	b15f      	cbz	r7, 80094ec <_dtoa_r+0x764>
 80094d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	dd08      	ble.n	80094ec <_dtoa_r+0x764>
 80094da:	42bb      	cmp	r3, r7
 80094dc:	bfa8      	it	ge
 80094de:	463b      	movge	r3, r7
 80094e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094e2:	eba9 0903 	sub.w	r9, r9, r3
 80094e6:	1aff      	subs	r7, r7, r3
 80094e8:	1ad3      	subs	r3, r2, r3
 80094ea:	9309      	str	r3, [sp, #36]	; 0x24
 80094ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094ee:	b1f3      	cbz	r3, 800952e <_dtoa_r+0x7a6>
 80094f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f000 80a0 	beq.w	8009638 <_dtoa_r+0x8b0>
 80094f8:	2c00      	cmp	r4, #0
 80094fa:	dd10      	ble.n	800951e <_dtoa_r+0x796>
 80094fc:	4631      	mov	r1, r6
 80094fe:	4622      	mov	r2, r4
 8009500:	4628      	mov	r0, r5
 8009502:	f000 fd1f 	bl	8009f44 <__pow5mult>
 8009506:	4652      	mov	r2, sl
 8009508:	4601      	mov	r1, r0
 800950a:	4606      	mov	r6, r0
 800950c:	4628      	mov	r0, r5
 800950e:	f000 fc71 	bl	8009df4 <__multiply>
 8009512:	4680      	mov	r8, r0
 8009514:	4651      	mov	r1, sl
 8009516:	4628      	mov	r0, r5
 8009518:	f000 fb56 	bl	8009bc8 <_Bfree>
 800951c:	46c2      	mov	sl, r8
 800951e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009520:	1b1a      	subs	r2, r3, r4
 8009522:	d004      	beq.n	800952e <_dtoa_r+0x7a6>
 8009524:	4651      	mov	r1, sl
 8009526:	4628      	mov	r0, r5
 8009528:	f000 fd0c 	bl	8009f44 <__pow5mult>
 800952c:	4682      	mov	sl, r0
 800952e:	2101      	movs	r1, #1
 8009530:	4628      	mov	r0, r5
 8009532:	f000 fc49 	bl	8009dc8 <__i2b>
 8009536:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009538:	4604      	mov	r4, r0
 800953a:	2b00      	cmp	r3, #0
 800953c:	f340 8082 	ble.w	8009644 <_dtoa_r+0x8bc>
 8009540:	461a      	mov	r2, r3
 8009542:	4601      	mov	r1, r0
 8009544:	4628      	mov	r0, r5
 8009546:	f000 fcfd 	bl	8009f44 <__pow5mult>
 800954a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800954c:	4604      	mov	r4, r0
 800954e:	2b01      	cmp	r3, #1
 8009550:	dd7b      	ble.n	800964a <_dtoa_r+0x8c2>
 8009552:	f04f 0800 	mov.w	r8, #0
 8009556:	6923      	ldr	r3, [r4, #16]
 8009558:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800955c:	6918      	ldr	r0, [r3, #16]
 800955e:	f000 fbe5 	bl	8009d2c <__hi0bits>
 8009562:	f1c0 0020 	rsb	r0, r0, #32
 8009566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009568:	4418      	add	r0, r3
 800956a:	f010 001f 	ands.w	r0, r0, #31
 800956e:	f000 8092 	beq.w	8009696 <_dtoa_r+0x90e>
 8009572:	f1c0 0320 	rsb	r3, r0, #32
 8009576:	2b04      	cmp	r3, #4
 8009578:	f340 8085 	ble.w	8009686 <_dtoa_r+0x8fe>
 800957c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800957e:	f1c0 001c 	rsb	r0, r0, #28
 8009582:	4403      	add	r3, r0
 8009584:	4481      	add	r9, r0
 8009586:	4407      	add	r7, r0
 8009588:	9309      	str	r3, [sp, #36]	; 0x24
 800958a:	f1b9 0f00 	cmp.w	r9, #0
 800958e:	dd05      	ble.n	800959c <_dtoa_r+0x814>
 8009590:	4651      	mov	r1, sl
 8009592:	464a      	mov	r2, r9
 8009594:	4628      	mov	r0, r5
 8009596:	f000 fd2f 	bl	8009ff8 <__lshift>
 800959a:	4682      	mov	sl, r0
 800959c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959e:	2b00      	cmp	r3, #0
 80095a0:	dd05      	ble.n	80095ae <_dtoa_r+0x826>
 80095a2:	4621      	mov	r1, r4
 80095a4:	461a      	mov	r2, r3
 80095a6:	4628      	mov	r0, r5
 80095a8:	f000 fd26 	bl	8009ff8 <__lshift>
 80095ac:	4604      	mov	r4, r0
 80095ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d072      	beq.n	800969a <_dtoa_r+0x912>
 80095b4:	4621      	mov	r1, r4
 80095b6:	4650      	mov	r0, sl
 80095b8:	f000 fd8a 	bl	800a0d0 <__mcmp>
 80095bc:	2800      	cmp	r0, #0
 80095be:	da6c      	bge.n	800969a <_dtoa_r+0x912>
 80095c0:	2300      	movs	r3, #0
 80095c2:	4651      	mov	r1, sl
 80095c4:	220a      	movs	r2, #10
 80095c6:	4628      	mov	r0, r5
 80095c8:	f000 fb20 	bl	8009c0c <__multadd>
 80095cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ce:	4682      	mov	sl, r0
 80095d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 81ac 	beq.w	8009932 <_dtoa_r+0xbaa>
 80095da:	2300      	movs	r3, #0
 80095dc:	4631      	mov	r1, r6
 80095de:	220a      	movs	r2, #10
 80095e0:	4628      	mov	r0, r5
 80095e2:	f000 fb13 	bl	8009c0c <__multadd>
 80095e6:	9b06      	ldr	r3, [sp, #24]
 80095e8:	4606      	mov	r6, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f300 8093 	bgt.w	8009716 <_dtoa_r+0x98e>
 80095f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	dc59      	bgt.n	80096aa <_dtoa_r+0x922>
 80095f6:	e08e      	b.n	8009716 <_dtoa_r+0x98e>
 80095f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80095fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095fe:	e75d      	b.n	80094bc <_dtoa_r+0x734>
 8009600:	9b08      	ldr	r3, [sp, #32]
 8009602:	1e5c      	subs	r4, r3, #1
 8009604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009606:	42a3      	cmp	r3, r4
 8009608:	bfbf      	itttt	lt
 800960a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800960c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800960e:	1ae3      	sublt	r3, r4, r3
 8009610:	18d2      	addlt	r2, r2, r3
 8009612:	bfa8      	it	ge
 8009614:	1b1c      	subge	r4, r3, r4
 8009616:	9b08      	ldr	r3, [sp, #32]
 8009618:	bfbe      	ittt	lt
 800961a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800961c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800961e:	2400      	movlt	r4, #0
 8009620:	2b00      	cmp	r3, #0
 8009622:	bfb5      	itete	lt
 8009624:	eba9 0703 	sublt.w	r7, r9, r3
 8009628:	464f      	movge	r7, r9
 800962a:	2300      	movlt	r3, #0
 800962c:	9b08      	ldrge	r3, [sp, #32]
 800962e:	e747      	b.n	80094c0 <_dtoa_r+0x738>
 8009630:	464f      	mov	r7, r9
 8009632:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009634:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009636:	e74c      	b.n	80094d2 <_dtoa_r+0x74a>
 8009638:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800963a:	e773      	b.n	8009524 <_dtoa_r+0x79c>
 800963c:	3fe00000 	.word	0x3fe00000
 8009640:	40240000 	.word	0x40240000
 8009644:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009646:	2b01      	cmp	r3, #1
 8009648:	dc18      	bgt.n	800967c <_dtoa_r+0x8f4>
 800964a:	9b04      	ldr	r3, [sp, #16]
 800964c:	b9b3      	cbnz	r3, 800967c <_dtoa_r+0x8f4>
 800964e:	9b05      	ldr	r3, [sp, #20]
 8009650:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009654:	b993      	cbnz	r3, 800967c <_dtoa_r+0x8f4>
 8009656:	9b05      	ldr	r3, [sp, #20]
 8009658:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800965c:	0d1b      	lsrs	r3, r3, #20
 800965e:	051b      	lsls	r3, r3, #20
 8009660:	b17b      	cbz	r3, 8009682 <_dtoa_r+0x8fa>
 8009662:	f04f 0801 	mov.w	r8, #1
 8009666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009668:	f109 0901 	add.w	r9, r9, #1
 800966c:	3301      	adds	r3, #1
 800966e:	9309      	str	r3, [sp, #36]	; 0x24
 8009670:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009672:	2b00      	cmp	r3, #0
 8009674:	f47f af6f 	bne.w	8009556 <_dtoa_r+0x7ce>
 8009678:	2001      	movs	r0, #1
 800967a:	e774      	b.n	8009566 <_dtoa_r+0x7de>
 800967c:	f04f 0800 	mov.w	r8, #0
 8009680:	e7f6      	b.n	8009670 <_dtoa_r+0x8e8>
 8009682:	4698      	mov	r8, r3
 8009684:	e7f4      	b.n	8009670 <_dtoa_r+0x8e8>
 8009686:	d080      	beq.n	800958a <_dtoa_r+0x802>
 8009688:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800968a:	331c      	adds	r3, #28
 800968c:	441a      	add	r2, r3
 800968e:	4499      	add	r9, r3
 8009690:	441f      	add	r7, r3
 8009692:	9209      	str	r2, [sp, #36]	; 0x24
 8009694:	e779      	b.n	800958a <_dtoa_r+0x802>
 8009696:	4603      	mov	r3, r0
 8009698:	e7f6      	b.n	8009688 <_dtoa_r+0x900>
 800969a:	9b08      	ldr	r3, [sp, #32]
 800969c:	2b00      	cmp	r3, #0
 800969e:	dc34      	bgt.n	800970a <_dtoa_r+0x982>
 80096a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	dd31      	ble.n	800970a <_dtoa_r+0x982>
 80096a6:	9b08      	ldr	r3, [sp, #32]
 80096a8:	9306      	str	r3, [sp, #24]
 80096aa:	9b06      	ldr	r3, [sp, #24]
 80096ac:	b963      	cbnz	r3, 80096c8 <_dtoa_r+0x940>
 80096ae:	4621      	mov	r1, r4
 80096b0:	2205      	movs	r2, #5
 80096b2:	4628      	mov	r0, r5
 80096b4:	f000 faaa 	bl	8009c0c <__multadd>
 80096b8:	4601      	mov	r1, r0
 80096ba:	4604      	mov	r4, r0
 80096bc:	4650      	mov	r0, sl
 80096be:	f000 fd07 	bl	800a0d0 <__mcmp>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	f73f adbf 	bgt.w	8009246 <_dtoa_r+0x4be>
 80096c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80096ca:	9f03      	ldr	r7, [sp, #12]
 80096cc:	ea6f 0b03 	mvn.w	fp, r3
 80096d0:	f04f 0800 	mov.w	r8, #0
 80096d4:	4621      	mov	r1, r4
 80096d6:	4628      	mov	r0, r5
 80096d8:	f000 fa76 	bl	8009bc8 <_Bfree>
 80096dc:	2e00      	cmp	r6, #0
 80096de:	f43f aead 	beq.w	800943c <_dtoa_r+0x6b4>
 80096e2:	f1b8 0f00 	cmp.w	r8, #0
 80096e6:	d005      	beq.n	80096f4 <_dtoa_r+0x96c>
 80096e8:	45b0      	cmp	r8, r6
 80096ea:	d003      	beq.n	80096f4 <_dtoa_r+0x96c>
 80096ec:	4641      	mov	r1, r8
 80096ee:	4628      	mov	r0, r5
 80096f0:	f000 fa6a 	bl	8009bc8 <_Bfree>
 80096f4:	4631      	mov	r1, r6
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 fa66 	bl	8009bc8 <_Bfree>
 80096fc:	e69e      	b.n	800943c <_dtoa_r+0x6b4>
 80096fe:	2400      	movs	r4, #0
 8009700:	4626      	mov	r6, r4
 8009702:	e7e1      	b.n	80096c8 <_dtoa_r+0x940>
 8009704:	46c3      	mov	fp, r8
 8009706:	4626      	mov	r6, r4
 8009708:	e59d      	b.n	8009246 <_dtoa_r+0x4be>
 800970a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800970c:	2b00      	cmp	r3, #0
 800970e:	f000 80c8 	beq.w	80098a2 <_dtoa_r+0xb1a>
 8009712:	9b08      	ldr	r3, [sp, #32]
 8009714:	9306      	str	r3, [sp, #24]
 8009716:	2f00      	cmp	r7, #0
 8009718:	dd05      	ble.n	8009726 <_dtoa_r+0x99e>
 800971a:	4631      	mov	r1, r6
 800971c:	463a      	mov	r2, r7
 800971e:	4628      	mov	r0, r5
 8009720:	f000 fc6a 	bl	8009ff8 <__lshift>
 8009724:	4606      	mov	r6, r0
 8009726:	f1b8 0f00 	cmp.w	r8, #0
 800972a:	d05b      	beq.n	80097e4 <_dtoa_r+0xa5c>
 800972c:	4628      	mov	r0, r5
 800972e:	6871      	ldr	r1, [r6, #4]
 8009730:	f000 fa0a 	bl	8009b48 <_Balloc>
 8009734:	4607      	mov	r7, r0
 8009736:	b928      	cbnz	r0, 8009744 <_dtoa_r+0x9bc>
 8009738:	4602      	mov	r2, r0
 800973a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800973e:	4b81      	ldr	r3, [pc, #516]	; (8009944 <_dtoa_r+0xbbc>)
 8009740:	f7ff bb36 	b.w	8008db0 <_dtoa_r+0x28>
 8009744:	6932      	ldr	r2, [r6, #16]
 8009746:	f106 010c 	add.w	r1, r6, #12
 800974a:	3202      	adds	r2, #2
 800974c:	0092      	lsls	r2, r2, #2
 800974e:	300c      	adds	r0, #12
 8009750:	f001 ff72 	bl	800b638 <memcpy>
 8009754:	2201      	movs	r2, #1
 8009756:	4639      	mov	r1, r7
 8009758:	4628      	mov	r0, r5
 800975a:	f000 fc4d 	bl	8009ff8 <__lshift>
 800975e:	46b0      	mov	r8, r6
 8009760:	4606      	mov	r6, r0
 8009762:	9b03      	ldr	r3, [sp, #12]
 8009764:	9a03      	ldr	r2, [sp, #12]
 8009766:	3301      	adds	r3, #1
 8009768:	9308      	str	r3, [sp, #32]
 800976a:	9b06      	ldr	r3, [sp, #24]
 800976c:	4413      	add	r3, r2
 800976e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009770:	9b04      	ldr	r3, [sp, #16]
 8009772:	f003 0301 	and.w	r3, r3, #1
 8009776:	930a      	str	r3, [sp, #40]	; 0x28
 8009778:	9b08      	ldr	r3, [sp, #32]
 800977a:	4621      	mov	r1, r4
 800977c:	3b01      	subs	r3, #1
 800977e:	4650      	mov	r0, sl
 8009780:	9304      	str	r3, [sp, #16]
 8009782:	f7ff fa75 	bl	8008c70 <quorem>
 8009786:	4641      	mov	r1, r8
 8009788:	9006      	str	r0, [sp, #24]
 800978a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800978e:	4650      	mov	r0, sl
 8009790:	f000 fc9e 	bl	800a0d0 <__mcmp>
 8009794:	4632      	mov	r2, r6
 8009796:	9009      	str	r0, [sp, #36]	; 0x24
 8009798:	4621      	mov	r1, r4
 800979a:	4628      	mov	r0, r5
 800979c:	f000 fcb4 	bl	800a108 <__mdiff>
 80097a0:	68c2      	ldr	r2, [r0, #12]
 80097a2:	4607      	mov	r7, r0
 80097a4:	bb02      	cbnz	r2, 80097e8 <_dtoa_r+0xa60>
 80097a6:	4601      	mov	r1, r0
 80097a8:	4650      	mov	r0, sl
 80097aa:	f000 fc91 	bl	800a0d0 <__mcmp>
 80097ae:	4602      	mov	r2, r0
 80097b0:	4639      	mov	r1, r7
 80097b2:	4628      	mov	r0, r5
 80097b4:	920c      	str	r2, [sp, #48]	; 0x30
 80097b6:	f000 fa07 	bl	8009bc8 <_Bfree>
 80097ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097be:	9f08      	ldr	r7, [sp, #32]
 80097c0:	ea43 0102 	orr.w	r1, r3, r2
 80097c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097c6:	4319      	orrs	r1, r3
 80097c8:	d110      	bne.n	80097ec <_dtoa_r+0xa64>
 80097ca:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80097ce:	d029      	beq.n	8009824 <_dtoa_r+0xa9c>
 80097d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	dd02      	ble.n	80097dc <_dtoa_r+0xa54>
 80097d6:	9b06      	ldr	r3, [sp, #24]
 80097d8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80097dc:	9b04      	ldr	r3, [sp, #16]
 80097de:	f883 9000 	strb.w	r9, [r3]
 80097e2:	e777      	b.n	80096d4 <_dtoa_r+0x94c>
 80097e4:	4630      	mov	r0, r6
 80097e6:	e7ba      	b.n	800975e <_dtoa_r+0x9d6>
 80097e8:	2201      	movs	r2, #1
 80097ea:	e7e1      	b.n	80097b0 <_dtoa_r+0xa28>
 80097ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	db04      	blt.n	80097fc <_dtoa_r+0xa74>
 80097f2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80097f4:	430b      	orrs	r3, r1
 80097f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80097f8:	430b      	orrs	r3, r1
 80097fa:	d120      	bne.n	800983e <_dtoa_r+0xab6>
 80097fc:	2a00      	cmp	r2, #0
 80097fe:	dded      	ble.n	80097dc <_dtoa_r+0xa54>
 8009800:	4651      	mov	r1, sl
 8009802:	2201      	movs	r2, #1
 8009804:	4628      	mov	r0, r5
 8009806:	f000 fbf7 	bl	8009ff8 <__lshift>
 800980a:	4621      	mov	r1, r4
 800980c:	4682      	mov	sl, r0
 800980e:	f000 fc5f 	bl	800a0d0 <__mcmp>
 8009812:	2800      	cmp	r0, #0
 8009814:	dc03      	bgt.n	800981e <_dtoa_r+0xa96>
 8009816:	d1e1      	bne.n	80097dc <_dtoa_r+0xa54>
 8009818:	f019 0f01 	tst.w	r9, #1
 800981c:	d0de      	beq.n	80097dc <_dtoa_r+0xa54>
 800981e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009822:	d1d8      	bne.n	80097d6 <_dtoa_r+0xa4e>
 8009824:	2339      	movs	r3, #57	; 0x39
 8009826:	9a04      	ldr	r2, [sp, #16]
 8009828:	7013      	strb	r3, [r2, #0]
 800982a:	463b      	mov	r3, r7
 800982c:	461f      	mov	r7, r3
 800982e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009832:	3b01      	subs	r3, #1
 8009834:	2a39      	cmp	r2, #57	; 0x39
 8009836:	d06b      	beq.n	8009910 <_dtoa_r+0xb88>
 8009838:	3201      	adds	r2, #1
 800983a:	701a      	strb	r2, [r3, #0]
 800983c:	e74a      	b.n	80096d4 <_dtoa_r+0x94c>
 800983e:	2a00      	cmp	r2, #0
 8009840:	dd07      	ble.n	8009852 <_dtoa_r+0xaca>
 8009842:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009846:	d0ed      	beq.n	8009824 <_dtoa_r+0xa9c>
 8009848:	9a04      	ldr	r2, [sp, #16]
 800984a:	f109 0301 	add.w	r3, r9, #1
 800984e:	7013      	strb	r3, [r2, #0]
 8009850:	e740      	b.n	80096d4 <_dtoa_r+0x94c>
 8009852:	9b08      	ldr	r3, [sp, #32]
 8009854:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009856:	f803 9c01 	strb.w	r9, [r3, #-1]
 800985a:	4293      	cmp	r3, r2
 800985c:	d042      	beq.n	80098e4 <_dtoa_r+0xb5c>
 800985e:	4651      	mov	r1, sl
 8009860:	2300      	movs	r3, #0
 8009862:	220a      	movs	r2, #10
 8009864:	4628      	mov	r0, r5
 8009866:	f000 f9d1 	bl	8009c0c <__multadd>
 800986a:	45b0      	cmp	r8, r6
 800986c:	4682      	mov	sl, r0
 800986e:	f04f 0300 	mov.w	r3, #0
 8009872:	f04f 020a 	mov.w	r2, #10
 8009876:	4641      	mov	r1, r8
 8009878:	4628      	mov	r0, r5
 800987a:	d107      	bne.n	800988c <_dtoa_r+0xb04>
 800987c:	f000 f9c6 	bl	8009c0c <__multadd>
 8009880:	4680      	mov	r8, r0
 8009882:	4606      	mov	r6, r0
 8009884:	9b08      	ldr	r3, [sp, #32]
 8009886:	3301      	adds	r3, #1
 8009888:	9308      	str	r3, [sp, #32]
 800988a:	e775      	b.n	8009778 <_dtoa_r+0x9f0>
 800988c:	f000 f9be 	bl	8009c0c <__multadd>
 8009890:	4631      	mov	r1, r6
 8009892:	4680      	mov	r8, r0
 8009894:	2300      	movs	r3, #0
 8009896:	220a      	movs	r2, #10
 8009898:	4628      	mov	r0, r5
 800989a:	f000 f9b7 	bl	8009c0c <__multadd>
 800989e:	4606      	mov	r6, r0
 80098a0:	e7f0      	b.n	8009884 <_dtoa_r+0xafc>
 80098a2:	9b08      	ldr	r3, [sp, #32]
 80098a4:	9306      	str	r3, [sp, #24]
 80098a6:	9f03      	ldr	r7, [sp, #12]
 80098a8:	4621      	mov	r1, r4
 80098aa:	4650      	mov	r0, sl
 80098ac:	f7ff f9e0 	bl	8008c70 <quorem>
 80098b0:	9b03      	ldr	r3, [sp, #12]
 80098b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80098b6:	f807 9b01 	strb.w	r9, [r7], #1
 80098ba:	1afa      	subs	r2, r7, r3
 80098bc:	9b06      	ldr	r3, [sp, #24]
 80098be:	4293      	cmp	r3, r2
 80098c0:	dd07      	ble.n	80098d2 <_dtoa_r+0xb4a>
 80098c2:	4651      	mov	r1, sl
 80098c4:	2300      	movs	r3, #0
 80098c6:	220a      	movs	r2, #10
 80098c8:	4628      	mov	r0, r5
 80098ca:	f000 f99f 	bl	8009c0c <__multadd>
 80098ce:	4682      	mov	sl, r0
 80098d0:	e7ea      	b.n	80098a8 <_dtoa_r+0xb20>
 80098d2:	9b06      	ldr	r3, [sp, #24]
 80098d4:	f04f 0800 	mov.w	r8, #0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	bfcc      	ite	gt
 80098dc:	461f      	movgt	r7, r3
 80098de:	2701      	movle	r7, #1
 80098e0:	9b03      	ldr	r3, [sp, #12]
 80098e2:	441f      	add	r7, r3
 80098e4:	4651      	mov	r1, sl
 80098e6:	2201      	movs	r2, #1
 80098e8:	4628      	mov	r0, r5
 80098ea:	f000 fb85 	bl	8009ff8 <__lshift>
 80098ee:	4621      	mov	r1, r4
 80098f0:	4682      	mov	sl, r0
 80098f2:	f000 fbed 	bl	800a0d0 <__mcmp>
 80098f6:	2800      	cmp	r0, #0
 80098f8:	dc97      	bgt.n	800982a <_dtoa_r+0xaa2>
 80098fa:	d102      	bne.n	8009902 <_dtoa_r+0xb7a>
 80098fc:	f019 0f01 	tst.w	r9, #1
 8009900:	d193      	bne.n	800982a <_dtoa_r+0xaa2>
 8009902:	463b      	mov	r3, r7
 8009904:	461f      	mov	r7, r3
 8009906:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800990a:	2a30      	cmp	r2, #48	; 0x30
 800990c:	d0fa      	beq.n	8009904 <_dtoa_r+0xb7c>
 800990e:	e6e1      	b.n	80096d4 <_dtoa_r+0x94c>
 8009910:	9a03      	ldr	r2, [sp, #12]
 8009912:	429a      	cmp	r2, r3
 8009914:	d18a      	bne.n	800982c <_dtoa_r+0xaa4>
 8009916:	2331      	movs	r3, #49	; 0x31
 8009918:	f10b 0b01 	add.w	fp, fp, #1
 800991c:	e797      	b.n	800984e <_dtoa_r+0xac6>
 800991e:	4b0a      	ldr	r3, [pc, #40]	; (8009948 <_dtoa_r+0xbc0>)
 8009920:	f7ff ba9f 	b.w	8008e62 <_dtoa_r+0xda>
 8009924:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009926:	2b00      	cmp	r3, #0
 8009928:	f47f aa77 	bne.w	8008e1a <_dtoa_r+0x92>
 800992c:	4b07      	ldr	r3, [pc, #28]	; (800994c <_dtoa_r+0xbc4>)
 800992e:	f7ff ba98 	b.w	8008e62 <_dtoa_r+0xda>
 8009932:	9b06      	ldr	r3, [sp, #24]
 8009934:	2b00      	cmp	r3, #0
 8009936:	dcb6      	bgt.n	80098a6 <_dtoa_r+0xb1e>
 8009938:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800993a:	2b02      	cmp	r3, #2
 800993c:	f73f aeb5 	bgt.w	80096aa <_dtoa_r+0x922>
 8009940:	e7b1      	b.n	80098a6 <_dtoa_r+0xb1e>
 8009942:	bf00      	nop
 8009944:	0800d813 	.word	0x0800d813
 8009948:	0800d76e 	.word	0x0800d76e
 800994c:	0800d797 	.word	0x0800d797

08009950 <_free_r>:
 8009950:	b538      	push	{r3, r4, r5, lr}
 8009952:	4605      	mov	r5, r0
 8009954:	2900      	cmp	r1, #0
 8009956:	d040      	beq.n	80099da <_free_r+0x8a>
 8009958:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800995c:	1f0c      	subs	r4, r1, #4
 800995e:	2b00      	cmp	r3, #0
 8009960:	bfb8      	it	lt
 8009962:	18e4      	addlt	r4, r4, r3
 8009964:	f000 f8e4 	bl	8009b30 <__malloc_lock>
 8009968:	4a1c      	ldr	r2, [pc, #112]	; (80099dc <_free_r+0x8c>)
 800996a:	6813      	ldr	r3, [r2, #0]
 800996c:	b933      	cbnz	r3, 800997c <_free_r+0x2c>
 800996e:	6063      	str	r3, [r4, #4]
 8009970:	6014      	str	r4, [r2, #0]
 8009972:	4628      	mov	r0, r5
 8009974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009978:	f000 b8e0 	b.w	8009b3c <__malloc_unlock>
 800997c:	42a3      	cmp	r3, r4
 800997e:	d908      	bls.n	8009992 <_free_r+0x42>
 8009980:	6820      	ldr	r0, [r4, #0]
 8009982:	1821      	adds	r1, r4, r0
 8009984:	428b      	cmp	r3, r1
 8009986:	bf01      	itttt	eq
 8009988:	6819      	ldreq	r1, [r3, #0]
 800998a:	685b      	ldreq	r3, [r3, #4]
 800998c:	1809      	addeq	r1, r1, r0
 800998e:	6021      	streq	r1, [r4, #0]
 8009990:	e7ed      	b.n	800996e <_free_r+0x1e>
 8009992:	461a      	mov	r2, r3
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	b10b      	cbz	r3, 800999c <_free_r+0x4c>
 8009998:	42a3      	cmp	r3, r4
 800999a:	d9fa      	bls.n	8009992 <_free_r+0x42>
 800999c:	6811      	ldr	r1, [r2, #0]
 800999e:	1850      	adds	r0, r2, r1
 80099a0:	42a0      	cmp	r0, r4
 80099a2:	d10b      	bne.n	80099bc <_free_r+0x6c>
 80099a4:	6820      	ldr	r0, [r4, #0]
 80099a6:	4401      	add	r1, r0
 80099a8:	1850      	adds	r0, r2, r1
 80099aa:	4283      	cmp	r3, r0
 80099ac:	6011      	str	r1, [r2, #0]
 80099ae:	d1e0      	bne.n	8009972 <_free_r+0x22>
 80099b0:	6818      	ldr	r0, [r3, #0]
 80099b2:	685b      	ldr	r3, [r3, #4]
 80099b4:	4408      	add	r0, r1
 80099b6:	6010      	str	r0, [r2, #0]
 80099b8:	6053      	str	r3, [r2, #4]
 80099ba:	e7da      	b.n	8009972 <_free_r+0x22>
 80099bc:	d902      	bls.n	80099c4 <_free_r+0x74>
 80099be:	230c      	movs	r3, #12
 80099c0:	602b      	str	r3, [r5, #0]
 80099c2:	e7d6      	b.n	8009972 <_free_r+0x22>
 80099c4:	6820      	ldr	r0, [r4, #0]
 80099c6:	1821      	adds	r1, r4, r0
 80099c8:	428b      	cmp	r3, r1
 80099ca:	bf01      	itttt	eq
 80099cc:	6819      	ldreq	r1, [r3, #0]
 80099ce:	685b      	ldreq	r3, [r3, #4]
 80099d0:	1809      	addeq	r1, r1, r0
 80099d2:	6021      	streq	r1, [r4, #0]
 80099d4:	6063      	str	r3, [r4, #4]
 80099d6:	6054      	str	r4, [r2, #4]
 80099d8:	e7cb      	b.n	8009972 <_free_r+0x22>
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	20000554 	.word	0x20000554

080099e0 <malloc>:
 80099e0:	4b02      	ldr	r3, [pc, #8]	; (80099ec <malloc+0xc>)
 80099e2:	4601      	mov	r1, r0
 80099e4:	6818      	ldr	r0, [r3, #0]
 80099e6:	f000 b823 	b.w	8009a30 <_malloc_r>
 80099ea:	bf00      	nop
 80099ec:	20000070 	.word	0x20000070

080099f0 <sbrk_aligned>:
 80099f0:	b570      	push	{r4, r5, r6, lr}
 80099f2:	4e0e      	ldr	r6, [pc, #56]	; (8009a2c <sbrk_aligned+0x3c>)
 80099f4:	460c      	mov	r4, r1
 80099f6:	6831      	ldr	r1, [r6, #0]
 80099f8:	4605      	mov	r5, r0
 80099fa:	b911      	cbnz	r1, 8009a02 <sbrk_aligned+0x12>
 80099fc:	f001 fe0c 	bl	800b618 <_sbrk_r>
 8009a00:	6030      	str	r0, [r6, #0]
 8009a02:	4621      	mov	r1, r4
 8009a04:	4628      	mov	r0, r5
 8009a06:	f001 fe07 	bl	800b618 <_sbrk_r>
 8009a0a:	1c43      	adds	r3, r0, #1
 8009a0c:	d00a      	beq.n	8009a24 <sbrk_aligned+0x34>
 8009a0e:	1cc4      	adds	r4, r0, #3
 8009a10:	f024 0403 	bic.w	r4, r4, #3
 8009a14:	42a0      	cmp	r0, r4
 8009a16:	d007      	beq.n	8009a28 <sbrk_aligned+0x38>
 8009a18:	1a21      	subs	r1, r4, r0
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f001 fdfc 	bl	800b618 <_sbrk_r>
 8009a20:	3001      	adds	r0, #1
 8009a22:	d101      	bne.n	8009a28 <sbrk_aligned+0x38>
 8009a24:	f04f 34ff 	mov.w	r4, #4294967295
 8009a28:	4620      	mov	r0, r4
 8009a2a:	bd70      	pop	{r4, r5, r6, pc}
 8009a2c:	20000558 	.word	0x20000558

08009a30 <_malloc_r>:
 8009a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a34:	1ccd      	adds	r5, r1, #3
 8009a36:	f025 0503 	bic.w	r5, r5, #3
 8009a3a:	3508      	adds	r5, #8
 8009a3c:	2d0c      	cmp	r5, #12
 8009a3e:	bf38      	it	cc
 8009a40:	250c      	movcc	r5, #12
 8009a42:	2d00      	cmp	r5, #0
 8009a44:	4607      	mov	r7, r0
 8009a46:	db01      	blt.n	8009a4c <_malloc_r+0x1c>
 8009a48:	42a9      	cmp	r1, r5
 8009a4a:	d905      	bls.n	8009a58 <_malloc_r+0x28>
 8009a4c:	230c      	movs	r3, #12
 8009a4e:	2600      	movs	r6, #0
 8009a50:	603b      	str	r3, [r7, #0]
 8009a52:	4630      	mov	r0, r6
 8009a54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a58:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009b2c <_malloc_r+0xfc>
 8009a5c:	f000 f868 	bl	8009b30 <__malloc_lock>
 8009a60:	f8d8 3000 	ldr.w	r3, [r8]
 8009a64:	461c      	mov	r4, r3
 8009a66:	bb5c      	cbnz	r4, 8009ac0 <_malloc_r+0x90>
 8009a68:	4629      	mov	r1, r5
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	f7ff ffc0 	bl	80099f0 <sbrk_aligned>
 8009a70:	1c43      	adds	r3, r0, #1
 8009a72:	4604      	mov	r4, r0
 8009a74:	d155      	bne.n	8009b22 <_malloc_r+0xf2>
 8009a76:	f8d8 4000 	ldr.w	r4, [r8]
 8009a7a:	4626      	mov	r6, r4
 8009a7c:	2e00      	cmp	r6, #0
 8009a7e:	d145      	bne.n	8009b0c <_malloc_r+0xdc>
 8009a80:	2c00      	cmp	r4, #0
 8009a82:	d048      	beq.n	8009b16 <_malloc_r+0xe6>
 8009a84:	6823      	ldr	r3, [r4, #0]
 8009a86:	4631      	mov	r1, r6
 8009a88:	4638      	mov	r0, r7
 8009a8a:	eb04 0903 	add.w	r9, r4, r3
 8009a8e:	f001 fdc3 	bl	800b618 <_sbrk_r>
 8009a92:	4581      	cmp	r9, r0
 8009a94:	d13f      	bne.n	8009b16 <_malloc_r+0xe6>
 8009a96:	6821      	ldr	r1, [r4, #0]
 8009a98:	4638      	mov	r0, r7
 8009a9a:	1a6d      	subs	r5, r5, r1
 8009a9c:	4629      	mov	r1, r5
 8009a9e:	f7ff ffa7 	bl	80099f0 <sbrk_aligned>
 8009aa2:	3001      	adds	r0, #1
 8009aa4:	d037      	beq.n	8009b16 <_malloc_r+0xe6>
 8009aa6:	6823      	ldr	r3, [r4, #0]
 8009aa8:	442b      	add	r3, r5
 8009aaa:	6023      	str	r3, [r4, #0]
 8009aac:	f8d8 3000 	ldr.w	r3, [r8]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d038      	beq.n	8009b26 <_malloc_r+0xf6>
 8009ab4:	685a      	ldr	r2, [r3, #4]
 8009ab6:	42a2      	cmp	r2, r4
 8009ab8:	d12b      	bne.n	8009b12 <_malloc_r+0xe2>
 8009aba:	2200      	movs	r2, #0
 8009abc:	605a      	str	r2, [r3, #4]
 8009abe:	e00f      	b.n	8009ae0 <_malloc_r+0xb0>
 8009ac0:	6822      	ldr	r2, [r4, #0]
 8009ac2:	1b52      	subs	r2, r2, r5
 8009ac4:	d41f      	bmi.n	8009b06 <_malloc_r+0xd6>
 8009ac6:	2a0b      	cmp	r2, #11
 8009ac8:	d917      	bls.n	8009afa <_malloc_r+0xca>
 8009aca:	1961      	adds	r1, r4, r5
 8009acc:	42a3      	cmp	r3, r4
 8009ace:	6025      	str	r5, [r4, #0]
 8009ad0:	bf18      	it	ne
 8009ad2:	6059      	strne	r1, [r3, #4]
 8009ad4:	6863      	ldr	r3, [r4, #4]
 8009ad6:	bf08      	it	eq
 8009ad8:	f8c8 1000 	streq.w	r1, [r8]
 8009adc:	5162      	str	r2, [r4, r5]
 8009ade:	604b      	str	r3, [r1, #4]
 8009ae0:	4638      	mov	r0, r7
 8009ae2:	f104 060b 	add.w	r6, r4, #11
 8009ae6:	f000 f829 	bl	8009b3c <__malloc_unlock>
 8009aea:	f026 0607 	bic.w	r6, r6, #7
 8009aee:	1d23      	adds	r3, r4, #4
 8009af0:	1af2      	subs	r2, r6, r3
 8009af2:	d0ae      	beq.n	8009a52 <_malloc_r+0x22>
 8009af4:	1b9b      	subs	r3, r3, r6
 8009af6:	50a3      	str	r3, [r4, r2]
 8009af8:	e7ab      	b.n	8009a52 <_malloc_r+0x22>
 8009afa:	42a3      	cmp	r3, r4
 8009afc:	6862      	ldr	r2, [r4, #4]
 8009afe:	d1dd      	bne.n	8009abc <_malloc_r+0x8c>
 8009b00:	f8c8 2000 	str.w	r2, [r8]
 8009b04:	e7ec      	b.n	8009ae0 <_malloc_r+0xb0>
 8009b06:	4623      	mov	r3, r4
 8009b08:	6864      	ldr	r4, [r4, #4]
 8009b0a:	e7ac      	b.n	8009a66 <_malloc_r+0x36>
 8009b0c:	4634      	mov	r4, r6
 8009b0e:	6876      	ldr	r6, [r6, #4]
 8009b10:	e7b4      	b.n	8009a7c <_malloc_r+0x4c>
 8009b12:	4613      	mov	r3, r2
 8009b14:	e7cc      	b.n	8009ab0 <_malloc_r+0x80>
 8009b16:	230c      	movs	r3, #12
 8009b18:	4638      	mov	r0, r7
 8009b1a:	603b      	str	r3, [r7, #0]
 8009b1c:	f000 f80e 	bl	8009b3c <__malloc_unlock>
 8009b20:	e797      	b.n	8009a52 <_malloc_r+0x22>
 8009b22:	6025      	str	r5, [r4, #0]
 8009b24:	e7dc      	b.n	8009ae0 <_malloc_r+0xb0>
 8009b26:	605b      	str	r3, [r3, #4]
 8009b28:	deff      	udf	#255	; 0xff
 8009b2a:	bf00      	nop
 8009b2c:	20000554 	.word	0x20000554

08009b30 <__malloc_lock>:
 8009b30:	4801      	ldr	r0, [pc, #4]	; (8009b38 <__malloc_lock+0x8>)
 8009b32:	f7ff b888 	b.w	8008c46 <__retarget_lock_acquire_recursive>
 8009b36:	bf00      	nop
 8009b38:	20000550 	.word	0x20000550

08009b3c <__malloc_unlock>:
 8009b3c:	4801      	ldr	r0, [pc, #4]	; (8009b44 <__malloc_unlock+0x8>)
 8009b3e:	f7ff b883 	b.w	8008c48 <__retarget_lock_release_recursive>
 8009b42:	bf00      	nop
 8009b44:	20000550 	.word	0x20000550

08009b48 <_Balloc>:
 8009b48:	b570      	push	{r4, r5, r6, lr}
 8009b4a:	69c6      	ldr	r6, [r0, #28]
 8009b4c:	4604      	mov	r4, r0
 8009b4e:	460d      	mov	r5, r1
 8009b50:	b976      	cbnz	r6, 8009b70 <_Balloc+0x28>
 8009b52:	2010      	movs	r0, #16
 8009b54:	f7ff ff44 	bl	80099e0 <malloc>
 8009b58:	4602      	mov	r2, r0
 8009b5a:	61e0      	str	r0, [r4, #28]
 8009b5c:	b920      	cbnz	r0, 8009b68 <_Balloc+0x20>
 8009b5e:	216b      	movs	r1, #107	; 0x6b
 8009b60:	4b17      	ldr	r3, [pc, #92]	; (8009bc0 <_Balloc+0x78>)
 8009b62:	4818      	ldr	r0, [pc, #96]	; (8009bc4 <_Balloc+0x7c>)
 8009b64:	f001 fd7c 	bl	800b660 <__assert_func>
 8009b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b6c:	6006      	str	r6, [r0, #0]
 8009b6e:	60c6      	str	r6, [r0, #12]
 8009b70:	69e6      	ldr	r6, [r4, #28]
 8009b72:	68f3      	ldr	r3, [r6, #12]
 8009b74:	b183      	cbz	r3, 8009b98 <_Balloc+0x50>
 8009b76:	69e3      	ldr	r3, [r4, #28]
 8009b78:	68db      	ldr	r3, [r3, #12]
 8009b7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b7e:	b9b8      	cbnz	r0, 8009bb0 <_Balloc+0x68>
 8009b80:	2101      	movs	r1, #1
 8009b82:	fa01 f605 	lsl.w	r6, r1, r5
 8009b86:	1d72      	adds	r2, r6, #5
 8009b88:	4620      	mov	r0, r4
 8009b8a:	0092      	lsls	r2, r2, #2
 8009b8c:	f001 fd86 	bl	800b69c <_calloc_r>
 8009b90:	b160      	cbz	r0, 8009bac <_Balloc+0x64>
 8009b92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b96:	e00e      	b.n	8009bb6 <_Balloc+0x6e>
 8009b98:	2221      	movs	r2, #33	; 0x21
 8009b9a:	2104      	movs	r1, #4
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f001 fd7d 	bl	800b69c <_calloc_r>
 8009ba2:	69e3      	ldr	r3, [r4, #28]
 8009ba4:	60f0      	str	r0, [r6, #12]
 8009ba6:	68db      	ldr	r3, [r3, #12]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d1e4      	bne.n	8009b76 <_Balloc+0x2e>
 8009bac:	2000      	movs	r0, #0
 8009bae:	bd70      	pop	{r4, r5, r6, pc}
 8009bb0:	6802      	ldr	r2, [r0, #0]
 8009bb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009bbc:	e7f7      	b.n	8009bae <_Balloc+0x66>
 8009bbe:	bf00      	nop
 8009bc0:	0800d7a4 	.word	0x0800d7a4
 8009bc4:	0800d824 	.word	0x0800d824

08009bc8 <_Bfree>:
 8009bc8:	b570      	push	{r4, r5, r6, lr}
 8009bca:	69c6      	ldr	r6, [r0, #28]
 8009bcc:	4605      	mov	r5, r0
 8009bce:	460c      	mov	r4, r1
 8009bd0:	b976      	cbnz	r6, 8009bf0 <_Bfree+0x28>
 8009bd2:	2010      	movs	r0, #16
 8009bd4:	f7ff ff04 	bl	80099e0 <malloc>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	61e8      	str	r0, [r5, #28]
 8009bdc:	b920      	cbnz	r0, 8009be8 <_Bfree+0x20>
 8009bde:	218f      	movs	r1, #143	; 0x8f
 8009be0:	4b08      	ldr	r3, [pc, #32]	; (8009c04 <_Bfree+0x3c>)
 8009be2:	4809      	ldr	r0, [pc, #36]	; (8009c08 <_Bfree+0x40>)
 8009be4:	f001 fd3c 	bl	800b660 <__assert_func>
 8009be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bec:	6006      	str	r6, [r0, #0]
 8009bee:	60c6      	str	r6, [r0, #12]
 8009bf0:	b13c      	cbz	r4, 8009c02 <_Bfree+0x3a>
 8009bf2:	69eb      	ldr	r3, [r5, #28]
 8009bf4:	6862      	ldr	r2, [r4, #4]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bfc:	6021      	str	r1, [r4, #0]
 8009bfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c02:	bd70      	pop	{r4, r5, r6, pc}
 8009c04:	0800d7a4 	.word	0x0800d7a4
 8009c08:	0800d824 	.word	0x0800d824

08009c0c <__multadd>:
 8009c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c10:	4607      	mov	r7, r0
 8009c12:	460c      	mov	r4, r1
 8009c14:	461e      	mov	r6, r3
 8009c16:	2000      	movs	r0, #0
 8009c18:	690d      	ldr	r5, [r1, #16]
 8009c1a:	f101 0c14 	add.w	ip, r1, #20
 8009c1e:	f8dc 3000 	ldr.w	r3, [ip]
 8009c22:	3001      	adds	r0, #1
 8009c24:	b299      	uxth	r1, r3
 8009c26:	fb02 6101 	mla	r1, r2, r1, r6
 8009c2a:	0c1e      	lsrs	r6, r3, #16
 8009c2c:	0c0b      	lsrs	r3, r1, #16
 8009c2e:	fb02 3306 	mla	r3, r2, r6, r3
 8009c32:	b289      	uxth	r1, r1
 8009c34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c38:	4285      	cmp	r5, r0
 8009c3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c3e:	f84c 1b04 	str.w	r1, [ip], #4
 8009c42:	dcec      	bgt.n	8009c1e <__multadd+0x12>
 8009c44:	b30e      	cbz	r6, 8009c8a <__multadd+0x7e>
 8009c46:	68a3      	ldr	r3, [r4, #8]
 8009c48:	42ab      	cmp	r3, r5
 8009c4a:	dc19      	bgt.n	8009c80 <__multadd+0x74>
 8009c4c:	6861      	ldr	r1, [r4, #4]
 8009c4e:	4638      	mov	r0, r7
 8009c50:	3101      	adds	r1, #1
 8009c52:	f7ff ff79 	bl	8009b48 <_Balloc>
 8009c56:	4680      	mov	r8, r0
 8009c58:	b928      	cbnz	r0, 8009c66 <__multadd+0x5a>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	21ba      	movs	r1, #186	; 0xba
 8009c5e:	4b0c      	ldr	r3, [pc, #48]	; (8009c90 <__multadd+0x84>)
 8009c60:	480c      	ldr	r0, [pc, #48]	; (8009c94 <__multadd+0x88>)
 8009c62:	f001 fcfd 	bl	800b660 <__assert_func>
 8009c66:	6922      	ldr	r2, [r4, #16]
 8009c68:	f104 010c 	add.w	r1, r4, #12
 8009c6c:	3202      	adds	r2, #2
 8009c6e:	0092      	lsls	r2, r2, #2
 8009c70:	300c      	adds	r0, #12
 8009c72:	f001 fce1 	bl	800b638 <memcpy>
 8009c76:	4621      	mov	r1, r4
 8009c78:	4638      	mov	r0, r7
 8009c7a:	f7ff ffa5 	bl	8009bc8 <_Bfree>
 8009c7e:	4644      	mov	r4, r8
 8009c80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c84:	3501      	adds	r5, #1
 8009c86:	615e      	str	r6, [r3, #20]
 8009c88:	6125      	str	r5, [r4, #16]
 8009c8a:	4620      	mov	r0, r4
 8009c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c90:	0800d813 	.word	0x0800d813
 8009c94:	0800d824 	.word	0x0800d824

08009c98 <__s2b>:
 8009c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c9c:	4615      	mov	r5, r2
 8009c9e:	2209      	movs	r2, #9
 8009ca0:	461f      	mov	r7, r3
 8009ca2:	3308      	adds	r3, #8
 8009ca4:	460c      	mov	r4, r1
 8009ca6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009caa:	4606      	mov	r6, r0
 8009cac:	2201      	movs	r2, #1
 8009cae:	2100      	movs	r1, #0
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	db09      	blt.n	8009cc8 <__s2b+0x30>
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	f7ff ff47 	bl	8009b48 <_Balloc>
 8009cba:	b940      	cbnz	r0, 8009cce <__s2b+0x36>
 8009cbc:	4602      	mov	r2, r0
 8009cbe:	21d3      	movs	r1, #211	; 0xd3
 8009cc0:	4b18      	ldr	r3, [pc, #96]	; (8009d24 <__s2b+0x8c>)
 8009cc2:	4819      	ldr	r0, [pc, #100]	; (8009d28 <__s2b+0x90>)
 8009cc4:	f001 fccc 	bl	800b660 <__assert_func>
 8009cc8:	0052      	lsls	r2, r2, #1
 8009cca:	3101      	adds	r1, #1
 8009ccc:	e7f0      	b.n	8009cb0 <__s2b+0x18>
 8009cce:	9b08      	ldr	r3, [sp, #32]
 8009cd0:	2d09      	cmp	r5, #9
 8009cd2:	6143      	str	r3, [r0, #20]
 8009cd4:	f04f 0301 	mov.w	r3, #1
 8009cd8:	6103      	str	r3, [r0, #16]
 8009cda:	dd16      	ble.n	8009d0a <__s2b+0x72>
 8009cdc:	f104 0909 	add.w	r9, r4, #9
 8009ce0:	46c8      	mov	r8, r9
 8009ce2:	442c      	add	r4, r5
 8009ce4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009ce8:	4601      	mov	r1, r0
 8009cea:	220a      	movs	r2, #10
 8009cec:	4630      	mov	r0, r6
 8009cee:	3b30      	subs	r3, #48	; 0x30
 8009cf0:	f7ff ff8c 	bl	8009c0c <__multadd>
 8009cf4:	45a0      	cmp	r8, r4
 8009cf6:	d1f5      	bne.n	8009ce4 <__s2b+0x4c>
 8009cf8:	f1a5 0408 	sub.w	r4, r5, #8
 8009cfc:	444c      	add	r4, r9
 8009cfe:	1b2d      	subs	r5, r5, r4
 8009d00:	1963      	adds	r3, r4, r5
 8009d02:	42bb      	cmp	r3, r7
 8009d04:	db04      	blt.n	8009d10 <__s2b+0x78>
 8009d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d0a:	2509      	movs	r5, #9
 8009d0c:	340a      	adds	r4, #10
 8009d0e:	e7f6      	b.n	8009cfe <__s2b+0x66>
 8009d10:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009d14:	4601      	mov	r1, r0
 8009d16:	220a      	movs	r2, #10
 8009d18:	4630      	mov	r0, r6
 8009d1a:	3b30      	subs	r3, #48	; 0x30
 8009d1c:	f7ff ff76 	bl	8009c0c <__multadd>
 8009d20:	e7ee      	b.n	8009d00 <__s2b+0x68>
 8009d22:	bf00      	nop
 8009d24:	0800d813 	.word	0x0800d813
 8009d28:	0800d824 	.word	0x0800d824

08009d2c <__hi0bits>:
 8009d2c:	0c02      	lsrs	r2, r0, #16
 8009d2e:	0412      	lsls	r2, r2, #16
 8009d30:	4603      	mov	r3, r0
 8009d32:	b9ca      	cbnz	r2, 8009d68 <__hi0bits+0x3c>
 8009d34:	0403      	lsls	r3, r0, #16
 8009d36:	2010      	movs	r0, #16
 8009d38:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009d3c:	bf04      	itt	eq
 8009d3e:	021b      	lsleq	r3, r3, #8
 8009d40:	3008      	addeq	r0, #8
 8009d42:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009d46:	bf04      	itt	eq
 8009d48:	011b      	lsleq	r3, r3, #4
 8009d4a:	3004      	addeq	r0, #4
 8009d4c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009d50:	bf04      	itt	eq
 8009d52:	009b      	lsleq	r3, r3, #2
 8009d54:	3002      	addeq	r0, #2
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	db05      	blt.n	8009d66 <__hi0bits+0x3a>
 8009d5a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009d5e:	f100 0001 	add.w	r0, r0, #1
 8009d62:	bf08      	it	eq
 8009d64:	2020      	moveq	r0, #32
 8009d66:	4770      	bx	lr
 8009d68:	2000      	movs	r0, #0
 8009d6a:	e7e5      	b.n	8009d38 <__hi0bits+0xc>

08009d6c <__lo0bits>:
 8009d6c:	6803      	ldr	r3, [r0, #0]
 8009d6e:	4602      	mov	r2, r0
 8009d70:	f013 0007 	ands.w	r0, r3, #7
 8009d74:	d00b      	beq.n	8009d8e <__lo0bits+0x22>
 8009d76:	07d9      	lsls	r1, r3, #31
 8009d78:	d421      	bmi.n	8009dbe <__lo0bits+0x52>
 8009d7a:	0798      	lsls	r0, r3, #30
 8009d7c:	bf49      	itett	mi
 8009d7e:	085b      	lsrmi	r3, r3, #1
 8009d80:	089b      	lsrpl	r3, r3, #2
 8009d82:	2001      	movmi	r0, #1
 8009d84:	6013      	strmi	r3, [r2, #0]
 8009d86:	bf5c      	itt	pl
 8009d88:	2002      	movpl	r0, #2
 8009d8a:	6013      	strpl	r3, [r2, #0]
 8009d8c:	4770      	bx	lr
 8009d8e:	b299      	uxth	r1, r3
 8009d90:	b909      	cbnz	r1, 8009d96 <__lo0bits+0x2a>
 8009d92:	2010      	movs	r0, #16
 8009d94:	0c1b      	lsrs	r3, r3, #16
 8009d96:	b2d9      	uxtb	r1, r3
 8009d98:	b909      	cbnz	r1, 8009d9e <__lo0bits+0x32>
 8009d9a:	3008      	adds	r0, #8
 8009d9c:	0a1b      	lsrs	r3, r3, #8
 8009d9e:	0719      	lsls	r1, r3, #28
 8009da0:	bf04      	itt	eq
 8009da2:	091b      	lsreq	r3, r3, #4
 8009da4:	3004      	addeq	r0, #4
 8009da6:	0799      	lsls	r1, r3, #30
 8009da8:	bf04      	itt	eq
 8009daa:	089b      	lsreq	r3, r3, #2
 8009dac:	3002      	addeq	r0, #2
 8009dae:	07d9      	lsls	r1, r3, #31
 8009db0:	d403      	bmi.n	8009dba <__lo0bits+0x4e>
 8009db2:	085b      	lsrs	r3, r3, #1
 8009db4:	f100 0001 	add.w	r0, r0, #1
 8009db8:	d003      	beq.n	8009dc2 <__lo0bits+0x56>
 8009dba:	6013      	str	r3, [r2, #0]
 8009dbc:	4770      	bx	lr
 8009dbe:	2000      	movs	r0, #0
 8009dc0:	4770      	bx	lr
 8009dc2:	2020      	movs	r0, #32
 8009dc4:	4770      	bx	lr
	...

08009dc8 <__i2b>:
 8009dc8:	b510      	push	{r4, lr}
 8009dca:	460c      	mov	r4, r1
 8009dcc:	2101      	movs	r1, #1
 8009dce:	f7ff febb 	bl	8009b48 <_Balloc>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	b928      	cbnz	r0, 8009de2 <__i2b+0x1a>
 8009dd6:	f240 1145 	movw	r1, #325	; 0x145
 8009dda:	4b04      	ldr	r3, [pc, #16]	; (8009dec <__i2b+0x24>)
 8009ddc:	4804      	ldr	r0, [pc, #16]	; (8009df0 <__i2b+0x28>)
 8009dde:	f001 fc3f 	bl	800b660 <__assert_func>
 8009de2:	2301      	movs	r3, #1
 8009de4:	6144      	str	r4, [r0, #20]
 8009de6:	6103      	str	r3, [r0, #16]
 8009de8:	bd10      	pop	{r4, pc}
 8009dea:	bf00      	nop
 8009dec:	0800d813 	.word	0x0800d813
 8009df0:	0800d824 	.word	0x0800d824

08009df4 <__multiply>:
 8009df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df8:	4691      	mov	r9, r2
 8009dfa:	690a      	ldr	r2, [r1, #16]
 8009dfc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e00:	460c      	mov	r4, r1
 8009e02:	429a      	cmp	r2, r3
 8009e04:	bfbe      	ittt	lt
 8009e06:	460b      	movlt	r3, r1
 8009e08:	464c      	movlt	r4, r9
 8009e0a:	4699      	movlt	r9, r3
 8009e0c:	6927      	ldr	r7, [r4, #16]
 8009e0e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009e12:	68a3      	ldr	r3, [r4, #8]
 8009e14:	6861      	ldr	r1, [r4, #4]
 8009e16:	eb07 060a 	add.w	r6, r7, sl
 8009e1a:	42b3      	cmp	r3, r6
 8009e1c:	b085      	sub	sp, #20
 8009e1e:	bfb8      	it	lt
 8009e20:	3101      	addlt	r1, #1
 8009e22:	f7ff fe91 	bl	8009b48 <_Balloc>
 8009e26:	b930      	cbnz	r0, 8009e36 <__multiply+0x42>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009e2e:	4b43      	ldr	r3, [pc, #268]	; (8009f3c <__multiply+0x148>)
 8009e30:	4843      	ldr	r0, [pc, #268]	; (8009f40 <__multiply+0x14c>)
 8009e32:	f001 fc15 	bl	800b660 <__assert_func>
 8009e36:	f100 0514 	add.w	r5, r0, #20
 8009e3a:	462b      	mov	r3, r5
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009e42:	4543      	cmp	r3, r8
 8009e44:	d321      	bcc.n	8009e8a <__multiply+0x96>
 8009e46:	f104 0314 	add.w	r3, r4, #20
 8009e4a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009e4e:	f109 0314 	add.w	r3, r9, #20
 8009e52:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009e56:	9202      	str	r2, [sp, #8]
 8009e58:	1b3a      	subs	r2, r7, r4
 8009e5a:	3a15      	subs	r2, #21
 8009e5c:	f022 0203 	bic.w	r2, r2, #3
 8009e60:	3204      	adds	r2, #4
 8009e62:	f104 0115 	add.w	r1, r4, #21
 8009e66:	428f      	cmp	r7, r1
 8009e68:	bf38      	it	cc
 8009e6a:	2204      	movcc	r2, #4
 8009e6c:	9201      	str	r2, [sp, #4]
 8009e6e:	9a02      	ldr	r2, [sp, #8]
 8009e70:	9303      	str	r3, [sp, #12]
 8009e72:	429a      	cmp	r2, r3
 8009e74:	d80c      	bhi.n	8009e90 <__multiply+0x9c>
 8009e76:	2e00      	cmp	r6, #0
 8009e78:	dd03      	ble.n	8009e82 <__multiply+0x8e>
 8009e7a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d05a      	beq.n	8009f38 <__multiply+0x144>
 8009e82:	6106      	str	r6, [r0, #16]
 8009e84:	b005      	add	sp, #20
 8009e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e8a:	f843 2b04 	str.w	r2, [r3], #4
 8009e8e:	e7d8      	b.n	8009e42 <__multiply+0x4e>
 8009e90:	f8b3 a000 	ldrh.w	sl, [r3]
 8009e94:	f1ba 0f00 	cmp.w	sl, #0
 8009e98:	d023      	beq.n	8009ee2 <__multiply+0xee>
 8009e9a:	46a9      	mov	r9, r5
 8009e9c:	f04f 0c00 	mov.w	ip, #0
 8009ea0:	f104 0e14 	add.w	lr, r4, #20
 8009ea4:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009ea8:	f8d9 1000 	ldr.w	r1, [r9]
 8009eac:	fa1f fb82 	uxth.w	fp, r2
 8009eb0:	b289      	uxth	r1, r1
 8009eb2:	fb0a 110b 	mla	r1, sl, fp, r1
 8009eb6:	4461      	add	r1, ip
 8009eb8:	f8d9 c000 	ldr.w	ip, [r9]
 8009ebc:	0c12      	lsrs	r2, r2, #16
 8009ebe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009ec2:	fb0a c202 	mla	r2, sl, r2, ip
 8009ec6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009eca:	b289      	uxth	r1, r1
 8009ecc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009ed0:	4577      	cmp	r7, lr
 8009ed2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009ed6:	f849 1b04 	str.w	r1, [r9], #4
 8009eda:	d8e3      	bhi.n	8009ea4 <__multiply+0xb0>
 8009edc:	9a01      	ldr	r2, [sp, #4]
 8009ede:	f845 c002 	str.w	ip, [r5, r2]
 8009ee2:	9a03      	ldr	r2, [sp, #12]
 8009ee4:	3304      	adds	r3, #4
 8009ee6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009eea:	f1b9 0f00 	cmp.w	r9, #0
 8009eee:	d021      	beq.n	8009f34 <__multiply+0x140>
 8009ef0:	46ae      	mov	lr, r5
 8009ef2:	f04f 0a00 	mov.w	sl, #0
 8009ef6:	6829      	ldr	r1, [r5, #0]
 8009ef8:	f104 0c14 	add.w	ip, r4, #20
 8009efc:	f8bc b000 	ldrh.w	fp, [ip]
 8009f00:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009f04:	b289      	uxth	r1, r1
 8009f06:	fb09 220b 	mla	r2, r9, fp, r2
 8009f0a:	4452      	add	r2, sl
 8009f0c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f10:	f84e 1b04 	str.w	r1, [lr], #4
 8009f14:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009f18:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f1c:	f8be 1000 	ldrh.w	r1, [lr]
 8009f20:	4567      	cmp	r7, ip
 8009f22:	fb09 110a 	mla	r1, r9, sl, r1
 8009f26:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009f2a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f2e:	d8e5      	bhi.n	8009efc <__multiply+0x108>
 8009f30:	9a01      	ldr	r2, [sp, #4]
 8009f32:	50a9      	str	r1, [r5, r2]
 8009f34:	3504      	adds	r5, #4
 8009f36:	e79a      	b.n	8009e6e <__multiply+0x7a>
 8009f38:	3e01      	subs	r6, #1
 8009f3a:	e79c      	b.n	8009e76 <__multiply+0x82>
 8009f3c:	0800d813 	.word	0x0800d813
 8009f40:	0800d824 	.word	0x0800d824

08009f44 <__pow5mult>:
 8009f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f48:	4615      	mov	r5, r2
 8009f4a:	f012 0203 	ands.w	r2, r2, #3
 8009f4e:	4606      	mov	r6, r0
 8009f50:	460f      	mov	r7, r1
 8009f52:	d007      	beq.n	8009f64 <__pow5mult+0x20>
 8009f54:	4c25      	ldr	r4, [pc, #148]	; (8009fec <__pow5mult+0xa8>)
 8009f56:	3a01      	subs	r2, #1
 8009f58:	2300      	movs	r3, #0
 8009f5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f5e:	f7ff fe55 	bl	8009c0c <__multadd>
 8009f62:	4607      	mov	r7, r0
 8009f64:	10ad      	asrs	r5, r5, #2
 8009f66:	d03d      	beq.n	8009fe4 <__pow5mult+0xa0>
 8009f68:	69f4      	ldr	r4, [r6, #28]
 8009f6a:	b97c      	cbnz	r4, 8009f8c <__pow5mult+0x48>
 8009f6c:	2010      	movs	r0, #16
 8009f6e:	f7ff fd37 	bl	80099e0 <malloc>
 8009f72:	4602      	mov	r2, r0
 8009f74:	61f0      	str	r0, [r6, #28]
 8009f76:	b928      	cbnz	r0, 8009f84 <__pow5mult+0x40>
 8009f78:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009f7c:	4b1c      	ldr	r3, [pc, #112]	; (8009ff0 <__pow5mult+0xac>)
 8009f7e:	481d      	ldr	r0, [pc, #116]	; (8009ff4 <__pow5mult+0xb0>)
 8009f80:	f001 fb6e 	bl	800b660 <__assert_func>
 8009f84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f88:	6004      	str	r4, [r0, #0]
 8009f8a:	60c4      	str	r4, [r0, #12]
 8009f8c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009f90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f94:	b94c      	cbnz	r4, 8009faa <__pow5mult+0x66>
 8009f96:	f240 2171 	movw	r1, #625	; 0x271
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	f7ff ff14 	bl	8009dc8 <__i2b>
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	4604      	mov	r4, r0
 8009fa4:	f8c8 0008 	str.w	r0, [r8, #8]
 8009fa8:	6003      	str	r3, [r0, #0]
 8009faa:	f04f 0900 	mov.w	r9, #0
 8009fae:	07eb      	lsls	r3, r5, #31
 8009fb0:	d50a      	bpl.n	8009fc8 <__pow5mult+0x84>
 8009fb2:	4639      	mov	r1, r7
 8009fb4:	4622      	mov	r2, r4
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	f7ff ff1c 	bl	8009df4 <__multiply>
 8009fbc:	4680      	mov	r8, r0
 8009fbe:	4639      	mov	r1, r7
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	f7ff fe01 	bl	8009bc8 <_Bfree>
 8009fc6:	4647      	mov	r7, r8
 8009fc8:	106d      	asrs	r5, r5, #1
 8009fca:	d00b      	beq.n	8009fe4 <__pow5mult+0xa0>
 8009fcc:	6820      	ldr	r0, [r4, #0]
 8009fce:	b938      	cbnz	r0, 8009fe0 <__pow5mult+0x9c>
 8009fd0:	4622      	mov	r2, r4
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f7ff ff0d 	bl	8009df4 <__multiply>
 8009fda:	6020      	str	r0, [r4, #0]
 8009fdc:	f8c0 9000 	str.w	r9, [r0]
 8009fe0:	4604      	mov	r4, r0
 8009fe2:	e7e4      	b.n	8009fae <__pow5mult+0x6a>
 8009fe4:	4638      	mov	r0, r7
 8009fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fea:	bf00      	nop
 8009fec:	0800d970 	.word	0x0800d970
 8009ff0:	0800d7a4 	.word	0x0800d7a4
 8009ff4:	0800d824 	.word	0x0800d824

08009ff8 <__lshift>:
 8009ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ffc:	460c      	mov	r4, r1
 8009ffe:	4607      	mov	r7, r0
 800a000:	4691      	mov	r9, r2
 800a002:	6923      	ldr	r3, [r4, #16]
 800a004:	6849      	ldr	r1, [r1, #4]
 800a006:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a00a:	68a3      	ldr	r3, [r4, #8]
 800a00c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a010:	f108 0601 	add.w	r6, r8, #1
 800a014:	42b3      	cmp	r3, r6
 800a016:	db0b      	blt.n	800a030 <__lshift+0x38>
 800a018:	4638      	mov	r0, r7
 800a01a:	f7ff fd95 	bl	8009b48 <_Balloc>
 800a01e:	4605      	mov	r5, r0
 800a020:	b948      	cbnz	r0, 800a036 <__lshift+0x3e>
 800a022:	4602      	mov	r2, r0
 800a024:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a028:	4b27      	ldr	r3, [pc, #156]	; (800a0c8 <__lshift+0xd0>)
 800a02a:	4828      	ldr	r0, [pc, #160]	; (800a0cc <__lshift+0xd4>)
 800a02c:	f001 fb18 	bl	800b660 <__assert_func>
 800a030:	3101      	adds	r1, #1
 800a032:	005b      	lsls	r3, r3, #1
 800a034:	e7ee      	b.n	800a014 <__lshift+0x1c>
 800a036:	2300      	movs	r3, #0
 800a038:	f100 0114 	add.w	r1, r0, #20
 800a03c:	f100 0210 	add.w	r2, r0, #16
 800a040:	4618      	mov	r0, r3
 800a042:	4553      	cmp	r3, sl
 800a044:	db33      	blt.n	800a0ae <__lshift+0xb6>
 800a046:	6920      	ldr	r0, [r4, #16]
 800a048:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a04c:	f104 0314 	add.w	r3, r4, #20
 800a050:	f019 091f 	ands.w	r9, r9, #31
 800a054:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a058:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a05c:	d02b      	beq.n	800a0b6 <__lshift+0xbe>
 800a05e:	468a      	mov	sl, r1
 800a060:	2200      	movs	r2, #0
 800a062:	f1c9 0e20 	rsb	lr, r9, #32
 800a066:	6818      	ldr	r0, [r3, #0]
 800a068:	fa00 f009 	lsl.w	r0, r0, r9
 800a06c:	4310      	orrs	r0, r2
 800a06e:	f84a 0b04 	str.w	r0, [sl], #4
 800a072:	f853 2b04 	ldr.w	r2, [r3], #4
 800a076:	459c      	cmp	ip, r3
 800a078:	fa22 f20e 	lsr.w	r2, r2, lr
 800a07c:	d8f3      	bhi.n	800a066 <__lshift+0x6e>
 800a07e:	ebac 0304 	sub.w	r3, ip, r4
 800a082:	3b15      	subs	r3, #21
 800a084:	f023 0303 	bic.w	r3, r3, #3
 800a088:	3304      	adds	r3, #4
 800a08a:	f104 0015 	add.w	r0, r4, #21
 800a08e:	4584      	cmp	ip, r0
 800a090:	bf38      	it	cc
 800a092:	2304      	movcc	r3, #4
 800a094:	50ca      	str	r2, [r1, r3]
 800a096:	b10a      	cbz	r2, 800a09c <__lshift+0xa4>
 800a098:	f108 0602 	add.w	r6, r8, #2
 800a09c:	3e01      	subs	r6, #1
 800a09e:	4638      	mov	r0, r7
 800a0a0:	4621      	mov	r1, r4
 800a0a2:	612e      	str	r6, [r5, #16]
 800a0a4:	f7ff fd90 	bl	8009bc8 <_Bfree>
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	e7c5      	b.n	800a042 <__lshift+0x4a>
 800a0b6:	3904      	subs	r1, #4
 800a0b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0bc:	459c      	cmp	ip, r3
 800a0be:	f841 2f04 	str.w	r2, [r1, #4]!
 800a0c2:	d8f9      	bhi.n	800a0b8 <__lshift+0xc0>
 800a0c4:	e7ea      	b.n	800a09c <__lshift+0xa4>
 800a0c6:	bf00      	nop
 800a0c8:	0800d813 	.word	0x0800d813
 800a0cc:	0800d824 	.word	0x0800d824

0800a0d0 <__mcmp>:
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	690a      	ldr	r2, [r1, #16]
 800a0d4:	6900      	ldr	r0, [r0, #16]
 800a0d6:	b530      	push	{r4, r5, lr}
 800a0d8:	1a80      	subs	r0, r0, r2
 800a0da:	d10d      	bne.n	800a0f8 <__mcmp+0x28>
 800a0dc:	3314      	adds	r3, #20
 800a0de:	3114      	adds	r1, #20
 800a0e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a0e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a0e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a0ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a0f0:	4295      	cmp	r5, r2
 800a0f2:	d002      	beq.n	800a0fa <__mcmp+0x2a>
 800a0f4:	d304      	bcc.n	800a100 <__mcmp+0x30>
 800a0f6:	2001      	movs	r0, #1
 800a0f8:	bd30      	pop	{r4, r5, pc}
 800a0fa:	42a3      	cmp	r3, r4
 800a0fc:	d3f4      	bcc.n	800a0e8 <__mcmp+0x18>
 800a0fe:	e7fb      	b.n	800a0f8 <__mcmp+0x28>
 800a100:	f04f 30ff 	mov.w	r0, #4294967295
 800a104:	e7f8      	b.n	800a0f8 <__mcmp+0x28>
	...

0800a108 <__mdiff>:
 800a108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a10c:	460d      	mov	r5, r1
 800a10e:	4607      	mov	r7, r0
 800a110:	4611      	mov	r1, r2
 800a112:	4628      	mov	r0, r5
 800a114:	4614      	mov	r4, r2
 800a116:	f7ff ffdb 	bl	800a0d0 <__mcmp>
 800a11a:	1e06      	subs	r6, r0, #0
 800a11c:	d111      	bne.n	800a142 <__mdiff+0x3a>
 800a11e:	4631      	mov	r1, r6
 800a120:	4638      	mov	r0, r7
 800a122:	f7ff fd11 	bl	8009b48 <_Balloc>
 800a126:	4602      	mov	r2, r0
 800a128:	b928      	cbnz	r0, 800a136 <__mdiff+0x2e>
 800a12a:	f240 2137 	movw	r1, #567	; 0x237
 800a12e:	4b3a      	ldr	r3, [pc, #232]	; (800a218 <__mdiff+0x110>)
 800a130:	483a      	ldr	r0, [pc, #232]	; (800a21c <__mdiff+0x114>)
 800a132:	f001 fa95 	bl	800b660 <__assert_func>
 800a136:	2301      	movs	r3, #1
 800a138:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a13c:	4610      	mov	r0, r2
 800a13e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a142:	bfa4      	itt	ge
 800a144:	4623      	movge	r3, r4
 800a146:	462c      	movge	r4, r5
 800a148:	4638      	mov	r0, r7
 800a14a:	6861      	ldr	r1, [r4, #4]
 800a14c:	bfa6      	itte	ge
 800a14e:	461d      	movge	r5, r3
 800a150:	2600      	movge	r6, #0
 800a152:	2601      	movlt	r6, #1
 800a154:	f7ff fcf8 	bl	8009b48 <_Balloc>
 800a158:	4602      	mov	r2, r0
 800a15a:	b918      	cbnz	r0, 800a164 <__mdiff+0x5c>
 800a15c:	f240 2145 	movw	r1, #581	; 0x245
 800a160:	4b2d      	ldr	r3, [pc, #180]	; (800a218 <__mdiff+0x110>)
 800a162:	e7e5      	b.n	800a130 <__mdiff+0x28>
 800a164:	f102 0814 	add.w	r8, r2, #20
 800a168:	46c2      	mov	sl, r8
 800a16a:	f04f 0c00 	mov.w	ip, #0
 800a16e:	6927      	ldr	r7, [r4, #16]
 800a170:	60c6      	str	r6, [r0, #12]
 800a172:	692e      	ldr	r6, [r5, #16]
 800a174:	f104 0014 	add.w	r0, r4, #20
 800a178:	f105 0914 	add.w	r9, r5, #20
 800a17c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a180:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a184:	3410      	adds	r4, #16
 800a186:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a18a:	f859 3b04 	ldr.w	r3, [r9], #4
 800a18e:	fa1f f18b 	uxth.w	r1, fp
 800a192:	4461      	add	r1, ip
 800a194:	fa1f fc83 	uxth.w	ip, r3
 800a198:	0c1b      	lsrs	r3, r3, #16
 800a19a:	eba1 010c 	sub.w	r1, r1, ip
 800a19e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a1a2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a1a6:	b289      	uxth	r1, r1
 800a1a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a1ac:	454e      	cmp	r6, r9
 800a1ae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a1b2:	f84a 1b04 	str.w	r1, [sl], #4
 800a1b6:	d8e6      	bhi.n	800a186 <__mdiff+0x7e>
 800a1b8:	1b73      	subs	r3, r6, r5
 800a1ba:	3b15      	subs	r3, #21
 800a1bc:	f023 0303 	bic.w	r3, r3, #3
 800a1c0:	3515      	adds	r5, #21
 800a1c2:	3304      	adds	r3, #4
 800a1c4:	42ae      	cmp	r6, r5
 800a1c6:	bf38      	it	cc
 800a1c8:	2304      	movcc	r3, #4
 800a1ca:	4418      	add	r0, r3
 800a1cc:	4443      	add	r3, r8
 800a1ce:	461e      	mov	r6, r3
 800a1d0:	4605      	mov	r5, r0
 800a1d2:	4575      	cmp	r5, lr
 800a1d4:	d30e      	bcc.n	800a1f4 <__mdiff+0xec>
 800a1d6:	f10e 0103 	add.w	r1, lr, #3
 800a1da:	1a09      	subs	r1, r1, r0
 800a1dc:	f021 0103 	bic.w	r1, r1, #3
 800a1e0:	3803      	subs	r0, #3
 800a1e2:	4586      	cmp	lr, r0
 800a1e4:	bf38      	it	cc
 800a1e6:	2100      	movcc	r1, #0
 800a1e8:	440b      	add	r3, r1
 800a1ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1ee:	b189      	cbz	r1, 800a214 <__mdiff+0x10c>
 800a1f0:	6117      	str	r7, [r2, #16]
 800a1f2:	e7a3      	b.n	800a13c <__mdiff+0x34>
 800a1f4:	f855 8b04 	ldr.w	r8, [r5], #4
 800a1f8:	fa1f f188 	uxth.w	r1, r8
 800a1fc:	4461      	add	r1, ip
 800a1fe:	140c      	asrs	r4, r1, #16
 800a200:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a204:	b289      	uxth	r1, r1
 800a206:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a20a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a20e:	f846 1b04 	str.w	r1, [r6], #4
 800a212:	e7de      	b.n	800a1d2 <__mdiff+0xca>
 800a214:	3f01      	subs	r7, #1
 800a216:	e7e8      	b.n	800a1ea <__mdiff+0xe2>
 800a218:	0800d813 	.word	0x0800d813
 800a21c:	0800d824 	.word	0x0800d824

0800a220 <__ulp>:
 800a220:	4b0e      	ldr	r3, [pc, #56]	; (800a25c <__ulp+0x3c>)
 800a222:	400b      	ands	r3, r1
 800a224:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a228:	2b00      	cmp	r3, #0
 800a22a:	dc08      	bgt.n	800a23e <__ulp+0x1e>
 800a22c:	425b      	negs	r3, r3
 800a22e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a232:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a236:	da04      	bge.n	800a242 <__ulp+0x22>
 800a238:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a23c:	4113      	asrs	r3, r2
 800a23e:	2200      	movs	r2, #0
 800a240:	e008      	b.n	800a254 <__ulp+0x34>
 800a242:	f1a2 0314 	sub.w	r3, r2, #20
 800a246:	2b1e      	cmp	r3, #30
 800a248:	bfd6      	itet	le
 800a24a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a24e:	2201      	movgt	r2, #1
 800a250:	40da      	lsrle	r2, r3
 800a252:	2300      	movs	r3, #0
 800a254:	4619      	mov	r1, r3
 800a256:	4610      	mov	r0, r2
 800a258:	4770      	bx	lr
 800a25a:	bf00      	nop
 800a25c:	7ff00000 	.word	0x7ff00000

0800a260 <__b2d>:
 800a260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a262:	6905      	ldr	r5, [r0, #16]
 800a264:	f100 0714 	add.w	r7, r0, #20
 800a268:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a26c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a270:	1f2e      	subs	r6, r5, #4
 800a272:	4620      	mov	r0, r4
 800a274:	f7ff fd5a 	bl	8009d2c <__hi0bits>
 800a278:	f1c0 0220 	rsb	r2, r0, #32
 800a27c:	280a      	cmp	r0, #10
 800a27e:	4603      	mov	r3, r0
 800a280:	f8df c068 	ldr.w	ip, [pc, #104]	; 800a2ec <__b2d+0x8c>
 800a284:	600a      	str	r2, [r1, #0]
 800a286:	dc12      	bgt.n	800a2ae <__b2d+0x4e>
 800a288:	f1c0 0e0b 	rsb	lr, r0, #11
 800a28c:	fa24 f20e 	lsr.w	r2, r4, lr
 800a290:	42b7      	cmp	r7, r6
 800a292:	ea42 010c 	orr.w	r1, r2, ip
 800a296:	bf2c      	ite	cs
 800a298:	2200      	movcs	r2, #0
 800a29a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800a29e:	3315      	adds	r3, #21
 800a2a0:	fa04 f303 	lsl.w	r3, r4, r3
 800a2a4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a2a8:	431a      	orrs	r2, r3
 800a2aa:	4610      	mov	r0, r2
 800a2ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ae:	42b7      	cmp	r7, r6
 800a2b0:	bf2e      	itee	cs
 800a2b2:	2200      	movcs	r2, #0
 800a2b4:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800a2b8:	f1a5 0608 	subcc.w	r6, r5, #8
 800a2bc:	3b0b      	subs	r3, #11
 800a2be:	d012      	beq.n	800a2e6 <__b2d+0x86>
 800a2c0:	f1c3 0520 	rsb	r5, r3, #32
 800a2c4:	fa22 f105 	lsr.w	r1, r2, r5
 800a2c8:	409c      	lsls	r4, r3
 800a2ca:	430c      	orrs	r4, r1
 800a2cc:	42be      	cmp	r6, r7
 800a2ce:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800a2d2:	bf94      	ite	ls
 800a2d4:	2400      	movls	r4, #0
 800a2d6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a2da:	409a      	lsls	r2, r3
 800a2dc:	40ec      	lsrs	r4, r5
 800a2de:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a2e2:	4322      	orrs	r2, r4
 800a2e4:	e7e1      	b.n	800a2aa <__b2d+0x4a>
 800a2e6:	ea44 010c 	orr.w	r1, r4, ip
 800a2ea:	e7de      	b.n	800a2aa <__b2d+0x4a>
 800a2ec:	3ff00000 	.word	0x3ff00000

0800a2f0 <__d2b>:
 800a2f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2f2:	2101      	movs	r1, #1
 800a2f4:	4617      	mov	r7, r2
 800a2f6:	461c      	mov	r4, r3
 800a2f8:	9e08      	ldr	r6, [sp, #32]
 800a2fa:	f7ff fc25 	bl	8009b48 <_Balloc>
 800a2fe:	4605      	mov	r5, r0
 800a300:	b930      	cbnz	r0, 800a310 <__d2b+0x20>
 800a302:	4602      	mov	r2, r0
 800a304:	f240 310f 	movw	r1, #783	; 0x30f
 800a308:	4b22      	ldr	r3, [pc, #136]	; (800a394 <__d2b+0xa4>)
 800a30a:	4823      	ldr	r0, [pc, #140]	; (800a398 <__d2b+0xa8>)
 800a30c:	f001 f9a8 	bl	800b660 <__assert_func>
 800a310:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a314:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a318:	bb24      	cbnz	r4, 800a364 <__d2b+0x74>
 800a31a:	2f00      	cmp	r7, #0
 800a31c:	9301      	str	r3, [sp, #4]
 800a31e:	d026      	beq.n	800a36e <__d2b+0x7e>
 800a320:	4668      	mov	r0, sp
 800a322:	9700      	str	r7, [sp, #0]
 800a324:	f7ff fd22 	bl	8009d6c <__lo0bits>
 800a328:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a32c:	b1e8      	cbz	r0, 800a36a <__d2b+0x7a>
 800a32e:	f1c0 0320 	rsb	r3, r0, #32
 800a332:	fa02 f303 	lsl.w	r3, r2, r3
 800a336:	430b      	orrs	r3, r1
 800a338:	40c2      	lsrs	r2, r0
 800a33a:	616b      	str	r3, [r5, #20]
 800a33c:	9201      	str	r2, [sp, #4]
 800a33e:	9b01      	ldr	r3, [sp, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	bf14      	ite	ne
 800a344:	2102      	movne	r1, #2
 800a346:	2101      	moveq	r1, #1
 800a348:	61ab      	str	r3, [r5, #24]
 800a34a:	6129      	str	r1, [r5, #16]
 800a34c:	b1bc      	cbz	r4, 800a37e <__d2b+0x8e>
 800a34e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a352:	4404      	add	r4, r0
 800a354:	6034      	str	r4, [r6, #0]
 800a356:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a35a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a35c:	6018      	str	r0, [r3, #0]
 800a35e:	4628      	mov	r0, r5
 800a360:	b003      	add	sp, #12
 800a362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a364:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a368:	e7d7      	b.n	800a31a <__d2b+0x2a>
 800a36a:	6169      	str	r1, [r5, #20]
 800a36c:	e7e7      	b.n	800a33e <__d2b+0x4e>
 800a36e:	a801      	add	r0, sp, #4
 800a370:	f7ff fcfc 	bl	8009d6c <__lo0bits>
 800a374:	9b01      	ldr	r3, [sp, #4]
 800a376:	2101      	movs	r1, #1
 800a378:	616b      	str	r3, [r5, #20]
 800a37a:	3020      	adds	r0, #32
 800a37c:	e7e5      	b.n	800a34a <__d2b+0x5a>
 800a37e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a382:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800a386:	6030      	str	r0, [r6, #0]
 800a388:	6918      	ldr	r0, [r3, #16]
 800a38a:	f7ff fccf 	bl	8009d2c <__hi0bits>
 800a38e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a392:	e7e2      	b.n	800a35a <__d2b+0x6a>
 800a394:	0800d813 	.word	0x0800d813
 800a398:	0800d824 	.word	0x0800d824

0800a39c <__ratio>:
 800a39c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a0:	4688      	mov	r8, r1
 800a3a2:	4669      	mov	r1, sp
 800a3a4:	4681      	mov	r9, r0
 800a3a6:	f7ff ff5b 	bl	800a260 <__b2d>
 800a3aa:	460f      	mov	r7, r1
 800a3ac:	4604      	mov	r4, r0
 800a3ae:	460d      	mov	r5, r1
 800a3b0:	4640      	mov	r0, r8
 800a3b2:	a901      	add	r1, sp, #4
 800a3b4:	f7ff ff54 	bl	800a260 <__b2d>
 800a3b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3bc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a3c0:	468b      	mov	fp, r1
 800a3c2:	eba3 0c02 	sub.w	ip, r3, r2
 800a3c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a3ca:	1a9b      	subs	r3, r3, r2
 800a3cc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	bfd5      	itete	le
 800a3d4:	460a      	movle	r2, r1
 800a3d6:	462a      	movgt	r2, r5
 800a3d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a3dc:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a3e0:	bfd8      	it	le
 800a3e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a3e6:	465b      	mov	r3, fp
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	4639      	mov	r1, r7
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	f7f6 f9a7 	bl	8000740 <__aeabi_ddiv>
 800a3f2:	b003      	add	sp, #12
 800a3f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a3f8 <__copybits>:
 800a3f8:	3901      	subs	r1, #1
 800a3fa:	b570      	push	{r4, r5, r6, lr}
 800a3fc:	1149      	asrs	r1, r1, #5
 800a3fe:	6914      	ldr	r4, [r2, #16]
 800a400:	3101      	adds	r1, #1
 800a402:	f102 0314 	add.w	r3, r2, #20
 800a406:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a40a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a40e:	1f05      	subs	r5, r0, #4
 800a410:	42a3      	cmp	r3, r4
 800a412:	d30c      	bcc.n	800a42e <__copybits+0x36>
 800a414:	1aa3      	subs	r3, r4, r2
 800a416:	3b11      	subs	r3, #17
 800a418:	f023 0303 	bic.w	r3, r3, #3
 800a41c:	3211      	adds	r2, #17
 800a41e:	42a2      	cmp	r2, r4
 800a420:	bf88      	it	hi
 800a422:	2300      	movhi	r3, #0
 800a424:	4418      	add	r0, r3
 800a426:	2300      	movs	r3, #0
 800a428:	4288      	cmp	r0, r1
 800a42a:	d305      	bcc.n	800a438 <__copybits+0x40>
 800a42c:	bd70      	pop	{r4, r5, r6, pc}
 800a42e:	f853 6b04 	ldr.w	r6, [r3], #4
 800a432:	f845 6f04 	str.w	r6, [r5, #4]!
 800a436:	e7eb      	b.n	800a410 <__copybits+0x18>
 800a438:	f840 3b04 	str.w	r3, [r0], #4
 800a43c:	e7f4      	b.n	800a428 <__copybits+0x30>

0800a43e <__any_on>:
 800a43e:	f100 0214 	add.w	r2, r0, #20
 800a442:	6900      	ldr	r0, [r0, #16]
 800a444:	114b      	asrs	r3, r1, #5
 800a446:	4298      	cmp	r0, r3
 800a448:	b510      	push	{r4, lr}
 800a44a:	db11      	blt.n	800a470 <__any_on+0x32>
 800a44c:	dd0a      	ble.n	800a464 <__any_on+0x26>
 800a44e:	f011 011f 	ands.w	r1, r1, #31
 800a452:	d007      	beq.n	800a464 <__any_on+0x26>
 800a454:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a458:	fa24 f001 	lsr.w	r0, r4, r1
 800a45c:	fa00 f101 	lsl.w	r1, r0, r1
 800a460:	428c      	cmp	r4, r1
 800a462:	d10b      	bne.n	800a47c <__any_on+0x3e>
 800a464:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a468:	4293      	cmp	r3, r2
 800a46a:	d803      	bhi.n	800a474 <__any_on+0x36>
 800a46c:	2000      	movs	r0, #0
 800a46e:	bd10      	pop	{r4, pc}
 800a470:	4603      	mov	r3, r0
 800a472:	e7f7      	b.n	800a464 <__any_on+0x26>
 800a474:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a478:	2900      	cmp	r1, #0
 800a47a:	d0f5      	beq.n	800a468 <__any_on+0x2a>
 800a47c:	2001      	movs	r0, #1
 800a47e:	e7f6      	b.n	800a46e <__any_on+0x30>

0800a480 <sulp>:
 800a480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a484:	460f      	mov	r7, r1
 800a486:	4690      	mov	r8, r2
 800a488:	f7ff feca 	bl	800a220 <__ulp>
 800a48c:	4604      	mov	r4, r0
 800a48e:	460d      	mov	r5, r1
 800a490:	f1b8 0f00 	cmp.w	r8, #0
 800a494:	d011      	beq.n	800a4ba <sulp+0x3a>
 800a496:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a49a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	dd0b      	ble.n	800a4ba <sulp+0x3a>
 800a4a2:	2400      	movs	r4, #0
 800a4a4:	051b      	lsls	r3, r3, #20
 800a4a6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a4aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a4ae:	4622      	mov	r2, r4
 800a4b0:	462b      	mov	r3, r5
 800a4b2:	f7f6 f81b 	bl	80004ec <__aeabi_dmul>
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	460d      	mov	r5, r1
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	4629      	mov	r1, r5
 800a4be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4c2:	0000      	movs	r0, r0
 800a4c4:	0000      	movs	r0, r0
	...

0800a4c8 <_strtod_l>:
 800a4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4cc:	b09f      	sub	sp, #124	; 0x7c
 800a4ce:	9217      	str	r2, [sp, #92]	; 0x5c
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	4604      	mov	r4, r0
 800a4d4:	921a      	str	r2, [sp, #104]	; 0x68
 800a4d6:	460d      	mov	r5, r1
 800a4d8:	f04f 0800 	mov.w	r8, #0
 800a4dc:	f04f 0900 	mov.w	r9, #0
 800a4e0:	460a      	mov	r2, r1
 800a4e2:	9219      	str	r2, [sp, #100]	; 0x64
 800a4e4:	7811      	ldrb	r1, [r2, #0]
 800a4e6:	292b      	cmp	r1, #43	; 0x2b
 800a4e8:	d04a      	beq.n	800a580 <_strtod_l+0xb8>
 800a4ea:	d838      	bhi.n	800a55e <_strtod_l+0x96>
 800a4ec:	290d      	cmp	r1, #13
 800a4ee:	d832      	bhi.n	800a556 <_strtod_l+0x8e>
 800a4f0:	2908      	cmp	r1, #8
 800a4f2:	d832      	bhi.n	800a55a <_strtod_l+0x92>
 800a4f4:	2900      	cmp	r1, #0
 800a4f6:	d03b      	beq.n	800a570 <_strtod_l+0xa8>
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	920e      	str	r2, [sp, #56]	; 0x38
 800a4fc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a4fe:	7832      	ldrb	r2, [r6, #0]
 800a500:	2a30      	cmp	r2, #48	; 0x30
 800a502:	f040 80b2 	bne.w	800a66a <_strtod_l+0x1a2>
 800a506:	7872      	ldrb	r2, [r6, #1]
 800a508:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a50c:	2a58      	cmp	r2, #88	; 0x58
 800a50e:	d16e      	bne.n	800a5ee <_strtod_l+0x126>
 800a510:	9302      	str	r3, [sp, #8]
 800a512:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a514:	4620      	mov	r0, r4
 800a516:	9301      	str	r3, [sp, #4]
 800a518:	ab1a      	add	r3, sp, #104	; 0x68
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	4a8c      	ldr	r2, [pc, #560]	; (800a750 <_strtod_l+0x288>)
 800a51e:	ab1b      	add	r3, sp, #108	; 0x6c
 800a520:	a919      	add	r1, sp, #100	; 0x64
 800a522:	f001 f937 	bl	800b794 <__gethex>
 800a526:	f010 070f 	ands.w	r7, r0, #15
 800a52a:	4605      	mov	r5, r0
 800a52c:	d005      	beq.n	800a53a <_strtod_l+0x72>
 800a52e:	2f06      	cmp	r7, #6
 800a530:	d128      	bne.n	800a584 <_strtod_l+0xbc>
 800a532:	2300      	movs	r3, #0
 800a534:	3601      	adds	r6, #1
 800a536:	9619      	str	r6, [sp, #100]	; 0x64
 800a538:	930e      	str	r3, [sp, #56]	; 0x38
 800a53a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f040 85a0 	bne.w	800b082 <_strtod_l+0xbba>
 800a542:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a544:	b1cb      	cbz	r3, 800a57a <_strtod_l+0xb2>
 800a546:	4642      	mov	r2, r8
 800a548:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a54c:	4610      	mov	r0, r2
 800a54e:	4619      	mov	r1, r3
 800a550:	b01f      	add	sp, #124	; 0x7c
 800a552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a556:	2920      	cmp	r1, #32
 800a558:	d1ce      	bne.n	800a4f8 <_strtod_l+0x30>
 800a55a:	3201      	adds	r2, #1
 800a55c:	e7c1      	b.n	800a4e2 <_strtod_l+0x1a>
 800a55e:	292d      	cmp	r1, #45	; 0x2d
 800a560:	d1ca      	bne.n	800a4f8 <_strtod_l+0x30>
 800a562:	2101      	movs	r1, #1
 800a564:	910e      	str	r1, [sp, #56]	; 0x38
 800a566:	1c51      	adds	r1, r2, #1
 800a568:	9119      	str	r1, [sp, #100]	; 0x64
 800a56a:	7852      	ldrb	r2, [r2, #1]
 800a56c:	2a00      	cmp	r2, #0
 800a56e:	d1c5      	bne.n	800a4fc <_strtod_l+0x34>
 800a570:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a572:	9519      	str	r5, [sp, #100]	; 0x64
 800a574:	2b00      	cmp	r3, #0
 800a576:	f040 8582 	bne.w	800b07e <_strtod_l+0xbb6>
 800a57a:	4642      	mov	r2, r8
 800a57c:	464b      	mov	r3, r9
 800a57e:	e7e5      	b.n	800a54c <_strtod_l+0x84>
 800a580:	2100      	movs	r1, #0
 800a582:	e7ef      	b.n	800a564 <_strtod_l+0x9c>
 800a584:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a586:	b13a      	cbz	r2, 800a598 <_strtod_l+0xd0>
 800a588:	2135      	movs	r1, #53	; 0x35
 800a58a:	a81c      	add	r0, sp, #112	; 0x70
 800a58c:	f7ff ff34 	bl	800a3f8 <__copybits>
 800a590:	4620      	mov	r0, r4
 800a592:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a594:	f7ff fb18 	bl	8009bc8 <_Bfree>
 800a598:	3f01      	subs	r7, #1
 800a59a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a59c:	2f04      	cmp	r7, #4
 800a59e:	d806      	bhi.n	800a5ae <_strtod_l+0xe6>
 800a5a0:	e8df f007 	tbb	[pc, r7]
 800a5a4:	201d0314 	.word	0x201d0314
 800a5a8:	14          	.byte	0x14
 800a5a9:	00          	.byte	0x00
 800a5aa:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800a5ae:	05e9      	lsls	r1, r5, #23
 800a5b0:	bf48      	it	mi
 800a5b2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a5b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a5ba:	0d1b      	lsrs	r3, r3, #20
 800a5bc:	051b      	lsls	r3, r3, #20
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d1bb      	bne.n	800a53a <_strtod_l+0x72>
 800a5c2:	f7fe fb15 	bl	8008bf0 <__errno>
 800a5c6:	2322      	movs	r3, #34	; 0x22
 800a5c8:	6003      	str	r3, [r0, #0]
 800a5ca:	e7b6      	b.n	800a53a <_strtod_l+0x72>
 800a5cc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a5d0:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800a5d4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a5d8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a5dc:	e7e7      	b.n	800a5ae <_strtod_l+0xe6>
 800a5de:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800a754 <_strtod_l+0x28c>
 800a5e2:	e7e4      	b.n	800a5ae <_strtod_l+0xe6>
 800a5e4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a5e8:	f04f 38ff 	mov.w	r8, #4294967295
 800a5ec:	e7df      	b.n	800a5ae <_strtod_l+0xe6>
 800a5ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a5f0:	1c5a      	adds	r2, r3, #1
 800a5f2:	9219      	str	r2, [sp, #100]	; 0x64
 800a5f4:	785b      	ldrb	r3, [r3, #1]
 800a5f6:	2b30      	cmp	r3, #48	; 0x30
 800a5f8:	d0f9      	beq.n	800a5ee <_strtod_l+0x126>
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d09d      	beq.n	800a53a <_strtod_l+0x72>
 800a5fe:	2301      	movs	r3, #1
 800a600:	f04f 0a00 	mov.w	sl, #0
 800a604:	220a      	movs	r2, #10
 800a606:	46d3      	mov	fp, sl
 800a608:	9305      	str	r3, [sp, #20]
 800a60a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a60c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800a610:	930b      	str	r3, [sp, #44]	; 0x2c
 800a612:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a614:	7806      	ldrb	r6, [r0, #0]
 800a616:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a61a:	b2d9      	uxtb	r1, r3
 800a61c:	2909      	cmp	r1, #9
 800a61e:	d926      	bls.n	800a66e <_strtod_l+0x1a6>
 800a620:	2201      	movs	r2, #1
 800a622:	494d      	ldr	r1, [pc, #308]	; (800a758 <_strtod_l+0x290>)
 800a624:	f000 ffe6 	bl	800b5f4 <strncmp>
 800a628:	2800      	cmp	r0, #0
 800a62a:	d030      	beq.n	800a68e <_strtod_l+0x1c6>
 800a62c:	2000      	movs	r0, #0
 800a62e:	4632      	mov	r2, r6
 800a630:	4603      	mov	r3, r0
 800a632:	465e      	mov	r6, fp
 800a634:	9008      	str	r0, [sp, #32]
 800a636:	2a65      	cmp	r2, #101	; 0x65
 800a638:	d001      	beq.n	800a63e <_strtod_l+0x176>
 800a63a:	2a45      	cmp	r2, #69	; 0x45
 800a63c:	d113      	bne.n	800a666 <_strtod_l+0x19e>
 800a63e:	b91e      	cbnz	r6, 800a648 <_strtod_l+0x180>
 800a640:	9a05      	ldr	r2, [sp, #20]
 800a642:	4302      	orrs	r2, r0
 800a644:	d094      	beq.n	800a570 <_strtod_l+0xa8>
 800a646:	2600      	movs	r6, #0
 800a648:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800a64a:	1c6a      	adds	r2, r5, #1
 800a64c:	9219      	str	r2, [sp, #100]	; 0x64
 800a64e:	786a      	ldrb	r2, [r5, #1]
 800a650:	2a2b      	cmp	r2, #43	; 0x2b
 800a652:	d074      	beq.n	800a73e <_strtod_l+0x276>
 800a654:	2a2d      	cmp	r2, #45	; 0x2d
 800a656:	d078      	beq.n	800a74a <_strtod_l+0x282>
 800a658:	f04f 0c00 	mov.w	ip, #0
 800a65c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a660:	2909      	cmp	r1, #9
 800a662:	d97f      	bls.n	800a764 <_strtod_l+0x29c>
 800a664:	9519      	str	r5, [sp, #100]	; 0x64
 800a666:	2700      	movs	r7, #0
 800a668:	e09e      	b.n	800a7a8 <_strtod_l+0x2e0>
 800a66a:	2300      	movs	r3, #0
 800a66c:	e7c8      	b.n	800a600 <_strtod_l+0x138>
 800a66e:	f1bb 0f08 	cmp.w	fp, #8
 800a672:	bfd8      	it	le
 800a674:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800a676:	f100 0001 	add.w	r0, r0, #1
 800a67a:	bfd6      	itet	le
 800a67c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a680:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a684:	930a      	strle	r3, [sp, #40]	; 0x28
 800a686:	f10b 0b01 	add.w	fp, fp, #1
 800a68a:	9019      	str	r0, [sp, #100]	; 0x64
 800a68c:	e7c1      	b.n	800a612 <_strtod_l+0x14a>
 800a68e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a690:	1c5a      	adds	r2, r3, #1
 800a692:	9219      	str	r2, [sp, #100]	; 0x64
 800a694:	785a      	ldrb	r2, [r3, #1]
 800a696:	f1bb 0f00 	cmp.w	fp, #0
 800a69a:	d037      	beq.n	800a70c <_strtod_l+0x244>
 800a69c:	465e      	mov	r6, fp
 800a69e:	9008      	str	r0, [sp, #32]
 800a6a0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a6a4:	2b09      	cmp	r3, #9
 800a6a6:	d912      	bls.n	800a6ce <_strtod_l+0x206>
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	e7c4      	b.n	800a636 <_strtod_l+0x16e>
 800a6ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	1c5a      	adds	r2, r3, #1
 800a6b2:	9219      	str	r2, [sp, #100]	; 0x64
 800a6b4:	785a      	ldrb	r2, [r3, #1]
 800a6b6:	2a30      	cmp	r2, #48	; 0x30
 800a6b8:	d0f8      	beq.n	800a6ac <_strtod_l+0x1e4>
 800a6ba:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a6be:	2b08      	cmp	r3, #8
 800a6c0:	f200 84e4 	bhi.w	800b08c <_strtod_l+0xbc4>
 800a6c4:	9008      	str	r0, [sp, #32]
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	4606      	mov	r6, r0
 800a6ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a6cc:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6ce:	3a30      	subs	r2, #48	; 0x30
 800a6d0:	f100 0301 	add.w	r3, r0, #1
 800a6d4:	d014      	beq.n	800a700 <_strtod_l+0x238>
 800a6d6:	9908      	ldr	r1, [sp, #32]
 800a6d8:	eb00 0c06 	add.w	ip, r0, r6
 800a6dc:	4419      	add	r1, r3
 800a6de:	9108      	str	r1, [sp, #32]
 800a6e0:	4633      	mov	r3, r6
 800a6e2:	210a      	movs	r1, #10
 800a6e4:	4563      	cmp	r3, ip
 800a6e6:	d113      	bne.n	800a710 <_strtod_l+0x248>
 800a6e8:	1833      	adds	r3, r6, r0
 800a6ea:	2b08      	cmp	r3, #8
 800a6ec:	f106 0601 	add.w	r6, r6, #1
 800a6f0:	4406      	add	r6, r0
 800a6f2:	dc1a      	bgt.n	800a72a <_strtod_l+0x262>
 800a6f4:	230a      	movs	r3, #10
 800a6f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a6f8:	fb03 2301 	mla	r3, r3, r1, r2
 800a6fc:	930a      	str	r3, [sp, #40]	; 0x28
 800a6fe:	2300      	movs	r3, #0
 800a700:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a702:	4618      	mov	r0, r3
 800a704:	1c51      	adds	r1, r2, #1
 800a706:	9119      	str	r1, [sp, #100]	; 0x64
 800a708:	7852      	ldrb	r2, [r2, #1]
 800a70a:	e7c9      	b.n	800a6a0 <_strtod_l+0x1d8>
 800a70c:	4658      	mov	r0, fp
 800a70e:	e7d2      	b.n	800a6b6 <_strtod_l+0x1ee>
 800a710:	2b08      	cmp	r3, #8
 800a712:	f103 0301 	add.w	r3, r3, #1
 800a716:	dc03      	bgt.n	800a720 <_strtod_l+0x258>
 800a718:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a71a:	434f      	muls	r7, r1
 800a71c:	970a      	str	r7, [sp, #40]	; 0x28
 800a71e:	e7e1      	b.n	800a6e4 <_strtod_l+0x21c>
 800a720:	2b10      	cmp	r3, #16
 800a722:	bfd8      	it	le
 800a724:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a728:	e7dc      	b.n	800a6e4 <_strtod_l+0x21c>
 800a72a:	2e10      	cmp	r6, #16
 800a72c:	bfdc      	itt	le
 800a72e:	230a      	movle	r3, #10
 800a730:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a734:	e7e3      	b.n	800a6fe <_strtod_l+0x236>
 800a736:	2300      	movs	r3, #0
 800a738:	9308      	str	r3, [sp, #32]
 800a73a:	2301      	movs	r3, #1
 800a73c:	e780      	b.n	800a640 <_strtod_l+0x178>
 800a73e:	f04f 0c00 	mov.w	ip, #0
 800a742:	1caa      	adds	r2, r5, #2
 800a744:	9219      	str	r2, [sp, #100]	; 0x64
 800a746:	78aa      	ldrb	r2, [r5, #2]
 800a748:	e788      	b.n	800a65c <_strtod_l+0x194>
 800a74a:	f04f 0c01 	mov.w	ip, #1
 800a74e:	e7f8      	b.n	800a742 <_strtod_l+0x27a>
 800a750:	0800d980 	.word	0x0800d980
 800a754:	7ff00000 	.word	0x7ff00000
 800a758:	0800d97c 	.word	0x0800d97c
 800a75c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a75e:	1c51      	adds	r1, r2, #1
 800a760:	9119      	str	r1, [sp, #100]	; 0x64
 800a762:	7852      	ldrb	r2, [r2, #1]
 800a764:	2a30      	cmp	r2, #48	; 0x30
 800a766:	d0f9      	beq.n	800a75c <_strtod_l+0x294>
 800a768:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a76c:	2908      	cmp	r1, #8
 800a76e:	f63f af7a 	bhi.w	800a666 <_strtod_l+0x19e>
 800a772:	3a30      	subs	r2, #48	; 0x30
 800a774:	9209      	str	r2, [sp, #36]	; 0x24
 800a776:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a778:	920c      	str	r2, [sp, #48]	; 0x30
 800a77a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a77c:	1c57      	adds	r7, r2, #1
 800a77e:	9719      	str	r7, [sp, #100]	; 0x64
 800a780:	7852      	ldrb	r2, [r2, #1]
 800a782:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a786:	f1be 0f09 	cmp.w	lr, #9
 800a78a:	d938      	bls.n	800a7fe <_strtod_l+0x336>
 800a78c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a78e:	1a7f      	subs	r7, r7, r1
 800a790:	2f08      	cmp	r7, #8
 800a792:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a796:	dc03      	bgt.n	800a7a0 <_strtod_l+0x2d8>
 800a798:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a79a:	428f      	cmp	r7, r1
 800a79c:	bfa8      	it	ge
 800a79e:	460f      	movge	r7, r1
 800a7a0:	f1bc 0f00 	cmp.w	ip, #0
 800a7a4:	d000      	beq.n	800a7a8 <_strtod_l+0x2e0>
 800a7a6:	427f      	negs	r7, r7
 800a7a8:	2e00      	cmp	r6, #0
 800a7aa:	d14f      	bne.n	800a84c <_strtod_l+0x384>
 800a7ac:	9905      	ldr	r1, [sp, #20]
 800a7ae:	4301      	orrs	r1, r0
 800a7b0:	f47f aec3 	bne.w	800a53a <_strtod_l+0x72>
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f47f aedb 	bne.w	800a570 <_strtod_l+0xa8>
 800a7ba:	2a69      	cmp	r2, #105	; 0x69
 800a7bc:	d029      	beq.n	800a812 <_strtod_l+0x34a>
 800a7be:	dc26      	bgt.n	800a80e <_strtod_l+0x346>
 800a7c0:	2a49      	cmp	r2, #73	; 0x49
 800a7c2:	d026      	beq.n	800a812 <_strtod_l+0x34a>
 800a7c4:	2a4e      	cmp	r2, #78	; 0x4e
 800a7c6:	f47f aed3 	bne.w	800a570 <_strtod_l+0xa8>
 800a7ca:	499a      	ldr	r1, [pc, #616]	; (800aa34 <_strtod_l+0x56c>)
 800a7cc:	a819      	add	r0, sp, #100	; 0x64
 800a7ce:	f001 fa23 	bl	800bc18 <__match>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	f43f aecc 	beq.w	800a570 <_strtod_l+0xa8>
 800a7d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7da:	781b      	ldrb	r3, [r3, #0]
 800a7dc:	2b28      	cmp	r3, #40	; 0x28
 800a7de:	d12f      	bne.n	800a840 <_strtod_l+0x378>
 800a7e0:	4995      	ldr	r1, [pc, #596]	; (800aa38 <_strtod_l+0x570>)
 800a7e2:	aa1c      	add	r2, sp, #112	; 0x70
 800a7e4:	a819      	add	r0, sp, #100	; 0x64
 800a7e6:	f001 fa2b 	bl	800bc40 <__hexnan>
 800a7ea:	2805      	cmp	r0, #5
 800a7ec:	d128      	bne.n	800a840 <_strtod_l+0x378>
 800a7ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a7f0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a7f4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a7f8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a7fc:	e69d      	b.n	800a53a <_strtod_l+0x72>
 800a7fe:	210a      	movs	r1, #10
 800a800:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a802:	fb01 2107 	mla	r1, r1, r7, r2
 800a806:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a80a:	9209      	str	r2, [sp, #36]	; 0x24
 800a80c:	e7b5      	b.n	800a77a <_strtod_l+0x2b2>
 800a80e:	2a6e      	cmp	r2, #110	; 0x6e
 800a810:	e7d9      	b.n	800a7c6 <_strtod_l+0x2fe>
 800a812:	498a      	ldr	r1, [pc, #552]	; (800aa3c <_strtod_l+0x574>)
 800a814:	a819      	add	r0, sp, #100	; 0x64
 800a816:	f001 f9ff 	bl	800bc18 <__match>
 800a81a:	2800      	cmp	r0, #0
 800a81c:	f43f aea8 	beq.w	800a570 <_strtod_l+0xa8>
 800a820:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a822:	4987      	ldr	r1, [pc, #540]	; (800aa40 <_strtod_l+0x578>)
 800a824:	3b01      	subs	r3, #1
 800a826:	a819      	add	r0, sp, #100	; 0x64
 800a828:	9319      	str	r3, [sp, #100]	; 0x64
 800a82a:	f001 f9f5 	bl	800bc18 <__match>
 800a82e:	b910      	cbnz	r0, 800a836 <_strtod_l+0x36e>
 800a830:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a832:	3301      	adds	r3, #1
 800a834:	9319      	str	r3, [sp, #100]	; 0x64
 800a836:	f04f 0800 	mov.w	r8, #0
 800a83a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800aa44 <_strtod_l+0x57c>
 800a83e:	e67c      	b.n	800a53a <_strtod_l+0x72>
 800a840:	4881      	ldr	r0, [pc, #516]	; (800aa48 <_strtod_l+0x580>)
 800a842:	f000 ff07 	bl	800b654 <nan>
 800a846:	4680      	mov	r8, r0
 800a848:	4689      	mov	r9, r1
 800a84a:	e676      	b.n	800a53a <_strtod_l+0x72>
 800a84c:	9b08      	ldr	r3, [sp, #32]
 800a84e:	f1bb 0f00 	cmp.w	fp, #0
 800a852:	bf08      	it	eq
 800a854:	46b3      	moveq	fp, r6
 800a856:	1afb      	subs	r3, r7, r3
 800a858:	2e10      	cmp	r6, #16
 800a85a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a85c:	4635      	mov	r5, r6
 800a85e:	9309      	str	r3, [sp, #36]	; 0x24
 800a860:	bfa8      	it	ge
 800a862:	2510      	movge	r5, #16
 800a864:	f7f5 fdc8 	bl	80003f8 <__aeabi_ui2d>
 800a868:	2e09      	cmp	r6, #9
 800a86a:	4680      	mov	r8, r0
 800a86c:	4689      	mov	r9, r1
 800a86e:	dd13      	ble.n	800a898 <_strtod_l+0x3d0>
 800a870:	4b76      	ldr	r3, [pc, #472]	; (800aa4c <_strtod_l+0x584>)
 800a872:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a876:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a87a:	f7f5 fe37 	bl	80004ec <__aeabi_dmul>
 800a87e:	4680      	mov	r8, r0
 800a880:	4650      	mov	r0, sl
 800a882:	4689      	mov	r9, r1
 800a884:	f7f5 fdb8 	bl	80003f8 <__aeabi_ui2d>
 800a888:	4602      	mov	r2, r0
 800a88a:	460b      	mov	r3, r1
 800a88c:	4640      	mov	r0, r8
 800a88e:	4649      	mov	r1, r9
 800a890:	f7f5 fc76 	bl	8000180 <__adddf3>
 800a894:	4680      	mov	r8, r0
 800a896:	4689      	mov	r9, r1
 800a898:	2e0f      	cmp	r6, #15
 800a89a:	dc36      	bgt.n	800a90a <_strtod_l+0x442>
 800a89c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	f43f ae4b 	beq.w	800a53a <_strtod_l+0x72>
 800a8a4:	dd22      	ble.n	800a8ec <_strtod_l+0x424>
 800a8a6:	2b16      	cmp	r3, #22
 800a8a8:	dc09      	bgt.n	800a8be <_strtod_l+0x3f6>
 800a8aa:	4968      	ldr	r1, [pc, #416]	; (800aa4c <_strtod_l+0x584>)
 800a8ac:	4642      	mov	r2, r8
 800a8ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a8b2:	464b      	mov	r3, r9
 800a8b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8b8:	f7f5 fe18 	bl	80004ec <__aeabi_dmul>
 800a8bc:	e7c3      	b.n	800a846 <_strtod_l+0x37e>
 800a8be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8c0:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	db20      	blt.n	800a90a <_strtod_l+0x442>
 800a8c8:	4c60      	ldr	r4, [pc, #384]	; (800aa4c <_strtod_l+0x584>)
 800a8ca:	f1c6 060f 	rsb	r6, r6, #15
 800a8ce:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a8d2:	4642      	mov	r2, r8
 800a8d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8d8:	464b      	mov	r3, r9
 800a8da:	f7f5 fe07 	bl	80004ec <__aeabi_dmul>
 800a8de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8e0:	1b9e      	subs	r6, r3, r6
 800a8e2:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a8e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a8ea:	e7e5      	b.n	800a8b8 <_strtod_l+0x3f0>
 800a8ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ee:	3316      	adds	r3, #22
 800a8f0:	db0b      	blt.n	800a90a <_strtod_l+0x442>
 800a8f2:	9b08      	ldr	r3, [sp, #32]
 800a8f4:	4640      	mov	r0, r8
 800a8f6:	1bdf      	subs	r7, r3, r7
 800a8f8:	4b54      	ldr	r3, [pc, #336]	; (800aa4c <_strtod_l+0x584>)
 800a8fa:	4649      	mov	r1, r9
 800a8fc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a900:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a904:	f7f5 ff1c 	bl	8000740 <__aeabi_ddiv>
 800a908:	e79d      	b.n	800a846 <_strtod_l+0x37e>
 800a90a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a90c:	1b75      	subs	r5, r6, r5
 800a90e:	441d      	add	r5, r3
 800a910:	2d00      	cmp	r5, #0
 800a912:	dd70      	ble.n	800a9f6 <_strtod_l+0x52e>
 800a914:	f015 030f 	ands.w	r3, r5, #15
 800a918:	d00a      	beq.n	800a930 <_strtod_l+0x468>
 800a91a:	494c      	ldr	r1, [pc, #304]	; (800aa4c <_strtod_l+0x584>)
 800a91c:	4642      	mov	r2, r8
 800a91e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a922:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a926:	464b      	mov	r3, r9
 800a928:	f7f5 fde0 	bl	80004ec <__aeabi_dmul>
 800a92c:	4680      	mov	r8, r0
 800a92e:	4689      	mov	r9, r1
 800a930:	f035 050f 	bics.w	r5, r5, #15
 800a934:	d04d      	beq.n	800a9d2 <_strtod_l+0x50a>
 800a936:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a93a:	dd22      	ble.n	800a982 <_strtod_l+0x4ba>
 800a93c:	2600      	movs	r6, #0
 800a93e:	46b3      	mov	fp, r6
 800a940:	960b      	str	r6, [sp, #44]	; 0x2c
 800a942:	9608      	str	r6, [sp, #32]
 800a944:	2322      	movs	r3, #34	; 0x22
 800a946:	f04f 0800 	mov.w	r8, #0
 800a94a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800aa44 <_strtod_l+0x57c>
 800a94e:	6023      	str	r3, [r4, #0]
 800a950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a952:	2b00      	cmp	r3, #0
 800a954:	f43f adf1 	beq.w	800a53a <_strtod_l+0x72>
 800a958:	4620      	mov	r0, r4
 800a95a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a95c:	f7ff f934 	bl	8009bc8 <_Bfree>
 800a960:	4620      	mov	r0, r4
 800a962:	9908      	ldr	r1, [sp, #32]
 800a964:	f7ff f930 	bl	8009bc8 <_Bfree>
 800a968:	4659      	mov	r1, fp
 800a96a:	4620      	mov	r0, r4
 800a96c:	f7ff f92c 	bl	8009bc8 <_Bfree>
 800a970:	4620      	mov	r0, r4
 800a972:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a974:	f7ff f928 	bl	8009bc8 <_Bfree>
 800a978:	4631      	mov	r1, r6
 800a97a:	4620      	mov	r0, r4
 800a97c:	f7ff f924 	bl	8009bc8 <_Bfree>
 800a980:	e5db      	b.n	800a53a <_strtod_l+0x72>
 800a982:	4b33      	ldr	r3, [pc, #204]	; (800aa50 <_strtod_l+0x588>)
 800a984:	4640      	mov	r0, r8
 800a986:	9305      	str	r3, [sp, #20]
 800a988:	2300      	movs	r3, #0
 800a98a:	4649      	mov	r1, r9
 800a98c:	469a      	mov	sl, r3
 800a98e:	112d      	asrs	r5, r5, #4
 800a990:	2d01      	cmp	r5, #1
 800a992:	dc21      	bgt.n	800a9d8 <_strtod_l+0x510>
 800a994:	b10b      	cbz	r3, 800a99a <_strtod_l+0x4d2>
 800a996:	4680      	mov	r8, r0
 800a998:	4689      	mov	r9, r1
 800a99a:	492d      	ldr	r1, [pc, #180]	; (800aa50 <_strtod_l+0x588>)
 800a99c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a9a0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a9a4:	4642      	mov	r2, r8
 800a9a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9aa:	464b      	mov	r3, r9
 800a9ac:	f7f5 fd9e 	bl	80004ec <__aeabi_dmul>
 800a9b0:	4b24      	ldr	r3, [pc, #144]	; (800aa44 <_strtod_l+0x57c>)
 800a9b2:	460a      	mov	r2, r1
 800a9b4:	400b      	ands	r3, r1
 800a9b6:	4927      	ldr	r1, [pc, #156]	; (800aa54 <_strtod_l+0x58c>)
 800a9b8:	4680      	mov	r8, r0
 800a9ba:	428b      	cmp	r3, r1
 800a9bc:	d8be      	bhi.n	800a93c <_strtod_l+0x474>
 800a9be:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a9c2:	428b      	cmp	r3, r1
 800a9c4:	bf86      	itte	hi
 800a9c6:	f04f 38ff 	movhi.w	r8, #4294967295
 800a9ca:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800aa58 <_strtod_l+0x590>
 800a9ce:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	9305      	str	r3, [sp, #20]
 800a9d6:	e07b      	b.n	800aad0 <_strtod_l+0x608>
 800a9d8:	07ea      	lsls	r2, r5, #31
 800a9da:	d505      	bpl.n	800a9e8 <_strtod_l+0x520>
 800a9dc:	9b05      	ldr	r3, [sp, #20]
 800a9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e2:	f7f5 fd83 	bl	80004ec <__aeabi_dmul>
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	9a05      	ldr	r2, [sp, #20]
 800a9ea:	f10a 0a01 	add.w	sl, sl, #1
 800a9ee:	3208      	adds	r2, #8
 800a9f0:	106d      	asrs	r5, r5, #1
 800a9f2:	9205      	str	r2, [sp, #20]
 800a9f4:	e7cc      	b.n	800a990 <_strtod_l+0x4c8>
 800a9f6:	d0ec      	beq.n	800a9d2 <_strtod_l+0x50a>
 800a9f8:	426d      	negs	r5, r5
 800a9fa:	f015 020f 	ands.w	r2, r5, #15
 800a9fe:	d00a      	beq.n	800aa16 <_strtod_l+0x54e>
 800aa00:	4b12      	ldr	r3, [pc, #72]	; (800aa4c <_strtod_l+0x584>)
 800aa02:	4640      	mov	r0, r8
 800aa04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa08:	4649      	mov	r1, r9
 800aa0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa0e:	f7f5 fe97 	bl	8000740 <__aeabi_ddiv>
 800aa12:	4680      	mov	r8, r0
 800aa14:	4689      	mov	r9, r1
 800aa16:	112d      	asrs	r5, r5, #4
 800aa18:	d0db      	beq.n	800a9d2 <_strtod_l+0x50a>
 800aa1a:	2d1f      	cmp	r5, #31
 800aa1c:	dd1e      	ble.n	800aa5c <_strtod_l+0x594>
 800aa1e:	2600      	movs	r6, #0
 800aa20:	46b3      	mov	fp, r6
 800aa22:	960b      	str	r6, [sp, #44]	; 0x2c
 800aa24:	9608      	str	r6, [sp, #32]
 800aa26:	2322      	movs	r3, #34	; 0x22
 800aa28:	f04f 0800 	mov.w	r8, #0
 800aa2c:	f04f 0900 	mov.w	r9, #0
 800aa30:	6023      	str	r3, [r4, #0]
 800aa32:	e78d      	b.n	800a950 <_strtod_l+0x488>
 800aa34:	0800d76b 	.word	0x0800d76b
 800aa38:	0800d994 	.word	0x0800d994
 800aa3c:	0800d763 	.word	0x0800d763
 800aa40:	0800d79a 	.word	0x0800d79a
 800aa44:	7ff00000 	.word	0x7ff00000
 800aa48:	0800db25 	.word	0x0800db25
 800aa4c:	0800d8a8 	.word	0x0800d8a8
 800aa50:	0800d880 	.word	0x0800d880
 800aa54:	7ca00000 	.word	0x7ca00000
 800aa58:	7fefffff 	.word	0x7fefffff
 800aa5c:	f015 0310 	ands.w	r3, r5, #16
 800aa60:	bf18      	it	ne
 800aa62:	236a      	movne	r3, #106	; 0x6a
 800aa64:	4640      	mov	r0, r8
 800aa66:	9305      	str	r3, [sp, #20]
 800aa68:	4649      	mov	r1, r9
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800ad38 <_strtod_l+0x870>
 800aa70:	07ea      	lsls	r2, r5, #31
 800aa72:	d504      	bpl.n	800aa7e <_strtod_l+0x5b6>
 800aa74:	e9da 2300 	ldrd	r2, r3, [sl]
 800aa78:	f7f5 fd38 	bl	80004ec <__aeabi_dmul>
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	106d      	asrs	r5, r5, #1
 800aa80:	f10a 0a08 	add.w	sl, sl, #8
 800aa84:	d1f4      	bne.n	800aa70 <_strtod_l+0x5a8>
 800aa86:	b10b      	cbz	r3, 800aa8c <_strtod_l+0x5c4>
 800aa88:	4680      	mov	r8, r0
 800aa8a:	4689      	mov	r9, r1
 800aa8c:	9b05      	ldr	r3, [sp, #20]
 800aa8e:	b1bb      	cbz	r3, 800aac0 <_strtod_l+0x5f8>
 800aa90:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800aa94:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	4649      	mov	r1, r9
 800aa9c:	dd10      	ble.n	800aac0 <_strtod_l+0x5f8>
 800aa9e:	2b1f      	cmp	r3, #31
 800aaa0:	f340 8128 	ble.w	800acf4 <_strtod_l+0x82c>
 800aaa4:	2b34      	cmp	r3, #52	; 0x34
 800aaa6:	bfd8      	it	le
 800aaa8:	f04f 33ff 	movle.w	r3, #4294967295
 800aaac:	f04f 0800 	mov.w	r8, #0
 800aab0:	bfcf      	iteee	gt
 800aab2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800aab6:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800aaba:	4093      	lslle	r3, r2
 800aabc:	ea03 0901 	andle.w	r9, r3, r1
 800aac0:	2200      	movs	r2, #0
 800aac2:	2300      	movs	r3, #0
 800aac4:	4640      	mov	r0, r8
 800aac6:	4649      	mov	r1, r9
 800aac8:	f7f5 ff78 	bl	80009bc <__aeabi_dcmpeq>
 800aacc:	2800      	cmp	r0, #0
 800aace:	d1a6      	bne.n	800aa1e <_strtod_l+0x556>
 800aad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aad2:	465a      	mov	r2, fp
 800aad4:	9300      	str	r3, [sp, #0]
 800aad6:	4620      	mov	r0, r4
 800aad8:	4633      	mov	r3, r6
 800aada:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aadc:	f7ff f8dc 	bl	8009c98 <__s2b>
 800aae0:	900b      	str	r0, [sp, #44]	; 0x2c
 800aae2:	2800      	cmp	r0, #0
 800aae4:	f43f af2a 	beq.w	800a93c <_strtod_l+0x474>
 800aae8:	2600      	movs	r6, #0
 800aaea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aaec:	9b08      	ldr	r3, [sp, #32]
 800aaee:	2a00      	cmp	r2, #0
 800aaf0:	eba3 0307 	sub.w	r3, r3, r7
 800aaf4:	bfa8      	it	ge
 800aaf6:	2300      	movge	r3, #0
 800aaf8:	46b3      	mov	fp, r6
 800aafa:	9312      	str	r3, [sp, #72]	; 0x48
 800aafc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ab00:	9316      	str	r3, [sp, #88]	; 0x58
 800ab02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab04:	4620      	mov	r0, r4
 800ab06:	6859      	ldr	r1, [r3, #4]
 800ab08:	f7ff f81e 	bl	8009b48 <_Balloc>
 800ab0c:	9008      	str	r0, [sp, #32]
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	f43f af18 	beq.w	800a944 <_strtod_l+0x47c>
 800ab14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab16:	300c      	adds	r0, #12
 800ab18:	691a      	ldr	r2, [r3, #16]
 800ab1a:	f103 010c 	add.w	r1, r3, #12
 800ab1e:	3202      	adds	r2, #2
 800ab20:	0092      	lsls	r2, r2, #2
 800ab22:	f000 fd89 	bl	800b638 <memcpy>
 800ab26:	ab1c      	add	r3, sp, #112	; 0x70
 800ab28:	9301      	str	r3, [sp, #4]
 800ab2a:	ab1b      	add	r3, sp, #108	; 0x6c
 800ab2c:	9300      	str	r3, [sp, #0]
 800ab2e:	4642      	mov	r2, r8
 800ab30:	464b      	mov	r3, r9
 800ab32:	4620      	mov	r0, r4
 800ab34:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800ab38:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800ab3c:	f7ff fbd8 	bl	800a2f0 <__d2b>
 800ab40:	901a      	str	r0, [sp, #104]	; 0x68
 800ab42:	2800      	cmp	r0, #0
 800ab44:	f43f aefe 	beq.w	800a944 <_strtod_l+0x47c>
 800ab48:	2101      	movs	r1, #1
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f7ff f93c 	bl	8009dc8 <__i2b>
 800ab50:	4683      	mov	fp, r0
 800ab52:	2800      	cmp	r0, #0
 800ab54:	f43f aef6 	beq.w	800a944 <_strtod_l+0x47c>
 800ab58:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800ab5a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ab5c:	2f00      	cmp	r7, #0
 800ab5e:	bfab      	itete	ge
 800ab60:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800ab62:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800ab64:	eb07 0a03 	addge.w	sl, r7, r3
 800ab68:	1bdd      	sublt	r5, r3, r7
 800ab6a:	9b05      	ldr	r3, [sp, #20]
 800ab6c:	bfa8      	it	ge
 800ab6e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800ab70:	eba7 0703 	sub.w	r7, r7, r3
 800ab74:	4417      	add	r7, r2
 800ab76:	4b71      	ldr	r3, [pc, #452]	; (800ad3c <_strtod_l+0x874>)
 800ab78:	f107 37ff 	add.w	r7, r7, #4294967295
 800ab7c:	bfb8      	it	lt
 800ab7e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800ab82:	429f      	cmp	r7, r3
 800ab84:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ab88:	f280 80c7 	bge.w	800ad1a <_strtod_l+0x852>
 800ab8c:	1bdb      	subs	r3, r3, r7
 800ab8e:	2b1f      	cmp	r3, #31
 800ab90:	f04f 0101 	mov.w	r1, #1
 800ab94:	eba2 0203 	sub.w	r2, r2, r3
 800ab98:	f300 80b3 	bgt.w	800ad02 <_strtod_l+0x83a>
 800ab9c:	fa01 f303 	lsl.w	r3, r1, r3
 800aba0:	9313      	str	r3, [sp, #76]	; 0x4c
 800aba2:	2300      	movs	r3, #0
 800aba4:	9310      	str	r3, [sp, #64]	; 0x40
 800aba6:	eb0a 0702 	add.w	r7, sl, r2
 800abaa:	9b05      	ldr	r3, [sp, #20]
 800abac:	45ba      	cmp	sl, r7
 800abae:	4415      	add	r5, r2
 800abb0:	441d      	add	r5, r3
 800abb2:	4653      	mov	r3, sl
 800abb4:	bfa8      	it	ge
 800abb6:	463b      	movge	r3, r7
 800abb8:	42ab      	cmp	r3, r5
 800abba:	bfa8      	it	ge
 800abbc:	462b      	movge	r3, r5
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	bfc2      	ittt	gt
 800abc2:	1aff      	subgt	r7, r7, r3
 800abc4:	1aed      	subgt	r5, r5, r3
 800abc6:	ebaa 0a03 	subgt.w	sl, sl, r3
 800abca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800abcc:	2b00      	cmp	r3, #0
 800abce:	dd17      	ble.n	800ac00 <_strtod_l+0x738>
 800abd0:	4659      	mov	r1, fp
 800abd2:	461a      	mov	r2, r3
 800abd4:	4620      	mov	r0, r4
 800abd6:	f7ff f9b5 	bl	8009f44 <__pow5mult>
 800abda:	4683      	mov	fp, r0
 800abdc:	2800      	cmp	r0, #0
 800abde:	f43f aeb1 	beq.w	800a944 <_strtod_l+0x47c>
 800abe2:	4601      	mov	r1, r0
 800abe4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800abe6:	4620      	mov	r0, r4
 800abe8:	f7ff f904 	bl	8009df4 <__multiply>
 800abec:	900a      	str	r0, [sp, #40]	; 0x28
 800abee:	2800      	cmp	r0, #0
 800abf0:	f43f aea8 	beq.w	800a944 <_strtod_l+0x47c>
 800abf4:	4620      	mov	r0, r4
 800abf6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800abf8:	f7fe ffe6 	bl	8009bc8 <_Bfree>
 800abfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abfe:	931a      	str	r3, [sp, #104]	; 0x68
 800ac00:	2f00      	cmp	r7, #0
 800ac02:	f300 808f 	bgt.w	800ad24 <_strtod_l+0x85c>
 800ac06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	dd08      	ble.n	800ac1e <_strtod_l+0x756>
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ac10:	9908      	ldr	r1, [sp, #32]
 800ac12:	f7ff f997 	bl	8009f44 <__pow5mult>
 800ac16:	9008      	str	r0, [sp, #32]
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	f43f ae93 	beq.w	800a944 <_strtod_l+0x47c>
 800ac1e:	2d00      	cmp	r5, #0
 800ac20:	dd08      	ble.n	800ac34 <_strtod_l+0x76c>
 800ac22:	462a      	mov	r2, r5
 800ac24:	4620      	mov	r0, r4
 800ac26:	9908      	ldr	r1, [sp, #32]
 800ac28:	f7ff f9e6 	bl	8009ff8 <__lshift>
 800ac2c:	9008      	str	r0, [sp, #32]
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	f43f ae88 	beq.w	800a944 <_strtod_l+0x47c>
 800ac34:	f1ba 0f00 	cmp.w	sl, #0
 800ac38:	dd08      	ble.n	800ac4c <_strtod_l+0x784>
 800ac3a:	4659      	mov	r1, fp
 800ac3c:	4652      	mov	r2, sl
 800ac3e:	4620      	mov	r0, r4
 800ac40:	f7ff f9da 	bl	8009ff8 <__lshift>
 800ac44:	4683      	mov	fp, r0
 800ac46:	2800      	cmp	r0, #0
 800ac48:	f43f ae7c 	beq.w	800a944 <_strtod_l+0x47c>
 800ac4c:	4620      	mov	r0, r4
 800ac4e:	9a08      	ldr	r2, [sp, #32]
 800ac50:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ac52:	f7ff fa59 	bl	800a108 <__mdiff>
 800ac56:	4606      	mov	r6, r0
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	f43f ae73 	beq.w	800a944 <_strtod_l+0x47c>
 800ac5e:	2500      	movs	r5, #0
 800ac60:	68c3      	ldr	r3, [r0, #12]
 800ac62:	4659      	mov	r1, fp
 800ac64:	60c5      	str	r5, [r0, #12]
 800ac66:	930a      	str	r3, [sp, #40]	; 0x28
 800ac68:	f7ff fa32 	bl	800a0d0 <__mcmp>
 800ac6c:	42a8      	cmp	r0, r5
 800ac6e:	da6b      	bge.n	800ad48 <_strtod_l+0x880>
 800ac70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac72:	ea53 0308 	orrs.w	r3, r3, r8
 800ac76:	f040 808f 	bne.w	800ad98 <_strtod_l+0x8d0>
 800ac7a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	f040 808a 	bne.w	800ad98 <_strtod_l+0x8d0>
 800ac84:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ac88:	0d1b      	lsrs	r3, r3, #20
 800ac8a:	051b      	lsls	r3, r3, #20
 800ac8c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ac90:	f240 8082 	bls.w	800ad98 <_strtod_l+0x8d0>
 800ac94:	6973      	ldr	r3, [r6, #20]
 800ac96:	b913      	cbnz	r3, 800ac9e <_strtod_l+0x7d6>
 800ac98:	6933      	ldr	r3, [r6, #16]
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	dd7c      	ble.n	800ad98 <_strtod_l+0x8d0>
 800ac9e:	4631      	mov	r1, r6
 800aca0:	2201      	movs	r2, #1
 800aca2:	4620      	mov	r0, r4
 800aca4:	f7ff f9a8 	bl	8009ff8 <__lshift>
 800aca8:	4659      	mov	r1, fp
 800acaa:	4606      	mov	r6, r0
 800acac:	f7ff fa10 	bl	800a0d0 <__mcmp>
 800acb0:	2800      	cmp	r0, #0
 800acb2:	dd71      	ble.n	800ad98 <_strtod_l+0x8d0>
 800acb4:	9905      	ldr	r1, [sp, #20]
 800acb6:	464b      	mov	r3, r9
 800acb8:	4a21      	ldr	r2, [pc, #132]	; (800ad40 <_strtod_l+0x878>)
 800acba:	2900      	cmp	r1, #0
 800acbc:	f000 808d 	beq.w	800adda <_strtod_l+0x912>
 800acc0:	ea02 0109 	and.w	r1, r2, r9
 800acc4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800acc8:	f300 8087 	bgt.w	800adda <_strtod_l+0x912>
 800accc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800acd0:	f77f aea9 	ble.w	800aa26 <_strtod_l+0x55e>
 800acd4:	4640      	mov	r0, r8
 800acd6:	4649      	mov	r1, r9
 800acd8:	4b1a      	ldr	r3, [pc, #104]	; (800ad44 <_strtod_l+0x87c>)
 800acda:	2200      	movs	r2, #0
 800acdc:	f7f5 fc06 	bl	80004ec <__aeabi_dmul>
 800ace0:	4b17      	ldr	r3, [pc, #92]	; (800ad40 <_strtod_l+0x878>)
 800ace2:	4680      	mov	r8, r0
 800ace4:	400b      	ands	r3, r1
 800ace6:	4689      	mov	r9, r1
 800ace8:	2b00      	cmp	r3, #0
 800acea:	f47f ae35 	bne.w	800a958 <_strtod_l+0x490>
 800acee:	2322      	movs	r3, #34	; 0x22
 800acf0:	6023      	str	r3, [r4, #0]
 800acf2:	e631      	b.n	800a958 <_strtod_l+0x490>
 800acf4:	f04f 32ff 	mov.w	r2, #4294967295
 800acf8:	fa02 f303 	lsl.w	r3, r2, r3
 800acfc:	ea03 0808 	and.w	r8, r3, r8
 800ad00:	e6de      	b.n	800aac0 <_strtod_l+0x5f8>
 800ad02:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800ad06:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800ad0a:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800ad0e:	37e2      	adds	r7, #226	; 0xe2
 800ad10:	fa01 f307 	lsl.w	r3, r1, r7
 800ad14:	9310      	str	r3, [sp, #64]	; 0x40
 800ad16:	9113      	str	r1, [sp, #76]	; 0x4c
 800ad18:	e745      	b.n	800aba6 <_strtod_l+0x6de>
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	9310      	str	r3, [sp, #64]	; 0x40
 800ad1e:	2301      	movs	r3, #1
 800ad20:	9313      	str	r3, [sp, #76]	; 0x4c
 800ad22:	e740      	b.n	800aba6 <_strtod_l+0x6de>
 800ad24:	463a      	mov	r2, r7
 800ad26:	4620      	mov	r0, r4
 800ad28:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ad2a:	f7ff f965 	bl	8009ff8 <__lshift>
 800ad2e:	901a      	str	r0, [sp, #104]	; 0x68
 800ad30:	2800      	cmp	r0, #0
 800ad32:	f47f af68 	bne.w	800ac06 <_strtod_l+0x73e>
 800ad36:	e605      	b.n	800a944 <_strtod_l+0x47c>
 800ad38:	0800d9a8 	.word	0x0800d9a8
 800ad3c:	fffffc02 	.word	0xfffffc02
 800ad40:	7ff00000 	.word	0x7ff00000
 800ad44:	39500000 	.word	0x39500000
 800ad48:	46ca      	mov	sl, r9
 800ad4a:	d165      	bne.n	800ae18 <_strtod_l+0x950>
 800ad4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad4e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ad52:	b352      	cbz	r2, 800adaa <_strtod_l+0x8e2>
 800ad54:	4a9e      	ldr	r2, [pc, #632]	; (800afd0 <_strtod_l+0xb08>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d12a      	bne.n	800adb0 <_strtod_l+0x8e8>
 800ad5a:	9b05      	ldr	r3, [sp, #20]
 800ad5c:	4641      	mov	r1, r8
 800ad5e:	b1fb      	cbz	r3, 800ada0 <_strtod_l+0x8d8>
 800ad60:	4b9c      	ldr	r3, [pc, #624]	; (800afd4 <_strtod_l+0xb0c>)
 800ad62:	f04f 32ff 	mov.w	r2, #4294967295
 800ad66:	ea09 0303 	and.w	r3, r9, r3
 800ad6a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ad6e:	d81a      	bhi.n	800ada6 <_strtod_l+0x8de>
 800ad70:	0d1b      	lsrs	r3, r3, #20
 800ad72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ad76:	fa02 f303 	lsl.w	r3, r2, r3
 800ad7a:	4299      	cmp	r1, r3
 800ad7c:	d118      	bne.n	800adb0 <_strtod_l+0x8e8>
 800ad7e:	4b96      	ldr	r3, [pc, #600]	; (800afd8 <_strtod_l+0xb10>)
 800ad80:	459a      	cmp	sl, r3
 800ad82:	d102      	bne.n	800ad8a <_strtod_l+0x8c2>
 800ad84:	3101      	adds	r1, #1
 800ad86:	f43f addd 	beq.w	800a944 <_strtod_l+0x47c>
 800ad8a:	f04f 0800 	mov.w	r8, #0
 800ad8e:	4b91      	ldr	r3, [pc, #580]	; (800afd4 <_strtod_l+0xb0c>)
 800ad90:	ea0a 0303 	and.w	r3, sl, r3
 800ad94:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800ad98:	9b05      	ldr	r3, [sp, #20]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d19a      	bne.n	800acd4 <_strtod_l+0x80c>
 800ad9e:	e5db      	b.n	800a958 <_strtod_l+0x490>
 800ada0:	f04f 33ff 	mov.w	r3, #4294967295
 800ada4:	e7e9      	b.n	800ad7a <_strtod_l+0x8b2>
 800ada6:	4613      	mov	r3, r2
 800ada8:	e7e7      	b.n	800ad7a <_strtod_l+0x8b2>
 800adaa:	ea53 0308 	orrs.w	r3, r3, r8
 800adae:	d081      	beq.n	800acb4 <_strtod_l+0x7ec>
 800adb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800adb2:	b1e3      	cbz	r3, 800adee <_strtod_l+0x926>
 800adb4:	ea13 0f0a 	tst.w	r3, sl
 800adb8:	d0ee      	beq.n	800ad98 <_strtod_l+0x8d0>
 800adba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adbc:	4640      	mov	r0, r8
 800adbe:	4649      	mov	r1, r9
 800adc0:	9a05      	ldr	r2, [sp, #20]
 800adc2:	b1c3      	cbz	r3, 800adf6 <_strtod_l+0x92e>
 800adc4:	f7ff fb5c 	bl	800a480 <sulp>
 800adc8:	4602      	mov	r2, r0
 800adca:	460b      	mov	r3, r1
 800adcc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800adce:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800add0:	f7f5 f9d6 	bl	8000180 <__adddf3>
 800add4:	4680      	mov	r8, r0
 800add6:	4689      	mov	r9, r1
 800add8:	e7de      	b.n	800ad98 <_strtod_l+0x8d0>
 800adda:	4013      	ands	r3, r2
 800addc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ade0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800ade4:	f04f 38ff 	mov.w	r8, #4294967295
 800ade8:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800adec:	e7d4      	b.n	800ad98 <_strtod_l+0x8d0>
 800adee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800adf0:	ea13 0f08 	tst.w	r3, r8
 800adf4:	e7e0      	b.n	800adb8 <_strtod_l+0x8f0>
 800adf6:	f7ff fb43 	bl	800a480 <sulp>
 800adfa:	4602      	mov	r2, r0
 800adfc:	460b      	mov	r3, r1
 800adfe:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ae00:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ae02:	f7f5 f9bb 	bl	800017c <__aeabi_dsub>
 800ae06:	2200      	movs	r2, #0
 800ae08:	2300      	movs	r3, #0
 800ae0a:	4680      	mov	r8, r0
 800ae0c:	4689      	mov	r9, r1
 800ae0e:	f7f5 fdd5 	bl	80009bc <__aeabi_dcmpeq>
 800ae12:	2800      	cmp	r0, #0
 800ae14:	d0c0      	beq.n	800ad98 <_strtod_l+0x8d0>
 800ae16:	e606      	b.n	800aa26 <_strtod_l+0x55e>
 800ae18:	4659      	mov	r1, fp
 800ae1a:	4630      	mov	r0, r6
 800ae1c:	f7ff fabe 	bl	800a39c <__ratio>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ae2e:	f7f5 fdd9 	bl	80009e4 <__aeabi_dcmple>
 800ae32:	2800      	cmp	r0, #0
 800ae34:	d06f      	beq.n	800af16 <_strtod_l+0xa4e>
 800ae36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d17c      	bne.n	800af36 <_strtod_l+0xa6e>
 800ae3c:	f1b8 0f00 	cmp.w	r8, #0
 800ae40:	d159      	bne.n	800aef6 <_strtod_l+0xa2e>
 800ae42:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d17b      	bne.n	800af42 <_strtod_l+0xa7a>
 800ae4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae4e:	2200      	movs	r2, #0
 800ae50:	4b62      	ldr	r3, [pc, #392]	; (800afdc <_strtod_l+0xb14>)
 800ae52:	f7f5 fdbd 	bl	80009d0 <__aeabi_dcmplt>
 800ae56:	2800      	cmp	r0, #0
 800ae58:	d15a      	bne.n	800af10 <_strtod_l+0xa48>
 800ae5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae5e:	2200      	movs	r2, #0
 800ae60:	4b5f      	ldr	r3, [pc, #380]	; (800afe0 <_strtod_l+0xb18>)
 800ae62:	f7f5 fb43 	bl	80004ec <__aeabi_dmul>
 800ae66:	4605      	mov	r5, r0
 800ae68:	460f      	mov	r7, r1
 800ae6a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800ae6e:	9506      	str	r5, [sp, #24]
 800ae70:	9307      	str	r3, [sp, #28]
 800ae72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae76:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ae7a:	4b56      	ldr	r3, [pc, #344]	; (800afd4 <_strtod_l+0xb0c>)
 800ae7c:	4a55      	ldr	r2, [pc, #340]	; (800afd4 <_strtod_l+0xb0c>)
 800ae7e:	ea0a 0303 	and.w	r3, sl, r3
 800ae82:	9313      	str	r3, [sp, #76]	; 0x4c
 800ae84:	4b57      	ldr	r3, [pc, #348]	; (800afe4 <_strtod_l+0xb1c>)
 800ae86:	ea0a 0202 	and.w	r2, sl, r2
 800ae8a:	429a      	cmp	r2, r3
 800ae8c:	f040 80b0 	bne.w	800aff0 <_strtod_l+0xb28>
 800ae90:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800ae94:	4640      	mov	r0, r8
 800ae96:	4649      	mov	r1, r9
 800ae98:	f7ff f9c2 	bl	800a220 <__ulp>
 800ae9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aea0:	f7f5 fb24 	bl	80004ec <__aeabi_dmul>
 800aea4:	4642      	mov	r2, r8
 800aea6:	464b      	mov	r3, r9
 800aea8:	f7f5 f96a 	bl	8000180 <__adddf3>
 800aeac:	f8df a124 	ldr.w	sl, [pc, #292]	; 800afd4 <_strtod_l+0xb0c>
 800aeb0:	4a4d      	ldr	r2, [pc, #308]	; (800afe8 <_strtod_l+0xb20>)
 800aeb2:	ea01 0a0a 	and.w	sl, r1, sl
 800aeb6:	4592      	cmp	sl, r2
 800aeb8:	4680      	mov	r8, r0
 800aeba:	d948      	bls.n	800af4e <_strtod_l+0xa86>
 800aebc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aebe:	4b46      	ldr	r3, [pc, #280]	; (800afd8 <_strtod_l+0xb10>)
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d103      	bne.n	800aecc <_strtod_l+0xa04>
 800aec4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aec6:	3301      	adds	r3, #1
 800aec8:	f43f ad3c 	beq.w	800a944 <_strtod_l+0x47c>
 800aecc:	f04f 38ff 	mov.w	r8, #4294967295
 800aed0:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800afd8 <_strtod_l+0xb10>
 800aed4:	4620      	mov	r0, r4
 800aed6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800aed8:	f7fe fe76 	bl	8009bc8 <_Bfree>
 800aedc:	4620      	mov	r0, r4
 800aede:	9908      	ldr	r1, [sp, #32]
 800aee0:	f7fe fe72 	bl	8009bc8 <_Bfree>
 800aee4:	4659      	mov	r1, fp
 800aee6:	4620      	mov	r0, r4
 800aee8:	f7fe fe6e 	bl	8009bc8 <_Bfree>
 800aeec:	4631      	mov	r1, r6
 800aeee:	4620      	mov	r0, r4
 800aef0:	f7fe fe6a 	bl	8009bc8 <_Bfree>
 800aef4:	e605      	b.n	800ab02 <_strtod_l+0x63a>
 800aef6:	f1b8 0f01 	cmp.w	r8, #1
 800aefa:	d103      	bne.n	800af04 <_strtod_l+0xa3c>
 800aefc:	f1b9 0f00 	cmp.w	r9, #0
 800af00:	f43f ad91 	beq.w	800aa26 <_strtod_l+0x55e>
 800af04:	2200      	movs	r2, #0
 800af06:	4b39      	ldr	r3, [pc, #228]	; (800afec <_strtod_l+0xb24>)
 800af08:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800af0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af0e:	e016      	b.n	800af3e <_strtod_l+0xa76>
 800af10:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800af12:	4f33      	ldr	r7, [pc, #204]	; (800afe0 <_strtod_l+0xb18>)
 800af14:	e7a9      	b.n	800ae6a <_strtod_l+0x9a2>
 800af16:	4b32      	ldr	r3, [pc, #200]	; (800afe0 <_strtod_l+0xb18>)
 800af18:	2200      	movs	r2, #0
 800af1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af1e:	f7f5 fae5 	bl	80004ec <__aeabi_dmul>
 800af22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af24:	4605      	mov	r5, r0
 800af26:	460f      	mov	r7, r1
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d09e      	beq.n	800ae6a <_strtod_l+0x9a2>
 800af2c:	4602      	mov	r2, r0
 800af2e:	460b      	mov	r3, r1
 800af30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af34:	e79d      	b.n	800ae72 <_strtod_l+0x9aa>
 800af36:	2200      	movs	r2, #0
 800af38:	4b28      	ldr	r3, [pc, #160]	; (800afdc <_strtod_l+0xb14>)
 800af3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af3e:	4f27      	ldr	r7, [pc, #156]	; (800afdc <_strtod_l+0xb14>)
 800af40:	e797      	b.n	800ae72 <_strtod_l+0x9aa>
 800af42:	2200      	movs	r2, #0
 800af44:	4b29      	ldr	r3, [pc, #164]	; (800afec <_strtod_l+0xb24>)
 800af46:	4645      	mov	r5, r8
 800af48:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af4c:	e7f7      	b.n	800af3e <_strtod_l+0xa76>
 800af4e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800af52:	9b05      	ldr	r3, [sp, #20]
 800af54:	46ca      	mov	sl, r9
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1bc      	bne.n	800aed4 <_strtod_l+0xa0c>
 800af5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800af5e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800af60:	0d1b      	lsrs	r3, r3, #20
 800af62:	051b      	lsls	r3, r3, #20
 800af64:	429a      	cmp	r2, r3
 800af66:	d1b5      	bne.n	800aed4 <_strtod_l+0xa0c>
 800af68:	4628      	mov	r0, r5
 800af6a:	4639      	mov	r1, r7
 800af6c:	f7f6 f864 	bl	8001038 <__aeabi_d2lz>
 800af70:	f7f5 fa8e 	bl	8000490 <__aeabi_l2d>
 800af74:	4602      	mov	r2, r0
 800af76:	460b      	mov	r3, r1
 800af78:	4628      	mov	r0, r5
 800af7a:	4639      	mov	r1, r7
 800af7c:	f7f5 f8fe 	bl	800017c <__aeabi_dsub>
 800af80:	460b      	mov	r3, r1
 800af82:	4602      	mov	r2, r0
 800af84:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800af88:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800af8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af8e:	ea4a 0a08 	orr.w	sl, sl, r8
 800af92:	ea5a 0a03 	orrs.w	sl, sl, r3
 800af96:	d06c      	beq.n	800b072 <_strtod_l+0xbaa>
 800af98:	a309      	add	r3, pc, #36	; (adr r3, 800afc0 <_strtod_l+0xaf8>)
 800af9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af9e:	f7f5 fd17 	bl	80009d0 <__aeabi_dcmplt>
 800afa2:	2800      	cmp	r0, #0
 800afa4:	f47f acd8 	bne.w	800a958 <_strtod_l+0x490>
 800afa8:	a307      	add	r3, pc, #28	; (adr r3, 800afc8 <_strtod_l+0xb00>)
 800afaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afb2:	f7f5 fd2b 	bl	8000a0c <__aeabi_dcmpgt>
 800afb6:	2800      	cmp	r0, #0
 800afb8:	d08c      	beq.n	800aed4 <_strtod_l+0xa0c>
 800afba:	e4cd      	b.n	800a958 <_strtod_l+0x490>
 800afbc:	f3af 8000 	nop.w
 800afc0:	94a03595 	.word	0x94a03595
 800afc4:	3fdfffff 	.word	0x3fdfffff
 800afc8:	35afe535 	.word	0x35afe535
 800afcc:	3fe00000 	.word	0x3fe00000
 800afd0:	000fffff 	.word	0x000fffff
 800afd4:	7ff00000 	.word	0x7ff00000
 800afd8:	7fefffff 	.word	0x7fefffff
 800afdc:	3ff00000 	.word	0x3ff00000
 800afe0:	3fe00000 	.word	0x3fe00000
 800afe4:	7fe00000 	.word	0x7fe00000
 800afe8:	7c9fffff 	.word	0x7c9fffff
 800afec:	bff00000 	.word	0xbff00000
 800aff0:	9b05      	ldr	r3, [sp, #20]
 800aff2:	b333      	cbz	r3, 800b042 <_strtod_l+0xb7a>
 800aff4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aff6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800affa:	d822      	bhi.n	800b042 <_strtod_l+0xb7a>
 800affc:	a328      	add	r3, pc, #160	; (adr r3, 800b0a0 <_strtod_l+0xbd8>)
 800affe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b002:	4628      	mov	r0, r5
 800b004:	4639      	mov	r1, r7
 800b006:	f7f5 fced 	bl	80009e4 <__aeabi_dcmple>
 800b00a:	b1a0      	cbz	r0, 800b036 <_strtod_l+0xb6e>
 800b00c:	4639      	mov	r1, r7
 800b00e:	4628      	mov	r0, r5
 800b010:	f7f5 fd44 	bl	8000a9c <__aeabi_d2uiz>
 800b014:	2801      	cmp	r0, #1
 800b016:	bf38      	it	cc
 800b018:	2001      	movcc	r0, #1
 800b01a:	f7f5 f9ed 	bl	80003f8 <__aeabi_ui2d>
 800b01e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b020:	4605      	mov	r5, r0
 800b022:	460f      	mov	r7, r1
 800b024:	bb03      	cbnz	r3, 800b068 <_strtod_l+0xba0>
 800b026:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b02a:	9014      	str	r0, [sp, #80]	; 0x50
 800b02c:	9315      	str	r3, [sp, #84]	; 0x54
 800b02e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b032:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b036:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b038:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b03a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b03e:	1a9b      	subs	r3, r3, r2
 800b040:	9311      	str	r3, [sp, #68]	; 0x44
 800b042:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b044:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b046:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800b04a:	f7ff f8e9 	bl	800a220 <__ulp>
 800b04e:	4602      	mov	r2, r0
 800b050:	460b      	mov	r3, r1
 800b052:	4640      	mov	r0, r8
 800b054:	4649      	mov	r1, r9
 800b056:	f7f5 fa49 	bl	80004ec <__aeabi_dmul>
 800b05a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b05c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b05e:	f7f5 f88f 	bl	8000180 <__adddf3>
 800b062:	4680      	mov	r8, r0
 800b064:	4689      	mov	r9, r1
 800b066:	e774      	b.n	800af52 <_strtod_l+0xa8a>
 800b068:	4602      	mov	r2, r0
 800b06a:	460b      	mov	r3, r1
 800b06c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800b070:	e7dd      	b.n	800b02e <_strtod_l+0xb66>
 800b072:	a30d      	add	r3, pc, #52	; (adr r3, 800b0a8 <_strtod_l+0xbe0>)
 800b074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b078:	f7f5 fcaa 	bl	80009d0 <__aeabi_dcmplt>
 800b07c:	e79b      	b.n	800afb6 <_strtod_l+0xaee>
 800b07e:	2300      	movs	r3, #0
 800b080:	930e      	str	r3, [sp, #56]	; 0x38
 800b082:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b084:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b086:	6013      	str	r3, [r2, #0]
 800b088:	f7ff ba5b 	b.w	800a542 <_strtod_l+0x7a>
 800b08c:	2a65      	cmp	r2, #101	; 0x65
 800b08e:	f43f ab52 	beq.w	800a736 <_strtod_l+0x26e>
 800b092:	2a45      	cmp	r2, #69	; 0x45
 800b094:	f43f ab4f 	beq.w	800a736 <_strtod_l+0x26e>
 800b098:	2301      	movs	r3, #1
 800b09a:	f7ff bb87 	b.w	800a7ac <_strtod_l+0x2e4>
 800b09e:	bf00      	nop
 800b0a0:	ffc00000 	.word	0xffc00000
 800b0a4:	41dfffff 	.word	0x41dfffff
 800b0a8:	94a03595 	.word	0x94a03595
 800b0ac:	3fcfffff 	.word	0x3fcfffff

0800b0b0 <_strtod_r>:
 800b0b0:	4b01      	ldr	r3, [pc, #4]	; (800b0b8 <_strtod_r+0x8>)
 800b0b2:	f7ff ba09 	b.w	800a4c8 <_strtod_l>
 800b0b6:	bf00      	nop
 800b0b8:	20000074 	.word	0x20000074

0800b0bc <_strtol_l.constprop.0>:
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0c2:	4686      	mov	lr, r0
 800b0c4:	4690      	mov	r8, r2
 800b0c6:	d001      	beq.n	800b0cc <_strtol_l.constprop.0+0x10>
 800b0c8:	2b24      	cmp	r3, #36	; 0x24
 800b0ca:	d906      	bls.n	800b0da <_strtol_l.constprop.0+0x1e>
 800b0cc:	f7fd fd90 	bl	8008bf0 <__errno>
 800b0d0:	2316      	movs	r3, #22
 800b0d2:	6003      	str	r3, [r0, #0]
 800b0d4:	2000      	movs	r0, #0
 800b0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0da:	460d      	mov	r5, r1
 800b0dc:	4835      	ldr	r0, [pc, #212]	; (800b1b4 <_strtol_l.constprop.0+0xf8>)
 800b0de:	462a      	mov	r2, r5
 800b0e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0e4:	5d06      	ldrb	r6, [r0, r4]
 800b0e6:	f016 0608 	ands.w	r6, r6, #8
 800b0ea:	d1f8      	bne.n	800b0de <_strtol_l.constprop.0+0x22>
 800b0ec:	2c2d      	cmp	r4, #45	; 0x2d
 800b0ee:	d12e      	bne.n	800b14e <_strtol_l.constprop.0+0x92>
 800b0f0:	2601      	movs	r6, #1
 800b0f2:	782c      	ldrb	r4, [r5, #0]
 800b0f4:	1c95      	adds	r5, r2, #2
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d057      	beq.n	800b1aa <_strtol_l.constprop.0+0xee>
 800b0fa:	2b10      	cmp	r3, #16
 800b0fc:	d109      	bne.n	800b112 <_strtol_l.constprop.0+0x56>
 800b0fe:	2c30      	cmp	r4, #48	; 0x30
 800b100:	d107      	bne.n	800b112 <_strtol_l.constprop.0+0x56>
 800b102:	782a      	ldrb	r2, [r5, #0]
 800b104:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b108:	2a58      	cmp	r2, #88	; 0x58
 800b10a:	d149      	bne.n	800b1a0 <_strtol_l.constprop.0+0xe4>
 800b10c:	2310      	movs	r3, #16
 800b10e:	786c      	ldrb	r4, [r5, #1]
 800b110:	3502      	adds	r5, #2
 800b112:	2200      	movs	r2, #0
 800b114:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800b118:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b11c:	fbbc f9f3 	udiv	r9, ip, r3
 800b120:	4610      	mov	r0, r2
 800b122:	fb03 ca19 	mls	sl, r3, r9, ip
 800b126:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b12a:	2f09      	cmp	r7, #9
 800b12c:	d814      	bhi.n	800b158 <_strtol_l.constprop.0+0x9c>
 800b12e:	463c      	mov	r4, r7
 800b130:	42a3      	cmp	r3, r4
 800b132:	dd20      	ble.n	800b176 <_strtol_l.constprop.0+0xba>
 800b134:	1c57      	adds	r7, r2, #1
 800b136:	d007      	beq.n	800b148 <_strtol_l.constprop.0+0x8c>
 800b138:	4581      	cmp	r9, r0
 800b13a:	d319      	bcc.n	800b170 <_strtol_l.constprop.0+0xb4>
 800b13c:	d101      	bne.n	800b142 <_strtol_l.constprop.0+0x86>
 800b13e:	45a2      	cmp	sl, r4
 800b140:	db16      	blt.n	800b170 <_strtol_l.constprop.0+0xb4>
 800b142:	2201      	movs	r2, #1
 800b144:	fb00 4003 	mla	r0, r0, r3, r4
 800b148:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b14c:	e7eb      	b.n	800b126 <_strtol_l.constprop.0+0x6a>
 800b14e:	2c2b      	cmp	r4, #43	; 0x2b
 800b150:	bf04      	itt	eq
 800b152:	782c      	ldrbeq	r4, [r5, #0]
 800b154:	1c95      	addeq	r5, r2, #2
 800b156:	e7ce      	b.n	800b0f6 <_strtol_l.constprop.0+0x3a>
 800b158:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b15c:	2f19      	cmp	r7, #25
 800b15e:	d801      	bhi.n	800b164 <_strtol_l.constprop.0+0xa8>
 800b160:	3c37      	subs	r4, #55	; 0x37
 800b162:	e7e5      	b.n	800b130 <_strtol_l.constprop.0+0x74>
 800b164:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b168:	2f19      	cmp	r7, #25
 800b16a:	d804      	bhi.n	800b176 <_strtol_l.constprop.0+0xba>
 800b16c:	3c57      	subs	r4, #87	; 0x57
 800b16e:	e7df      	b.n	800b130 <_strtol_l.constprop.0+0x74>
 800b170:	f04f 32ff 	mov.w	r2, #4294967295
 800b174:	e7e8      	b.n	800b148 <_strtol_l.constprop.0+0x8c>
 800b176:	1c53      	adds	r3, r2, #1
 800b178:	d108      	bne.n	800b18c <_strtol_l.constprop.0+0xd0>
 800b17a:	2322      	movs	r3, #34	; 0x22
 800b17c:	4660      	mov	r0, ip
 800b17e:	f8ce 3000 	str.w	r3, [lr]
 800b182:	f1b8 0f00 	cmp.w	r8, #0
 800b186:	d0a6      	beq.n	800b0d6 <_strtol_l.constprop.0+0x1a>
 800b188:	1e69      	subs	r1, r5, #1
 800b18a:	e006      	b.n	800b19a <_strtol_l.constprop.0+0xde>
 800b18c:	b106      	cbz	r6, 800b190 <_strtol_l.constprop.0+0xd4>
 800b18e:	4240      	negs	r0, r0
 800b190:	f1b8 0f00 	cmp.w	r8, #0
 800b194:	d09f      	beq.n	800b0d6 <_strtol_l.constprop.0+0x1a>
 800b196:	2a00      	cmp	r2, #0
 800b198:	d1f6      	bne.n	800b188 <_strtol_l.constprop.0+0xcc>
 800b19a:	f8c8 1000 	str.w	r1, [r8]
 800b19e:	e79a      	b.n	800b0d6 <_strtol_l.constprop.0+0x1a>
 800b1a0:	2430      	movs	r4, #48	; 0x30
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d1b5      	bne.n	800b112 <_strtol_l.constprop.0+0x56>
 800b1a6:	2308      	movs	r3, #8
 800b1a8:	e7b3      	b.n	800b112 <_strtol_l.constprop.0+0x56>
 800b1aa:	2c30      	cmp	r4, #48	; 0x30
 800b1ac:	d0a9      	beq.n	800b102 <_strtol_l.constprop.0+0x46>
 800b1ae:	230a      	movs	r3, #10
 800b1b0:	e7af      	b.n	800b112 <_strtol_l.constprop.0+0x56>
 800b1b2:	bf00      	nop
 800b1b4:	0800d9d1 	.word	0x0800d9d1

0800b1b8 <_strtol_r>:
 800b1b8:	f7ff bf80 	b.w	800b0bc <_strtol_l.constprop.0>

0800b1bc <__ssputs_r>:
 800b1bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1c0:	461f      	mov	r7, r3
 800b1c2:	688e      	ldr	r6, [r1, #8]
 800b1c4:	4682      	mov	sl, r0
 800b1c6:	42be      	cmp	r6, r7
 800b1c8:	460c      	mov	r4, r1
 800b1ca:	4690      	mov	r8, r2
 800b1cc:	680b      	ldr	r3, [r1, #0]
 800b1ce:	d82c      	bhi.n	800b22a <__ssputs_r+0x6e>
 800b1d0:	898a      	ldrh	r2, [r1, #12]
 800b1d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b1d6:	d026      	beq.n	800b226 <__ssputs_r+0x6a>
 800b1d8:	6965      	ldr	r5, [r4, #20]
 800b1da:	6909      	ldr	r1, [r1, #16]
 800b1dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1e0:	eba3 0901 	sub.w	r9, r3, r1
 800b1e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1e8:	1c7b      	adds	r3, r7, #1
 800b1ea:	444b      	add	r3, r9
 800b1ec:	106d      	asrs	r5, r5, #1
 800b1ee:	429d      	cmp	r5, r3
 800b1f0:	bf38      	it	cc
 800b1f2:	461d      	movcc	r5, r3
 800b1f4:	0553      	lsls	r3, r2, #21
 800b1f6:	d527      	bpl.n	800b248 <__ssputs_r+0x8c>
 800b1f8:	4629      	mov	r1, r5
 800b1fa:	f7fe fc19 	bl	8009a30 <_malloc_r>
 800b1fe:	4606      	mov	r6, r0
 800b200:	b360      	cbz	r0, 800b25c <__ssputs_r+0xa0>
 800b202:	464a      	mov	r2, r9
 800b204:	6921      	ldr	r1, [r4, #16]
 800b206:	f000 fa17 	bl	800b638 <memcpy>
 800b20a:	89a3      	ldrh	r3, [r4, #12]
 800b20c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b214:	81a3      	strh	r3, [r4, #12]
 800b216:	6126      	str	r6, [r4, #16]
 800b218:	444e      	add	r6, r9
 800b21a:	6026      	str	r6, [r4, #0]
 800b21c:	463e      	mov	r6, r7
 800b21e:	6165      	str	r5, [r4, #20]
 800b220:	eba5 0509 	sub.w	r5, r5, r9
 800b224:	60a5      	str	r5, [r4, #8]
 800b226:	42be      	cmp	r6, r7
 800b228:	d900      	bls.n	800b22c <__ssputs_r+0x70>
 800b22a:	463e      	mov	r6, r7
 800b22c:	4632      	mov	r2, r6
 800b22e:	4641      	mov	r1, r8
 800b230:	6820      	ldr	r0, [r4, #0]
 800b232:	f000 f9c5 	bl	800b5c0 <memmove>
 800b236:	2000      	movs	r0, #0
 800b238:	68a3      	ldr	r3, [r4, #8]
 800b23a:	1b9b      	subs	r3, r3, r6
 800b23c:	60a3      	str	r3, [r4, #8]
 800b23e:	6823      	ldr	r3, [r4, #0]
 800b240:	4433      	add	r3, r6
 800b242:	6023      	str	r3, [r4, #0]
 800b244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b248:	462a      	mov	r2, r5
 800b24a:	f000 fda6 	bl	800bd9a <_realloc_r>
 800b24e:	4606      	mov	r6, r0
 800b250:	2800      	cmp	r0, #0
 800b252:	d1e0      	bne.n	800b216 <__ssputs_r+0x5a>
 800b254:	4650      	mov	r0, sl
 800b256:	6921      	ldr	r1, [r4, #16]
 800b258:	f7fe fb7a 	bl	8009950 <_free_r>
 800b25c:	230c      	movs	r3, #12
 800b25e:	f8ca 3000 	str.w	r3, [sl]
 800b262:	89a3      	ldrh	r3, [r4, #12]
 800b264:	f04f 30ff 	mov.w	r0, #4294967295
 800b268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b26c:	81a3      	strh	r3, [r4, #12]
 800b26e:	e7e9      	b.n	800b244 <__ssputs_r+0x88>

0800b270 <_svfiprintf_r>:
 800b270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b274:	4698      	mov	r8, r3
 800b276:	898b      	ldrh	r3, [r1, #12]
 800b278:	4607      	mov	r7, r0
 800b27a:	061b      	lsls	r3, r3, #24
 800b27c:	460d      	mov	r5, r1
 800b27e:	4614      	mov	r4, r2
 800b280:	b09d      	sub	sp, #116	; 0x74
 800b282:	d50e      	bpl.n	800b2a2 <_svfiprintf_r+0x32>
 800b284:	690b      	ldr	r3, [r1, #16]
 800b286:	b963      	cbnz	r3, 800b2a2 <_svfiprintf_r+0x32>
 800b288:	2140      	movs	r1, #64	; 0x40
 800b28a:	f7fe fbd1 	bl	8009a30 <_malloc_r>
 800b28e:	6028      	str	r0, [r5, #0]
 800b290:	6128      	str	r0, [r5, #16]
 800b292:	b920      	cbnz	r0, 800b29e <_svfiprintf_r+0x2e>
 800b294:	230c      	movs	r3, #12
 800b296:	603b      	str	r3, [r7, #0]
 800b298:	f04f 30ff 	mov.w	r0, #4294967295
 800b29c:	e0d0      	b.n	800b440 <_svfiprintf_r+0x1d0>
 800b29e:	2340      	movs	r3, #64	; 0x40
 800b2a0:	616b      	str	r3, [r5, #20]
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	9309      	str	r3, [sp, #36]	; 0x24
 800b2a6:	2320      	movs	r3, #32
 800b2a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2ac:	2330      	movs	r3, #48	; 0x30
 800b2ae:	f04f 0901 	mov.w	r9, #1
 800b2b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2b6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800b458 <_svfiprintf_r+0x1e8>
 800b2ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2be:	4623      	mov	r3, r4
 800b2c0:	469a      	mov	sl, r3
 800b2c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2c6:	b10a      	cbz	r2, 800b2cc <_svfiprintf_r+0x5c>
 800b2c8:	2a25      	cmp	r2, #37	; 0x25
 800b2ca:	d1f9      	bne.n	800b2c0 <_svfiprintf_r+0x50>
 800b2cc:	ebba 0b04 	subs.w	fp, sl, r4
 800b2d0:	d00b      	beq.n	800b2ea <_svfiprintf_r+0x7a>
 800b2d2:	465b      	mov	r3, fp
 800b2d4:	4622      	mov	r2, r4
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	4638      	mov	r0, r7
 800b2da:	f7ff ff6f 	bl	800b1bc <__ssputs_r>
 800b2de:	3001      	adds	r0, #1
 800b2e0:	f000 80a9 	beq.w	800b436 <_svfiprintf_r+0x1c6>
 800b2e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2e6:	445a      	add	r2, fp
 800b2e8:	9209      	str	r2, [sp, #36]	; 0x24
 800b2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	f000 80a1 	beq.w	800b436 <_svfiprintf_r+0x1c6>
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b2fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2fe:	f10a 0a01 	add.w	sl, sl, #1
 800b302:	9304      	str	r3, [sp, #16]
 800b304:	9307      	str	r3, [sp, #28]
 800b306:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b30a:	931a      	str	r3, [sp, #104]	; 0x68
 800b30c:	4654      	mov	r4, sl
 800b30e:	2205      	movs	r2, #5
 800b310:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b314:	4850      	ldr	r0, [pc, #320]	; (800b458 <_svfiprintf_r+0x1e8>)
 800b316:	f7fd fc98 	bl	8008c4a <memchr>
 800b31a:	9a04      	ldr	r2, [sp, #16]
 800b31c:	b9d8      	cbnz	r0, 800b356 <_svfiprintf_r+0xe6>
 800b31e:	06d0      	lsls	r0, r2, #27
 800b320:	bf44      	itt	mi
 800b322:	2320      	movmi	r3, #32
 800b324:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b328:	0711      	lsls	r1, r2, #28
 800b32a:	bf44      	itt	mi
 800b32c:	232b      	movmi	r3, #43	; 0x2b
 800b32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b332:	f89a 3000 	ldrb.w	r3, [sl]
 800b336:	2b2a      	cmp	r3, #42	; 0x2a
 800b338:	d015      	beq.n	800b366 <_svfiprintf_r+0xf6>
 800b33a:	4654      	mov	r4, sl
 800b33c:	2000      	movs	r0, #0
 800b33e:	f04f 0c0a 	mov.w	ip, #10
 800b342:	9a07      	ldr	r2, [sp, #28]
 800b344:	4621      	mov	r1, r4
 800b346:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b34a:	3b30      	subs	r3, #48	; 0x30
 800b34c:	2b09      	cmp	r3, #9
 800b34e:	d94d      	bls.n	800b3ec <_svfiprintf_r+0x17c>
 800b350:	b1b0      	cbz	r0, 800b380 <_svfiprintf_r+0x110>
 800b352:	9207      	str	r2, [sp, #28]
 800b354:	e014      	b.n	800b380 <_svfiprintf_r+0x110>
 800b356:	eba0 0308 	sub.w	r3, r0, r8
 800b35a:	fa09 f303 	lsl.w	r3, r9, r3
 800b35e:	4313      	orrs	r3, r2
 800b360:	46a2      	mov	sl, r4
 800b362:	9304      	str	r3, [sp, #16]
 800b364:	e7d2      	b.n	800b30c <_svfiprintf_r+0x9c>
 800b366:	9b03      	ldr	r3, [sp, #12]
 800b368:	1d19      	adds	r1, r3, #4
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	9103      	str	r1, [sp, #12]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	bfbb      	ittet	lt
 800b372:	425b      	neglt	r3, r3
 800b374:	f042 0202 	orrlt.w	r2, r2, #2
 800b378:	9307      	strge	r3, [sp, #28]
 800b37a:	9307      	strlt	r3, [sp, #28]
 800b37c:	bfb8      	it	lt
 800b37e:	9204      	strlt	r2, [sp, #16]
 800b380:	7823      	ldrb	r3, [r4, #0]
 800b382:	2b2e      	cmp	r3, #46	; 0x2e
 800b384:	d10c      	bne.n	800b3a0 <_svfiprintf_r+0x130>
 800b386:	7863      	ldrb	r3, [r4, #1]
 800b388:	2b2a      	cmp	r3, #42	; 0x2a
 800b38a:	d134      	bne.n	800b3f6 <_svfiprintf_r+0x186>
 800b38c:	9b03      	ldr	r3, [sp, #12]
 800b38e:	3402      	adds	r4, #2
 800b390:	1d1a      	adds	r2, r3, #4
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	9203      	str	r2, [sp, #12]
 800b396:	2b00      	cmp	r3, #0
 800b398:	bfb8      	it	lt
 800b39a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b39e:	9305      	str	r3, [sp, #20]
 800b3a0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800b45c <_svfiprintf_r+0x1ec>
 800b3a4:	2203      	movs	r2, #3
 800b3a6:	4650      	mov	r0, sl
 800b3a8:	7821      	ldrb	r1, [r4, #0]
 800b3aa:	f7fd fc4e 	bl	8008c4a <memchr>
 800b3ae:	b138      	cbz	r0, 800b3c0 <_svfiprintf_r+0x150>
 800b3b0:	2240      	movs	r2, #64	; 0x40
 800b3b2:	9b04      	ldr	r3, [sp, #16]
 800b3b4:	eba0 000a 	sub.w	r0, r0, sl
 800b3b8:	4082      	lsls	r2, r0
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	3401      	adds	r4, #1
 800b3be:	9304      	str	r3, [sp, #16]
 800b3c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c4:	2206      	movs	r2, #6
 800b3c6:	4826      	ldr	r0, [pc, #152]	; (800b460 <_svfiprintf_r+0x1f0>)
 800b3c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3cc:	f7fd fc3d 	bl	8008c4a <memchr>
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	d038      	beq.n	800b446 <_svfiprintf_r+0x1d6>
 800b3d4:	4b23      	ldr	r3, [pc, #140]	; (800b464 <_svfiprintf_r+0x1f4>)
 800b3d6:	bb1b      	cbnz	r3, 800b420 <_svfiprintf_r+0x1b0>
 800b3d8:	9b03      	ldr	r3, [sp, #12]
 800b3da:	3307      	adds	r3, #7
 800b3dc:	f023 0307 	bic.w	r3, r3, #7
 800b3e0:	3308      	adds	r3, #8
 800b3e2:	9303      	str	r3, [sp, #12]
 800b3e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3e6:	4433      	add	r3, r6
 800b3e8:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ea:	e768      	b.n	800b2be <_svfiprintf_r+0x4e>
 800b3ec:	460c      	mov	r4, r1
 800b3ee:	2001      	movs	r0, #1
 800b3f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3f4:	e7a6      	b.n	800b344 <_svfiprintf_r+0xd4>
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	f04f 0c0a 	mov.w	ip, #10
 800b3fc:	4619      	mov	r1, r3
 800b3fe:	3401      	adds	r4, #1
 800b400:	9305      	str	r3, [sp, #20]
 800b402:	4620      	mov	r0, r4
 800b404:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b408:	3a30      	subs	r2, #48	; 0x30
 800b40a:	2a09      	cmp	r2, #9
 800b40c:	d903      	bls.n	800b416 <_svfiprintf_r+0x1a6>
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d0c6      	beq.n	800b3a0 <_svfiprintf_r+0x130>
 800b412:	9105      	str	r1, [sp, #20]
 800b414:	e7c4      	b.n	800b3a0 <_svfiprintf_r+0x130>
 800b416:	4604      	mov	r4, r0
 800b418:	2301      	movs	r3, #1
 800b41a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b41e:	e7f0      	b.n	800b402 <_svfiprintf_r+0x192>
 800b420:	ab03      	add	r3, sp, #12
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	462a      	mov	r2, r5
 800b426:	4638      	mov	r0, r7
 800b428:	4b0f      	ldr	r3, [pc, #60]	; (800b468 <_svfiprintf_r+0x1f8>)
 800b42a:	a904      	add	r1, sp, #16
 800b42c:	f7fc fc78 	bl	8007d20 <_printf_float>
 800b430:	1c42      	adds	r2, r0, #1
 800b432:	4606      	mov	r6, r0
 800b434:	d1d6      	bne.n	800b3e4 <_svfiprintf_r+0x174>
 800b436:	89ab      	ldrh	r3, [r5, #12]
 800b438:	065b      	lsls	r3, r3, #25
 800b43a:	f53f af2d 	bmi.w	800b298 <_svfiprintf_r+0x28>
 800b43e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b440:	b01d      	add	sp, #116	; 0x74
 800b442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b446:	ab03      	add	r3, sp, #12
 800b448:	9300      	str	r3, [sp, #0]
 800b44a:	462a      	mov	r2, r5
 800b44c:	4638      	mov	r0, r7
 800b44e:	4b06      	ldr	r3, [pc, #24]	; (800b468 <_svfiprintf_r+0x1f8>)
 800b450:	a904      	add	r1, sp, #16
 800b452:	f7fc ff05 	bl	8008260 <_printf_i>
 800b456:	e7eb      	b.n	800b430 <_svfiprintf_r+0x1c0>
 800b458:	0800dad1 	.word	0x0800dad1
 800b45c:	0800dad7 	.word	0x0800dad7
 800b460:	0800dadb 	.word	0x0800dadb
 800b464:	08007d21 	.word	0x08007d21
 800b468:	0800b1bd 	.word	0x0800b1bd

0800b46c <__sflush_r>:
 800b46c:	898a      	ldrh	r2, [r1, #12]
 800b46e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b470:	4605      	mov	r5, r0
 800b472:	0710      	lsls	r0, r2, #28
 800b474:	460c      	mov	r4, r1
 800b476:	d457      	bmi.n	800b528 <__sflush_r+0xbc>
 800b478:	684b      	ldr	r3, [r1, #4]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	dc04      	bgt.n	800b488 <__sflush_r+0x1c>
 800b47e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b480:	2b00      	cmp	r3, #0
 800b482:	dc01      	bgt.n	800b488 <__sflush_r+0x1c>
 800b484:	2000      	movs	r0, #0
 800b486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b488:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b48a:	2e00      	cmp	r6, #0
 800b48c:	d0fa      	beq.n	800b484 <__sflush_r+0x18>
 800b48e:	2300      	movs	r3, #0
 800b490:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b494:	682f      	ldr	r7, [r5, #0]
 800b496:	6a21      	ldr	r1, [r4, #32]
 800b498:	602b      	str	r3, [r5, #0]
 800b49a:	d032      	beq.n	800b502 <__sflush_r+0x96>
 800b49c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b49e:	89a3      	ldrh	r3, [r4, #12]
 800b4a0:	075a      	lsls	r2, r3, #29
 800b4a2:	d505      	bpl.n	800b4b0 <__sflush_r+0x44>
 800b4a4:	6863      	ldr	r3, [r4, #4]
 800b4a6:	1ac0      	subs	r0, r0, r3
 800b4a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b4aa:	b10b      	cbz	r3, 800b4b0 <__sflush_r+0x44>
 800b4ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b4ae:	1ac0      	subs	r0, r0, r3
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	4602      	mov	r2, r0
 800b4b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	6a21      	ldr	r1, [r4, #32]
 800b4ba:	47b0      	blx	r6
 800b4bc:	1c43      	adds	r3, r0, #1
 800b4be:	89a3      	ldrh	r3, [r4, #12]
 800b4c0:	d106      	bne.n	800b4d0 <__sflush_r+0x64>
 800b4c2:	6829      	ldr	r1, [r5, #0]
 800b4c4:	291d      	cmp	r1, #29
 800b4c6:	d82b      	bhi.n	800b520 <__sflush_r+0xb4>
 800b4c8:	4a28      	ldr	r2, [pc, #160]	; (800b56c <__sflush_r+0x100>)
 800b4ca:	410a      	asrs	r2, r1
 800b4cc:	07d6      	lsls	r6, r2, #31
 800b4ce:	d427      	bmi.n	800b520 <__sflush_r+0xb4>
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	6062      	str	r2, [r4, #4]
 800b4d4:	6922      	ldr	r2, [r4, #16]
 800b4d6:	04d9      	lsls	r1, r3, #19
 800b4d8:	6022      	str	r2, [r4, #0]
 800b4da:	d504      	bpl.n	800b4e6 <__sflush_r+0x7a>
 800b4dc:	1c42      	adds	r2, r0, #1
 800b4de:	d101      	bne.n	800b4e4 <__sflush_r+0x78>
 800b4e0:	682b      	ldr	r3, [r5, #0]
 800b4e2:	b903      	cbnz	r3, 800b4e6 <__sflush_r+0x7a>
 800b4e4:	6560      	str	r0, [r4, #84]	; 0x54
 800b4e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4e8:	602f      	str	r7, [r5, #0]
 800b4ea:	2900      	cmp	r1, #0
 800b4ec:	d0ca      	beq.n	800b484 <__sflush_r+0x18>
 800b4ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4f2:	4299      	cmp	r1, r3
 800b4f4:	d002      	beq.n	800b4fc <__sflush_r+0x90>
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	f7fe fa2a 	bl	8009950 <_free_r>
 800b4fc:	2000      	movs	r0, #0
 800b4fe:	6360      	str	r0, [r4, #52]	; 0x34
 800b500:	e7c1      	b.n	800b486 <__sflush_r+0x1a>
 800b502:	2301      	movs	r3, #1
 800b504:	4628      	mov	r0, r5
 800b506:	47b0      	blx	r6
 800b508:	1c41      	adds	r1, r0, #1
 800b50a:	d1c8      	bne.n	800b49e <__sflush_r+0x32>
 800b50c:	682b      	ldr	r3, [r5, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d0c5      	beq.n	800b49e <__sflush_r+0x32>
 800b512:	2b1d      	cmp	r3, #29
 800b514:	d001      	beq.n	800b51a <__sflush_r+0xae>
 800b516:	2b16      	cmp	r3, #22
 800b518:	d101      	bne.n	800b51e <__sflush_r+0xb2>
 800b51a:	602f      	str	r7, [r5, #0]
 800b51c:	e7b2      	b.n	800b484 <__sflush_r+0x18>
 800b51e:	89a3      	ldrh	r3, [r4, #12]
 800b520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b524:	81a3      	strh	r3, [r4, #12]
 800b526:	e7ae      	b.n	800b486 <__sflush_r+0x1a>
 800b528:	690f      	ldr	r7, [r1, #16]
 800b52a:	2f00      	cmp	r7, #0
 800b52c:	d0aa      	beq.n	800b484 <__sflush_r+0x18>
 800b52e:	0793      	lsls	r3, r2, #30
 800b530:	bf18      	it	ne
 800b532:	2300      	movne	r3, #0
 800b534:	680e      	ldr	r6, [r1, #0]
 800b536:	bf08      	it	eq
 800b538:	694b      	ldreq	r3, [r1, #20]
 800b53a:	1bf6      	subs	r6, r6, r7
 800b53c:	600f      	str	r7, [r1, #0]
 800b53e:	608b      	str	r3, [r1, #8]
 800b540:	2e00      	cmp	r6, #0
 800b542:	dd9f      	ble.n	800b484 <__sflush_r+0x18>
 800b544:	4633      	mov	r3, r6
 800b546:	463a      	mov	r2, r7
 800b548:	4628      	mov	r0, r5
 800b54a:	6a21      	ldr	r1, [r4, #32]
 800b54c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800b550:	47e0      	blx	ip
 800b552:	2800      	cmp	r0, #0
 800b554:	dc06      	bgt.n	800b564 <__sflush_r+0xf8>
 800b556:	89a3      	ldrh	r3, [r4, #12]
 800b558:	f04f 30ff 	mov.w	r0, #4294967295
 800b55c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b560:	81a3      	strh	r3, [r4, #12]
 800b562:	e790      	b.n	800b486 <__sflush_r+0x1a>
 800b564:	4407      	add	r7, r0
 800b566:	1a36      	subs	r6, r6, r0
 800b568:	e7ea      	b.n	800b540 <__sflush_r+0xd4>
 800b56a:	bf00      	nop
 800b56c:	dfbffffe 	.word	0xdfbffffe

0800b570 <_fflush_r>:
 800b570:	b538      	push	{r3, r4, r5, lr}
 800b572:	690b      	ldr	r3, [r1, #16]
 800b574:	4605      	mov	r5, r0
 800b576:	460c      	mov	r4, r1
 800b578:	b913      	cbnz	r3, 800b580 <_fflush_r+0x10>
 800b57a:	2500      	movs	r5, #0
 800b57c:	4628      	mov	r0, r5
 800b57e:	bd38      	pop	{r3, r4, r5, pc}
 800b580:	b118      	cbz	r0, 800b58a <_fflush_r+0x1a>
 800b582:	6a03      	ldr	r3, [r0, #32]
 800b584:	b90b      	cbnz	r3, 800b58a <_fflush_r+0x1a>
 800b586:	f7fd fa27 	bl	80089d8 <__sinit>
 800b58a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d0f3      	beq.n	800b57a <_fflush_r+0xa>
 800b592:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b594:	07d0      	lsls	r0, r2, #31
 800b596:	d404      	bmi.n	800b5a2 <_fflush_r+0x32>
 800b598:	0599      	lsls	r1, r3, #22
 800b59a:	d402      	bmi.n	800b5a2 <_fflush_r+0x32>
 800b59c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b59e:	f7fd fb52 	bl	8008c46 <__retarget_lock_acquire_recursive>
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	4621      	mov	r1, r4
 800b5a6:	f7ff ff61 	bl	800b46c <__sflush_r>
 800b5aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5ac:	4605      	mov	r5, r0
 800b5ae:	07da      	lsls	r2, r3, #31
 800b5b0:	d4e4      	bmi.n	800b57c <_fflush_r+0xc>
 800b5b2:	89a3      	ldrh	r3, [r4, #12]
 800b5b4:	059b      	lsls	r3, r3, #22
 800b5b6:	d4e1      	bmi.n	800b57c <_fflush_r+0xc>
 800b5b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5ba:	f7fd fb45 	bl	8008c48 <__retarget_lock_release_recursive>
 800b5be:	e7dd      	b.n	800b57c <_fflush_r+0xc>

0800b5c0 <memmove>:
 800b5c0:	4288      	cmp	r0, r1
 800b5c2:	b510      	push	{r4, lr}
 800b5c4:	eb01 0402 	add.w	r4, r1, r2
 800b5c8:	d902      	bls.n	800b5d0 <memmove+0x10>
 800b5ca:	4284      	cmp	r4, r0
 800b5cc:	4623      	mov	r3, r4
 800b5ce:	d807      	bhi.n	800b5e0 <memmove+0x20>
 800b5d0:	1e43      	subs	r3, r0, #1
 800b5d2:	42a1      	cmp	r1, r4
 800b5d4:	d008      	beq.n	800b5e8 <memmove+0x28>
 800b5d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5de:	e7f8      	b.n	800b5d2 <memmove+0x12>
 800b5e0:	4601      	mov	r1, r0
 800b5e2:	4402      	add	r2, r0
 800b5e4:	428a      	cmp	r2, r1
 800b5e6:	d100      	bne.n	800b5ea <memmove+0x2a>
 800b5e8:	bd10      	pop	{r4, pc}
 800b5ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b5ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b5f2:	e7f7      	b.n	800b5e4 <memmove+0x24>

0800b5f4 <strncmp>:
 800b5f4:	b510      	push	{r4, lr}
 800b5f6:	b16a      	cbz	r2, 800b614 <strncmp+0x20>
 800b5f8:	3901      	subs	r1, #1
 800b5fa:	1884      	adds	r4, r0, r2
 800b5fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b600:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b604:	429a      	cmp	r2, r3
 800b606:	d103      	bne.n	800b610 <strncmp+0x1c>
 800b608:	42a0      	cmp	r0, r4
 800b60a:	d001      	beq.n	800b610 <strncmp+0x1c>
 800b60c:	2a00      	cmp	r2, #0
 800b60e:	d1f5      	bne.n	800b5fc <strncmp+0x8>
 800b610:	1ad0      	subs	r0, r2, r3
 800b612:	bd10      	pop	{r4, pc}
 800b614:	4610      	mov	r0, r2
 800b616:	e7fc      	b.n	800b612 <strncmp+0x1e>

0800b618 <_sbrk_r>:
 800b618:	b538      	push	{r3, r4, r5, lr}
 800b61a:	2300      	movs	r3, #0
 800b61c:	4d05      	ldr	r5, [pc, #20]	; (800b634 <_sbrk_r+0x1c>)
 800b61e:	4604      	mov	r4, r0
 800b620:	4608      	mov	r0, r1
 800b622:	602b      	str	r3, [r5, #0]
 800b624:	f7f7 fbc8 	bl	8002db8 <_sbrk>
 800b628:	1c43      	adds	r3, r0, #1
 800b62a:	d102      	bne.n	800b632 <_sbrk_r+0x1a>
 800b62c:	682b      	ldr	r3, [r5, #0]
 800b62e:	b103      	cbz	r3, 800b632 <_sbrk_r+0x1a>
 800b630:	6023      	str	r3, [r4, #0]
 800b632:	bd38      	pop	{r3, r4, r5, pc}
 800b634:	2000054c 	.word	0x2000054c

0800b638 <memcpy>:
 800b638:	440a      	add	r2, r1
 800b63a:	4291      	cmp	r1, r2
 800b63c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b640:	d100      	bne.n	800b644 <memcpy+0xc>
 800b642:	4770      	bx	lr
 800b644:	b510      	push	{r4, lr}
 800b646:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b64a:	4291      	cmp	r1, r2
 800b64c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b650:	d1f9      	bne.n	800b646 <memcpy+0xe>
 800b652:	bd10      	pop	{r4, pc}

0800b654 <nan>:
 800b654:	2000      	movs	r0, #0
 800b656:	4901      	ldr	r1, [pc, #4]	; (800b65c <nan+0x8>)
 800b658:	4770      	bx	lr
 800b65a:	bf00      	nop
 800b65c:	7ff80000 	.word	0x7ff80000

0800b660 <__assert_func>:
 800b660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b662:	4614      	mov	r4, r2
 800b664:	461a      	mov	r2, r3
 800b666:	4b09      	ldr	r3, [pc, #36]	; (800b68c <__assert_func+0x2c>)
 800b668:	4605      	mov	r5, r0
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	68d8      	ldr	r0, [r3, #12]
 800b66e:	b14c      	cbz	r4, 800b684 <__assert_func+0x24>
 800b670:	4b07      	ldr	r3, [pc, #28]	; (800b690 <__assert_func+0x30>)
 800b672:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b676:	9100      	str	r1, [sp, #0]
 800b678:	462b      	mov	r3, r5
 800b67a:	4906      	ldr	r1, [pc, #24]	; (800b694 <__assert_func+0x34>)
 800b67c:	f000 fbca 	bl	800be14 <fiprintf>
 800b680:	f000 fbda 	bl	800be38 <abort>
 800b684:	4b04      	ldr	r3, [pc, #16]	; (800b698 <__assert_func+0x38>)
 800b686:	461c      	mov	r4, r3
 800b688:	e7f3      	b.n	800b672 <__assert_func+0x12>
 800b68a:	bf00      	nop
 800b68c:	20000070 	.word	0x20000070
 800b690:	0800daea 	.word	0x0800daea
 800b694:	0800daf7 	.word	0x0800daf7
 800b698:	0800db25 	.word	0x0800db25

0800b69c <_calloc_r>:
 800b69c:	b570      	push	{r4, r5, r6, lr}
 800b69e:	fba1 5402 	umull	r5, r4, r1, r2
 800b6a2:	b934      	cbnz	r4, 800b6b2 <_calloc_r+0x16>
 800b6a4:	4629      	mov	r1, r5
 800b6a6:	f7fe f9c3 	bl	8009a30 <_malloc_r>
 800b6aa:	4606      	mov	r6, r0
 800b6ac:	b928      	cbnz	r0, 800b6ba <_calloc_r+0x1e>
 800b6ae:	4630      	mov	r0, r6
 800b6b0:	bd70      	pop	{r4, r5, r6, pc}
 800b6b2:	220c      	movs	r2, #12
 800b6b4:	2600      	movs	r6, #0
 800b6b6:	6002      	str	r2, [r0, #0]
 800b6b8:	e7f9      	b.n	800b6ae <_calloc_r+0x12>
 800b6ba:	462a      	mov	r2, r5
 800b6bc:	4621      	mov	r1, r4
 800b6be:	f7fd fa45 	bl	8008b4c <memset>
 800b6c2:	e7f4      	b.n	800b6ae <_calloc_r+0x12>

0800b6c4 <rshift>:
 800b6c4:	6903      	ldr	r3, [r0, #16]
 800b6c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b6ca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b6ce:	f100 0414 	add.w	r4, r0, #20
 800b6d2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b6d6:	dd46      	ble.n	800b766 <rshift+0xa2>
 800b6d8:	f011 011f 	ands.w	r1, r1, #31
 800b6dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b6e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b6e4:	d10c      	bne.n	800b700 <rshift+0x3c>
 800b6e6:	4629      	mov	r1, r5
 800b6e8:	f100 0710 	add.w	r7, r0, #16
 800b6ec:	42b1      	cmp	r1, r6
 800b6ee:	d335      	bcc.n	800b75c <rshift+0x98>
 800b6f0:	1a9b      	subs	r3, r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	1eea      	subs	r2, r5, #3
 800b6f6:	4296      	cmp	r6, r2
 800b6f8:	bf38      	it	cc
 800b6fa:	2300      	movcc	r3, #0
 800b6fc:	4423      	add	r3, r4
 800b6fe:	e015      	b.n	800b72c <rshift+0x68>
 800b700:	46a1      	mov	r9, r4
 800b702:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b706:	f1c1 0820 	rsb	r8, r1, #32
 800b70a:	40cf      	lsrs	r7, r1
 800b70c:	f105 0e04 	add.w	lr, r5, #4
 800b710:	4576      	cmp	r6, lr
 800b712:	46f4      	mov	ip, lr
 800b714:	d816      	bhi.n	800b744 <rshift+0x80>
 800b716:	1a9a      	subs	r2, r3, r2
 800b718:	0092      	lsls	r2, r2, #2
 800b71a:	3a04      	subs	r2, #4
 800b71c:	3501      	adds	r5, #1
 800b71e:	42ae      	cmp	r6, r5
 800b720:	bf38      	it	cc
 800b722:	2200      	movcc	r2, #0
 800b724:	18a3      	adds	r3, r4, r2
 800b726:	50a7      	str	r7, [r4, r2]
 800b728:	b107      	cbz	r7, 800b72c <rshift+0x68>
 800b72a:	3304      	adds	r3, #4
 800b72c:	42a3      	cmp	r3, r4
 800b72e:	eba3 0204 	sub.w	r2, r3, r4
 800b732:	bf08      	it	eq
 800b734:	2300      	moveq	r3, #0
 800b736:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b73a:	6102      	str	r2, [r0, #16]
 800b73c:	bf08      	it	eq
 800b73e:	6143      	streq	r3, [r0, #20]
 800b740:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b744:	f8dc c000 	ldr.w	ip, [ip]
 800b748:	fa0c fc08 	lsl.w	ip, ip, r8
 800b74c:	ea4c 0707 	orr.w	r7, ip, r7
 800b750:	f849 7b04 	str.w	r7, [r9], #4
 800b754:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b758:	40cf      	lsrs	r7, r1
 800b75a:	e7d9      	b.n	800b710 <rshift+0x4c>
 800b75c:	f851 cb04 	ldr.w	ip, [r1], #4
 800b760:	f847 cf04 	str.w	ip, [r7, #4]!
 800b764:	e7c2      	b.n	800b6ec <rshift+0x28>
 800b766:	4623      	mov	r3, r4
 800b768:	e7e0      	b.n	800b72c <rshift+0x68>

0800b76a <__hexdig_fun>:
 800b76a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b76e:	2b09      	cmp	r3, #9
 800b770:	d802      	bhi.n	800b778 <__hexdig_fun+0xe>
 800b772:	3820      	subs	r0, #32
 800b774:	b2c0      	uxtb	r0, r0
 800b776:	4770      	bx	lr
 800b778:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b77c:	2b05      	cmp	r3, #5
 800b77e:	d801      	bhi.n	800b784 <__hexdig_fun+0x1a>
 800b780:	3847      	subs	r0, #71	; 0x47
 800b782:	e7f7      	b.n	800b774 <__hexdig_fun+0xa>
 800b784:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b788:	2b05      	cmp	r3, #5
 800b78a:	d801      	bhi.n	800b790 <__hexdig_fun+0x26>
 800b78c:	3827      	subs	r0, #39	; 0x27
 800b78e:	e7f1      	b.n	800b774 <__hexdig_fun+0xa>
 800b790:	2000      	movs	r0, #0
 800b792:	4770      	bx	lr

0800b794 <__gethex>:
 800b794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b798:	4681      	mov	r9, r0
 800b79a:	468a      	mov	sl, r1
 800b79c:	4617      	mov	r7, r2
 800b79e:	680a      	ldr	r2, [r1, #0]
 800b7a0:	b085      	sub	sp, #20
 800b7a2:	f102 0b02 	add.w	fp, r2, #2
 800b7a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b7aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b7ae:	9302      	str	r3, [sp, #8]
 800b7b0:	32fe      	adds	r2, #254	; 0xfe
 800b7b2:	eb02 030b 	add.w	r3, r2, fp
 800b7b6:	46d8      	mov	r8, fp
 800b7b8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b7bc:	9301      	str	r3, [sp, #4]
 800b7be:	2830      	cmp	r0, #48	; 0x30
 800b7c0:	d0f7      	beq.n	800b7b2 <__gethex+0x1e>
 800b7c2:	f7ff ffd2 	bl	800b76a <__hexdig_fun>
 800b7c6:	4604      	mov	r4, r0
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	d138      	bne.n	800b83e <__gethex+0xaa>
 800b7cc:	2201      	movs	r2, #1
 800b7ce:	4640      	mov	r0, r8
 800b7d0:	49a7      	ldr	r1, [pc, #668]	; (800ba70 <__gethex+0x2dc>)
 800b7d2:	f7ff ff0f 	bl	800b5f4 <strncmp>
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	d169      	bne.n	800b8b0 <__gethex+0x11c>
 800b7dc:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b7e0:	465d      	mov	r5, fp
 800b7e2:	f7ff ffc2 	bl	800b76a <__hexdig_fun>
 800b7e6:	2800      	cmp	r0, #0
 800b7e8:	d064      	beq.n	800b8b4 <__gethex+0x120>
 800b7ea:	465a      	mov	r2, fp
 800b7ec:	7810      	ldrb	r0, [r2, #0]
 800b7ee:	4690      	mov	r8, r2
 800b7f0:	2830      	cmp	r0, #48	; 0x30
 800b7f2:	f102 0201 	add.w	r2, r2, #1
 800b7f6:	d0f9      	beq.n	800b7ec <__gethex+0x58>
 800b7f8:	f7ff ffb7 	bl	800b76a <__hexdig_fun>
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	fab0 f480 	clz	r4, r0
 800b802:	465e      	mov	r6, fp
 800b804:	0964      	lsrs	r4, r4, #5
 800b806:	9301      	str	r3, [sp, #4]
 800b808:	4642      	mov	r2, r8
 800b80a:	4615      	mov	r5, r2
 800b80c:	7828      	ldrb	r0, [r5, #0]
 800b80e:	3201      	adds	r2, #1
 800b810:	f7ff ffab 	bl	800b76a <__hexdig_fun>
 800b814:	2800      	cmp	r0, #0
 800b816:	d1f8      	bne.n	800b80a <__gethex+0x76>
 800b818:	2201      	movs	r2, #1
 800b81a:	4628      	mov	r0, r5
 800b81c:	4994      	ldr	r1, [pc, #592]	; (800ba70 <__gethex+0x2dc>)
 800b81e:	f7ff fee9 	bl	800b5f4 <strncmp>
 800b822:	b978      	cbnz	r0, 800b844 <__gethex+0xb0>
 800b824:	b946      	cbnz	r6, 800b838 <__gethex+0xa4>
 800b826:	1c6e      	adds	r6, r5, #1
 800b828:	4632      	mov	r2, r6
 800b82a:	4615      	mov	r5, r2
 800b82c:	7828      	ldrb	r0, [r5, #0]
 800b82e:	3201      	adds	r2, #1
 800b830:	f7ff ff9b 	bl	800b76a <__hexdig_fun>
 800b834:	2800      	cmp	r0, #0
 800b836:	d1f8      	bne.n	800b82a <__gethex+0x96>
 800b838:	1b73      	subs	r3, r6, r5
 800b83a:	009e      	lsls	r6, r3, #2
 800b83c:	e004      	b.n	800b848 <__gethex+0xb4>
 800b83e:	2400      	movs	r4, #0
 800b840:	4626      	mov	r6, r4
 800b842:	e7e1      	b.n	800b808 <__gethex+0x74>
 800b844:	2e00      	cmp	r6, #0
 800b846:	d1f7      	bne.n	800b838 <__gethex+0xa4>
 800b848:	782b      	ldrb	r3, [r5, #0]
 800b84a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b84e:	2b50      	cmp	r3, #80	; 0x50
 800b850:	d13d      	bne.n	800b8ce <__gethex+0x13a>
 800b852:	786b      	ldrb	r3, [r5, #1]
 800b854:	2b2b      	cmp	r3, #43	; 0x2b
 800b856:	d02f      	beq.n	800b8b8 <__gethex+0x124>
 800b858:	2b2d      	cmp	r3, #45	; 0x2d
 800b85a:	d031      	beq.n	800b8c0 <__gethex+0x12c>
 800b85c:	f04f 0b00 	mov.w	fp, #0
 800b860:	1c69      	adds	r1, r5, #1
 800b862:	7808      	ldrb	r0, [r1, #0]
 800b864:	f7ff ff81 	bl	800b76a <__hexdig_fun>
 800b868:	1e42      	subs	r2, r0, #1
 800b86a:	b2d2      	uxtb	r2, r2
 800b86c:	2a18      	cmp	r2, #24
 800b86e:	d82e      	bhi.n	800b8ce <__gethex+0x13a>
 800b870:	f1a0 0210 	sub.w	r2, r0, #16
 800b874:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b878:	f7ff ff77 	bl	800b76a <__hexdig_fun>
 800b87c:	f100 3cff 	add.w	ip, r0, #4294967295
 800b880:	fa5f fc8c 	uxtb.w	ip, ip
 800b884:	f1bc 0f18 	cmp.w	ip, #24
 800b888:	d91d      	bls.n	800b8c6 <__gethex+0x132>
 800b88a:	f1bb 0f00 	cmp.w	fp, #0
 800b88e:	d000      	beq.n	800b892 <__gethex+0xfe>
 800b890:	4252      	negs	r2, r2
 800b892:	4416      	add	r6, r2
 800b894:	f8ca 1000 	str.w	r1, [sl]
 800b898:	b1dc      	cbz	r4, 800b8d2 <__gethex+0x13e>
 800b89a:	9b01      	ldr	r3, [sp, #4]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	bf14      	ite	ne
 800b8a0:	f04f 0800 	movne.w	r8, #0
 800b8a4:	f04f 0806 	moveq.w	r8, #6
 800b8a8:	4640      	mov	r0, r8
 800b8aa:	b005      	add	sp, #20
 800b8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b0:	4645      	mov	r5, r8
 800b8b2:	4626      	mov	r6, r4
 800b8b4:	2401      	movs	r4, #1
 800b8b6:	e7c7      	b.n	800b848 <__gethex+0xb4>
 800b8b8:	f04f 0b00 	mov.w	fp, #0
 800b8bc:	1ca9      	adds	r1, r5, #2
 800b8be:	e7d0      	b.n	800b862 <__gethex+0xce>
 800b8c0:	f04f 0b01 	mov.w	fp, #1
 800b8c4:	e7fa      	b.n	800b8bc <__gethex+0x128>
 800b8c6:	230a      	movs	r3, #10
 800b8c8:	fb03 0002 	mla	r0, r3, r2, r0
 800b8cc:	e7d0      	b.n	800b870 <__gethex+0xdc>
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	e7e0      	b.n	800b894 <__gethex+0x100>
 800b8d2:	4621      	mov	r1, r4
 800b8d4:	eba5 0308 	sub.w	r3, r5, r8
 800b8d8:	3b01      	subs	r3, #1
 800b8da:	2b07      	cmp	r3, #7
 800b8dc:	dc0a      	bgt.n	800b8f4 <__gethex+0x160>
 800b8de:	4648      	mov	r0, r9
 800b8e0:	f7fe f932 	bl	8009b48 <_Balloc>
 800b8e4:	4604      	mov	r4, r0
 800b8e6:	b940      	cbnz	r0, 800b8fa <__gethex+0x166>
 800b8e8:	4602      	mov	r2, r0
 800b8ea:	21e4      	movs	r1, #228	; 0xe4
 800b8ec:	4b61      	ldr	r3, [pc, #388]	; (800ba74 <__gethex+0x2e0>)
 800b8ee:	4862      	ldr	r0, [pc, #392]	; (800ba78 <__gethex+0x2e4>)
 800b8f0:	f7ff feb6 	bl	800b660 <__assert_func>
 800b8f4:	3101      	adds	r1, #1
 800b8f6:	105b      	asrs	r3, r3, #1
 800b8f8:	e7ef      	b.n	800b8da <__gethex+0x146>
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	469b      	mov	fp, r3
 800b8fe:	f100 0a14 	add.w	sl, r0, #20
 800b902:	f8cd a004 	str.w	sl, [sp, #4]
 800b906:	45a8      	cmp	r8, r5
 800b908:	d344      	bcc.n	800b994 <__gethex+0x200>
 800b90a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b90e:	4658      	mov	r0, fp
 800b910:	f848 bb04 	str.w	fp, [r8], #4
 800b914:	eba8 080a 	sub.w	r8, r8, sl
 800b918:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800b91c:	6122      	str	r2, [r4, #16]
 800b91e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800b922:	f7fe fa03 	bl	8009d2c <__hi0bits>
 800b926:	683d      	ldr	r5, [r7, #0]
 800b928:	eba8 0800 	sub.w	r8, r8, r0
 800b92c:	45a8      	cmp	r8, r5
 800b92e:	dd59      	ble.n	800b9e4 <__gethex+0x250>
 800b930:	eba8 0805 	sub.w	r8, r8, r5
 800b934:	4641      	mov	r1, r8
 800b936:	4620      	mov	r0, r4
 800b938:	f7fe fd81 	bl	800a43e <__any_on>
 800b93c:	4683      	mov	fp, r0
 800b93e:	b1b8      	cbz	r0, 800b970 <__gethex+0x1dc>
 800b940:	f04f 0b01 	mov.w	fp, #1
 800b944:	f108 33ff 	add.w	r3, r8, #4294967295
 800b948:	1159      	asrs	r1, r3, #5
 800b94a:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b94e:	f003 021f 	and.w	r2, r3, #31
 800b952:	fa0b f202 	lsl.w	r2, fp, r2
 800b956:	420a      	tst	r2, r1
 800b958:	d00a      	beq.n	800b970 <__gethex+0x1dc>
 800b95a:	455b      	cmp	r3, fp
 800b95c:	dd06      	ble.n	800b96c <__gethex+0x1d8>
 800b95e:	4620      	mov	r0, r4
 800b960:	f1a8 0102 	sub.w	r1, r8, #2
 800b964:	f7fe fd6b 	bl	800a43e <__any_on>
 800b968:	2800      	cmp	r0, #0
 800b96a:	d138      	bne.n	800b9de <__gethex+0x24a>
 800b96c:	f04f 0b02 	mov.w	fp, #2
 800b970:	4641      	mov	r1, r8
 800b972:	4620      	mov	r0, r4
 800b974:	f7ff fea6 	bl	800b6c4 <rshift>
 800b978:	4446      	add	r6, r8
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	42b3      	cmp	r3, r6
 800b97e:	da41      	bge.n	800ba04 <__gethex+0x270>
 800b980:	4621      	mov	r1, r4
 800b982:	4648      	mov	r0, r9
 800b984:	f7fe f920 	bl	8009bc8 <_Bfree>
 800b988:	2300      	movs	r3, #0
 800b98a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b98c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b990:	6013      	str	r3, [r2, #0]
 800b992:	e789      	b.n	800b8a8 <__gethex+0x114>
 800b994:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b998:	2a2e      	cmp	r2, #46	; 0x2e
 800b99a:	d014      	beq.n	800b9c6 <__gethex+0x232>
 800b99c:	2b20      	cmp	r3, #32
 800b99e:	d106      	bne.n	800b9ae <__gethex+0x21a>
 800b9a0:	9b01      	ldr	r3, [sp, #4]
 800b9a2:	f843 bb04 	str.w	fp, [r3], #4
 800b9a6:	f04f 0b00 	mov.w	fp, #0
 800b9aa:	9301      	str	r3, [sp, #4]
 800b9ac:	465b      	mov	r3, fp
 800b9ae:	7828      	ldrb	r0, [r5, #0]
 800b9b0:	9303      	str	r3, [sp, #12]
 800b9b2:	f7ff feda 	bl	800b76a <__hexdig_fun>
 800b9b6:	9b03      	ldr	r3, [sp, #12]
 800b9b8:	f000 000f 	and.w	r0, r0, #15
 800b9bc:	4098      	lsls	r0, r3
 800b9be:	ea4b 0b00 	orr.w	fp, fp, r0
 800b9c2:	3304      	adds	r3, #4
 800b9c4:	e79f      	b.n	800b906 <__gethex+0x172>
 800b9c6:	45a8      	cmp	r8, r5
 800b9c8:	d8e8      	bhi.n	800b99c <__gethex+0x208>
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	4628      	mov	r0, r5
 800b9ce:	4928      	ldr	r1, [pc, #160]	; (800ba70 <__gethex+0x2dc>)
 800b9d0:	9303      	str	r3, [sp, #12]
 800b9d2:	f7ff fe0f 	bl	800b5f4 <strncmp>
 800b9d6:	9b03      	ldr	r3, [sp, #12]
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	d1df      	bne.n	800b99c <__gethex+0x208>
 800b9dc:	e793      	b.n	800b906 <__gethex+0x172>
 800b9de:	f04f 0b03 	mov.w	fp, #3
 800b9e2:	e7c5      	b.n	800b970 <__gethex+0x1dc>
 800b9e4:	da0b      	bge.n	800b9fe <__gethex+0x26a>
 800b9e6:	eba5 0808 	sub.w	r8, r5, r8
 800b9ea:	4621      	mov	r1, r4
 800b9ec:	4642      	mov	r2, r8
 800b9ee:	4648      	mov	r0, r9
 800b9f0:	f7fe fb02 	bl	8009ff8 <__lshift>
 800b9f4:	4604      	mov	r4, r0
 800b9f6:	eba6 0608 	sub.w	r6, r6, r8
 800b9fa:	f100 0a14 	add.w	sl, r0, #20
 800b9fe:	f04f 0b00 	mov.w	fp, #0
 800ba02:	e7ba      	b.n	800b97a <__gethex+0x1e6>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	42b3      	cmp	r3, r6
 800ba08:	dd74      	ble.n	800baf4 <__gethex+0x360>
 800ba0a:	1b9e      	subs	r6, r3, r6
 800ba0c:	42b5      	cmp	r5, r6
 800ba0e:	dc35      	bgt.n	800ba7c <__gethex+0x2e8>
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	2b02      	cmp	r3, #2
 800ba14:	d023      	beq.n	800ba5e <__gethex+0x2ca>
 800ba16:	2b03      	cmp	r3, #3
 800ba18:	d025      	beq.n	800ba66 <__gethex+0x2d2>
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d115      	bne.n	800ba4a <__gethex+0x2b6>
 800ba1e:	42b5      	cmp	r5, r6
 800ba20:	d113      	bne.n	800ba4a <__gethex+0x2b6>
 800ba22:	2d01      	cmp	r5, #1
 800ba24:	d10b      	bne.n	800ba3e <__gethex+0x2aa>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	9a02      	ldr	r2, [sp, #8]
 800ba2a:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ba2e:	6013      	str	r3, [r2, #0]
 800ba30:	2301      	movs	r3, #1
 800ba32:	6123      	str	r3, [r4, #16]
 800ba34:	f8ca 3000 	str.w	r3, [sl]
 800ba38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba3a:	601c      	str	r4, [r3, #0]
 800ba3c:	e734      	b.n	800b8a8 <__gethex+0x114>
 800ba3e:	4620      	mov	r0, r4
 800ba40:	1e69      	subs	r1, r5, #1
 800ba42:	f7fe fcfc 	bl	800a43e <__any_on>
 800ba46:	2800      	cmp	r0, #0
 800ba48:	d1ed      	bne.n	800ba26 <__gethex+0x292>
 800ba4a:	4621      	mov	r1, r4
 800ba4c:	4648      	mov	r0, r9
 800ba4e:	f7fe f8bb 	bl	8009bc8 <_Bfree>
 800ba52:	2300      	movs	r3, #0
 800ba54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba56:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ba5a:	6013      	str	r3, [r2, #0]
 800ba5c:	e724      	b.n	800b8a8 <__gethex+0x114>
 800ba5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d1f2      	bne.n	800ba4a <__gethex+0x2b6>
 800ba64:	e7df      	b.n	800ba26 <__gethex+0x292>
 800ba66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d1dc      	bne.n	800ba26 <__gethex+0x292>
 800ba6c:	e7ed      	b.n	800ba4a <__gethex+0x2b6>
 800ba6e:	bf00      	nop
 800ba70:	0800d97c 	.word	0x0800d97c
 800ba74:	0800d813 	.word	0x0800d813
 800ba78:	0800db26 	.word	0x0800db26
 800ba7c:	f106 38ff 	add.w	r8, r6, #4294967295
 800ba80:	f1bb 0f00 	cmp.w	fp, #0
 800ba84:	d133      	bne.n	800baee <__gethex+0x35a>
 800ba86:	f1b8 0f00 	cmp.w	r8, #0
 800ba8a:	d004      	beq.n	800ba96 <__gethex+0x302>
 800ba8c:	4641      	mov	r1, r8
 800ba8e:	4620      	mov	r0, r4
 800ba90:	f7fe fcd5 	bl	800a43e <__any_on>
 800ba94:	4683      	mov	fp, r0
 800ba96:	2301      	movs	r3, #1
 800ba98:	ea4f 1268 	mov.w	r2, r8, asr #5
 800ba9c:	f008 081f 	and.w	r8, r8, #31
 800baa0:	fa03 f308 	lsl.w	r3, r3, r8
 800baa4:	f04f 0802 	mov.w	r8, #2
 800baa8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800baac:	4631      	mov	r1, r6
 800baae:	4213      	tst	r3, r2
 800bab0:	4620      	mov	r0, r4
 800bab2:	bf18      	it	ne
 800bab4:	f04b 0b02 	orrne.w	fp, fp, #2
 800bab8:	1bad      	subs	r5, r5, r6
 800baba:	f7ff fe03 	bl	800b6c4 <rshift>
 800babe:	687e      	ldr	r6, [r7, #4]
 800bac0:	f1bb 0f00 	cmp.w	fp, #0
 800bac4:	d04a      	beq.n	800bb5c <__gethex+0x3c8>
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	2b02      	cmp	r3, #2
 800baca:	d016      	beq.n	800bafa <__gethex+0x366>
 800bacc:	2b03      	cmp	r3, #3
 800bace:	d018      	beq.n	800bb02 <__gethex+0x36e>
 800bad0:	2b01      	cmp	r3, #1
 800bad2:	d109      	bne.n	800bae8 <__gethex+0x354>
 800bad4:	f01b 0f02 	tst.w	fp, #2
 800bad8:	d006      	beq.n	800bae8 <__gethex+0x354>
 800bada:	f8da 3000 	ldr.w	r3, [sl]
 800bade:	ea4b 0b03 	orr.w	fp, fp, r3
 800bae2:	f01b 0f01 	tst.w	fp, #1
 800bae6:	d10f      	bne.n	800bb08 <__gethex+0x374>
 800bae8:	f048 0810 	orr.w	r8, r8, #16
 800baec:	e036      	b.n	800bb5c <__gethex+0x3c8>
 800baee:	f04f 0b01 	mov.w	fp, #1
 800baf2:	e7d0      	b.n	800ba96 <__gethex+0x302>
 800baf4:	f04f 0801 	mov.w	r8, #1
 800baf8:	e7e2      	b.n	800bac0 <__gethex+0x32c>
 800bafa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bafc:	f1c3 0301 	rsb	r3, r3, #1
 800bb00:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d0ef      	beq.n	800bae8 <__gethex+0x354>
 800bb08:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bb0c:	f104 0214 	add.w	r2, r4, #20
 800bb10:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800bb14:	9301      	str	r3, [sp, #4]
 800bb16:	2300      	movs	r3, #0
 800bb18:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800bb1c:	4694      	mov	ip, r2
 800bb1e:	f852 1b04 	ldr.w	r1, [r2], #4
 800bb22:	f1b1 3fff 	cmp.w	r1, #4294967295
 800bb26:	d01e      	beq.n	800bb66 <__gethex+0x3d2>
 800bb28:	3101      	adds	r1, #1
 800bb2a:	f8cc 1000 	str.w	r1, [ip]
 800bb2e:	f1b8 0f02 	cmp.w	r8, #2
 800bb32:	f104 0214 	add.w	r2, r4, #20
 800bb36:	d13d      	bne.n	800bbb4 <__gethex+0x420>
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	42ab      	cmp	r3, r5
 800bb3e:	d10b      	bne.n	800bb58 <__gethex+0x3c4>
 800bb40:	2301      	movs	r3, #1
 800bb42:	1169      	asrs	r1, r5, #5
 800bb44:	f005 051f 	and.w	r5, r5, #31
 800bb48:	fa03 f505 	lsl.w	r5, r3, r5
 800bb4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb50:	421d      	tst	r5, r3
 800bb52:	bf18      	it	ne
 800bb54:	f04f 0801 	movne.w	r8, #1
 800bb58:	f048 0820 	orr.w	r8, r8, #32
 800bb5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bb5e:	601c      	str	r4, [r3, #0]
 800bb60:	9b02      	ldr	r3, [sp, #8]
 800bb62:	601e      	str	r6, [r3, #0]
 800bb64:	e6a0      	b.n	800b8a8 <__gethex+0x114>
 800bb66:	4290      	cmp	r0, r2
 800bb68:	f842 3c04 	str.w	r3, [r2, #-4]
 800bb6c:	d8d6      	bhi.n	800bb1c <__gethex+0x388>
 800bb6e:	68a2      	ldr	r2, [r4, #8]
 800bb70:	4593      	cmp	fp, r2
 800bb72:	db17      	blt.n	800bba4 <__gethex+0x410>
 800bb74:	6861      	ldr	r1, [r4, #4]
 800bb76:	4648      	mov	r0, r9
 800bb78:	3101      	adds	r1, #1
 800bb7a:	f7fd ffe5 	bl	8009b48 <_Balloc>
 800bb7e:	4682      	mov	sl, r0
 800bb80:	b918      	cbnz	r0, 800bb8a <__gethex+0x3f6>
 800bb82:	4602      	mov	r2, r0
 800bb84:	2184      	movs	r1, #132	; 0x84
 800bb86:	4b1a      	ldr	r3, [pc, #104]	; (800bbf0 <__gethex+0x45c>)
 800bb88:	e6b1      	b.n	800b8ee <__gethex+0x15a>
 800bb8a:	6922      	ldr	r2, [r4, #16]
 800bb8c:	f104 010c 	add.w	r1, r4, #12
 800bb90:	3202      	adds	r2, #2
 800bb92:	0092      	lsls	r2, r2, #2
 800bb94:	300c      	adds	r0, #12
 800bb96:	f7ff fd4f 	bl	800b638 <memcpy>
 800bb9a:	4621      	mov	r1, r4
 800bb9c:	4648      	mov	r0, r9
 800bb9e:	f7fe f813 	bl	8009bc8 <_Bfree>
 800bba2:	4654      	mov	r4, sl
 800bba4:	6922      	ldr	r2, [r4, #16]
 800bba6:	1c51      	adds	r1, r2, #1
 800bba8:	6121      	str	r1, [r4, #16]
 800bbaa:	2101      	movs	r1, #1
 800bbac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bbb0:	6151      	str	r1, [r2, #20]
 800bbb2:	e7bc      	b.n	800bb2e <__gethex+0x39a>
 800bbb4:	6921      	ldr	r1, [r4, #16]
 800bbb6:	4559      	cmp	r1, fp
 800bbb8:	dd0b      	ble.n	800bbd2 <__gethex+0x43e>
 800bbba:	2101      	movs	r1, #1
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f7ff fd81 	bl	800b6c4 <rshift>
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	3601      	adds	r6, #1
 800bbc6:	42b3      	cmp	r3, r6
 800bbc8:	f6ff aeda 	blt.w	800b980 <__gethex+0x1ec>
 800bbcc:	f04f 0801 	mov.w	r8, #1
 800bbd0:	e7c2      	b.n	800bb58 <__gethex+0x3c4>
 800bbd2:	f015 051f 	ands.w	r5, r5, #31
 800bbd6:	d0f9      	beq.n	800bbcc <__gethex+0x438>
 800bbd8:	9b01      	ldr	r3, [sp, #4]
 800bbda:	f1c5 0520 	rsb	r5, r5, #32
 800bbde:	441a      	add	r2, r3
 800bbe0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800bbe4:	f7fe f8a2 	bl	8009d2c <__hi0bits>
 800bbe8:	42a8      	cmp	r0, r5
 800bbea:	dbe6      	blt.n	800bbba <__gethex+0x426>
 800bbec:	e7ee      	b.n	800bbcc <__gethex+0x438>
 800bbee:	bf00      	nop
 800bbf0:	0800d813 	.word	0x0800d813

0800bbf4 <L_shift>:
 800bbf4:	f1c2 0208 	rsb	r2, r2, #8
 800bbf8:	0092      	lsls	r2, r2, #2
 800bbfa:	b570      	push	{r4, r5, r6, lr}
 800bbfc:	f1c2 0620 	rsb	r6, r2, #32
 800bc00:	6843      	ldr	r3, [r0, #4]
 800bc02:	6804      	ldr	r4, [r0, #0]
 800bc04:	fa03 f506 	lsl.w	r5, r3, r6
 800bc08:	432c      	orrs	r4, r5
 800bc0a:	40d3      	lsrs	r3, r2
 800bc0c:	6004      	str	r4, [r0, #0]
 800bc0e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bc12:	4288      	cmp	r0, r1
 800bc14:	d3f4      	bcc.n	800bc00 <L_shift+0xc>
 800bc16:	bd70      	pop	{r4, r5, r6, pc}

0800bc18 <__match>:
 800bc18:	b530      	push	{r4, r5, lr}
 800bc1a:	6803      	ldr	r3, [r0, #0]
 800bc1c:	3301      	adds	r3, #1
 800bc1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc22:	b914      	cbnz	r4, 800bc2a <__match+0x12>
 800bc24:	6003      	str	r3, [r0, #0]
 800bc26:	2001      	movs	r0, #1
 800bc28:	bd30      	pop	{r4, r5, pc}
 800bc2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc2e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bc32:	2d19      	cmp	r5, #25
 800bc34:	bf98      	it	ls
 800bc36:	3220      	addls	r2, #32
 800bc38:	42a2      	cmp	r2, r4
 800bc3a:	d0f0      	beq.n	800bc1e <__match+0x6>
 800bc3c:	2000      	movs	r0, #0
 800bc3e:	e7f3      	b.n	800bc28 <__match+0x10>

0800bc40 <__hexnan>:
 800bc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc44:	2500      	movs	r5, #0
 800bc46:	680b      	ldr	r3, [r1, #0]
 800bc48:	4682      	mov	sl, r0
 800bc4a:	115e      	asrs	r6, r3, #5
 800bc4c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bc50:	f013 031f 	ands.w	r3, r3, #31
 800bc54:	bf18      	it	ne
 800bc56:	3604      	addne	r6, #4
 800bc58:	1f37      	subs	r7, r6, #4
 800bc5a:	4690      	mov	r8, r2
 800bc5c:	46b9      	mov	r9, r7
 800bc5e:	463c      	mov	r4, r7
 800bc60:	46ab      	mov	fp, r5
 800bc62:	b087      	sub	sp, #28
 800bc64:	6801      	ldr	r1, [r0, #0]
 800bc66:	9301      	str	r3, [sp, #4]
 800bc68:	f846 5c04 	str.w	r5, [r6, #-4]
 800bc6c:	9502      	str	r5, [sp, #8]
 800bc6e:	784a      	ldrb	r2, [r1, #1]
 800bc70:	1c4b      	adds	r3, r1, #1
 800bc72:	9303      	str	r3, [sp, #12]
 800bc74:	b342      	cbz	r2, 800bcc8 <__hexnan+0x88>
 800bc76:	4610      	mov	r0, r2
 800bc78:	9105      	str	r1, [sp, #20]
 800bc7a:	9204      	str	r2, [sp, #16]
 800bc7c:	f7ff fd75 	bl	800b76a <__hexdig_fun>
 800bc80:	2800      	cmp	r0, #0
 800bc82:	d14f      	bne.n	800bd24 <__hexnan+0xe4>
 800bc84:	9a04      	ldr	r2, [sp, #16]
 800bc86:	9905      	ldr	r1, [sp, #20]
 800bc88:	2a20      	cmp	r2, #32
 800bc8a:	d818      	bhi.n	800bcbe <__hexnan+0x7e>
 800bc8c:	9b02      	ldr	r3, [sp, #8]
 800bc8e:	459b      	cmp	fp, r3
 800bc90:	dd13      	ble.n	800bcba <__hexnan+0x7a>
 800bc92:	454c      	cmp	r4, r9
 800bc94:	d206      	bcs.n	800bca4 <__hexnan+0x64>
 800bc96:	2d07      	cmp	r5, #7
 800bc98:	dc04      	bgt.n	800bca4 <__hexnan+0x64>
 800bc9a:	462a      	mov	r2, r5
 800bc9c:	4649      	mov	r1, r9
 800bc9e:	4620      	mov	r0, r4
 800bca0:	f7ff ffa8 	bl	800bbf4 <L_shift>
 800bca4:	4544      	cmp	r4, r8
 800bca6:	d950      	bls.n	800bd4a <__hexnan+0x10a>
 800bca8:	2300      	movs	r3, #0
 800bcaa:	f1a4 0904 	sub.w	r9, r4, #4
 800bcae:	f844 3c04 	str.w	r3, [r4, #-4]
 800bcb2:	461d      	mov	r5, r3
 800bcb4:	464c      	mov	r4, r9
 800bcb6:	f8cd b008 	str.w	fp, [sp, #8]
 800bcba:	9903      	ldr	r1, [sp, #12]
 800bcbc:	e7d7      	b.n	800bc6e <__hexnan+0x2e>
 800bcbe:	2a29      	cmp	r2, #41	; 0x29
 800bcc0:	d155      	bne.n	800bd6e <__hexnan+0x12e>
 800bcc2:	3102      	adds	r1, #2
 800bcc4:	f8ca 1000 	str.w	r1, [sl]
 800bcc8:	f1bb 0f00 	cmp.w	fp, #0
 800bccc:	d04f      	beq.n	800bd6e <__hexnan+0x12e>
 800bcce:	454c      	cmp	r4, r9
 800bcd0:	d206      	bcs.n	800bce0 <__hexnan+0xa0>
 800bcd2:	2d07      	cmp	r5, #7
 800bcd4:	dc04      	bgt.n	800bce0 <__hexnan+0xa0>
 800bcd6:	462a      	mov	r2, r5
 800bcd8:	4649      	mov	r1, r9
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f7ff ff8a 	bl	800bbf4 <L_shift>
 800bce0:	4544      	cmp	r4, r8
 800bce2:	d934      	bls.n	800bd4e <__hexnan+0x10e>
 800bce4:	4623      	mov	r3, r4
 800bce6:	f1a8 0204 	sub.w	r2, r8, #4
 800bcea:	f853 1b04 	ldr.w	r1, [r3], #4
 800bcee:	429f      	cmp	r7, r3
 800bcf0:	f842 1f04 	str.w	r1, [r2, #4]!
 800bcf4:	d2f9      	bcs.n	800bcea <__hexnan+0xaa>
 800bcf6:	1b3b      	subs	r3, r7, r4
 800bcf8:	f023 0303 	bic.w	r3, r3, #3
 800bcfc:	3304      	adds	r3, #4
 800bcfe:	3e03      	subs	r6, #3
 800bd00:	3401      	adds	r4, #1
 800bd02:	42a6      	cmp	r6, r4
 800bd04:	bf38      	it	cc
 800bd06:	2304      	movcc	r3, #4
 800bd08:	2200      	movs	r2, #0
 800bd0a:	4443      	add	r3, r8
 800bd0c:	f843 2b04 	str.w	r2, [r3], #4
 800bd10:	429f      	cmp	r7, r3
 800bd12:	d2fb      	bcs.n	800bd0c <__hexnan+0xcc>
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	b91b      	cbnz	r3, 800bd20 <__hexnan+0xe0>
 800bd18:	4547      	cmp	r7, r8
 800bd1a:	d126      	bne.n	800bd6a <__hexnan+0x12a>
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	603b      	str	r3, [r7, #0]
 800bd20:	2005      	movs	r0, #5
 800bd22:	e025      	b.n	800bd70 <__hexnan+0x130>
 800bd24:	3501      	adds	r5, #1
 800bd26:	2d08      	cmp	r5, #8
 800bd28:	f10b 0b01 	add.w	fp, fp, #1
 800bd2c:	dd06      	ble.n	800bd3c <__hexnan+0xfc>
 800bd2e:	4544      	cmp	r4, r8
 800bd30:	d9c3      	bls.n	800bcba <__hexnan+0x7a>
 800bd32:	2300      	movs	r3, #0
 800bd34:	2501      	movs	r5, #1
 800bd36:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd3a:	3c04      	subs	r4, #4
 800bd3c:	6822      	ldr	r2, [r4, #0]
 800bd3e:	f000 000f 	and.w	r0, r0, #15
 800bd42:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bd46:	6020      	str	r0, [r4, #0]
 800bd48:	e7b7      	b.n	800bcba <__hexnan+0x7a>
 800bd4a:	2508      	movs	r5, #8
 800bd4c:	e7b5      	b.n	800bcba <__hexnan+0x7a>
 800bd4e:	9b01      	ldr	r3, [sp, #4]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d0df      	beq.n	800bd14 <__hexnan+0xd4>
 800bd54:	f04f 32ff 	mov.w	r2, #4294967295
 800bd58:	f1c3 0320 	rsb	r3, r3, #32
 800bd5c:	40da      	lsrs	r2, r3
 800bd5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bd62:	4013      	ands	r3, r2
 800bd64:	f846 3c04 	str.w	r3, [r6, #-4]
 800bd68:	e7d4      	b.n	800bd14 <__hexnan+0xd4>
 800bd6a:	3f04      	subs	r7, #4
 800bd6c:	e7d2      	b.n	800bd14 <__hexnan+0xd4>
 800bd6e:	2004      	movs	r0, #4
 800bd70:	b007      	add	sp, #28
 800bd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bd76 <__ascii_mbtowc>:
 800bd76:	b082      	sub	sp, #8
 800bd78:	b901      	cbnz	r1, 800bd7c <__ascii_mbtowc+0x6>
 800bd7a:	a901      	add	r1, sp, #4
 800bd7c:	b142      	cbz	r2, 800bd90 <__ascii_mbtowc+0x1a>
 800bd7e:	b14b      	cbz	r3, 800bd94 <__ascii_mbtowc+0x1e>
 800bd80:	7813      	ldrb	r3, [r2, #0]
 800bd82:	600b      	str	r3, [r1, #0]
 800bd84:	7812      	ldrb	r2, [r2, #0]
 800bd86:	1e10      	subs	r0, r2, #0
 800bd88:	bf18      	it	ne
 800bd8a:	2001      	movne	r0, #1
 800bd8c:	b002      	add	sp, #8
 800bd8e:	4770      	bx	lr
 800bd90:	4610      	mov	r0, r2
 800bd92:	e7fb      	b.n	800bd8c <__ascii_mbtowc+0x16>
 800bd94:	f06f 0001 	mvn.w	r0, #1
 800bd98:	e7f8      	b.n	800bd8c <__ascii_mbtowc+0x16>

0800bd9a <_realloc_r>:
 800bd9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd9e:	4680      	mov	r8, r0
 800bda0:	4614      	mov	r4, r2
 800bda2:	460e      	mov	r6, r1
 800bda4:	b921      	cbnz	r1, 800bdb0 <_realloc_r+0x16>
 800bda6:	4611      	mov	r1, r2
 800bda8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdac:	f7fd be40 	b.w	8009a30 <_malloc_r>
 800bdb0:	b92a      	cbnz	r2, 800bdbe <_realloc_r+0x24>
 800bdb2:	f7fd fdcd 	bl	8009950 <_free_r>
 800bdb6:	4625      	mov	r5, r4
 800bdb8:	4628      	mov	r0, r5
 800bdba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdbe:	f000 f842 	bl	800be46 <_malloc_usable_size_r>
 800bdc2:	4284      	cmp	r4, r0
 800bdc4:	4607      	mov	r7, r0
 800bdc6:	d802      	bhi.n	800bdce <_realloc_r+0x34>
 800bdc8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bdcc:	d812      	bhi.n	800bdf4 <_realloc_r+0x5a>
 800bdce:	4621      	mov	r1, r4
 800bdd0:	4640      	mov	r0, r8
 800bdd2:	f7fd fe2d 	bl	8009a30 <_malloc_r>
 800bdd6:	4605      	mov	r5, r0
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	d0ed      	beq.n	800bdb8 <_realloc_r+0x1e>
 800bddc:	42bc      	cmp	r4, r7
 800bdde:	4622      	mov	r2, r4
 800bde0:	4631      	mov	r1, r6
 800bde2:	bf28      	it	cs
 800bde4:	463a      	movcs	r2, r7
 800bde6:	f7ff fc27 	bl	800b638 <memcpy>
 800bdea:	4631      	mov	r1, r6
 800bdec:	4640      	mov	r0, r8
 800bdee:	f7fd fdaf 	bl	8009950 <_free_r>
 800bdf2:	e7e1      	b.n	800bdb8 <_realloc_r+0x1e>
 800bdf4:	4635      	mov	r5, r6
 800bdf6:	e7df      	b.n	800bdb8 <_realloc_r+0x1e>

0800bdf8 <__ascii_wctomb>:
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	4608      	mov	r0, r1
 800bdfc:	b141      	cbz	r1, 800be10 <__ascii_wctomb+0x18>
 800bdfe:	2aff      	cmp	r2, #255	; 0xff
 800be00:	d904      	bls.n	800be0c <__ascii_wctomb+0x14>
 800be02:	228a      	movs	r2, #138	; 0x8a
 800be04:	f04f 30ff 	mov.w	r0, #4294967295
 800be08:	601a      	str	r2, [r3, #0]
 800be0a:	4770      	bx	lr
 800be0c:	2001      	movs	r0, #1
 800be0e:	700a      	strb	r2, [r1, #0]
 800be10:	4770      	bx	lr
	...

0800be14 <fiprintf>:
 800be14:	b40e      	push	{r1, r2, r3}
 800be16:	b503      	push	{r0, r1, lr}
 800be18:	4601      	mov	r1, r0
 800be1a:	ab03      	add	r3, sp, #12
 800be1c:	4805      	ldr	r0, [pc, #20]	; (800be34 <fiprintf+0x20>)
 800be1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be22:	6800      	ldr	r0, [r0, #0]
 800be24:	9301      	str	r3, [sp, #4]
 800be26:	f000 f83d 	bl	800bea4 <_vfiprintf_r>
 800be2a:	b002      	add	sp, #8
 800be2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800be30:	b003      	add	sp, #12
 800be32:	4770      	bx	lr
 800be34:	20000070 	.word	0x20000070

0800be38 <abort>:
 800be38:	2006      	movs	r0, #6
 800be3a:	b508      	push	{r3, lr}
 800be3c:	f000 fa0a 	bl	800c254 <raise>
 800be40:	2001      	movs	r0, #1
 800be42:	f7f6 ff46 	bl	8002cd2 <_exit>

0800be46 <_malloc_usable_size_r>:
 800be46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be4a:	1f18      	subs	r0, r3, #4
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	bfbc      	itt	lt
 800be50:	580b      	ldrlt	r3, [r1, r0]
 800be52:	18c0      	addlt	r0, r0, r3
 800be54:	4770      	bx	lr

0800be56 <__sfputc_r>:
 800be56:	6893      	ldr	r3, [r2, #8]
 800be58:	b410      	push	{r4}
 800be5a:	3b01      	subs	r3, #1
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	6093      	str	r3, [r2, #8]
 800be60:	da07      	bge.n	800be72 <__sfputc_r+0x1c>
 800be62:	6994      	ldr	r4, [r2, #24]
 800be64:	42a3      	cmp	r3, r4
 800be66:	db01      	blt.n	800be6c <__sfputc_r+0x16>
 800be68:	290a      	cmp	r1, #10
 800be6a:	d102      	bne.n	800be72 <__sfputc_r+0x1c>
 800be6c:	bc10      	pop	{r4}
 800be6e:	f000 b933 	b.w	800c0d8 <__swbuf_r>
 800be72:	6813      	ldr	r3, [r2, #0]
 800be74:	1c58      	adds	r0, r3, #1
 800be76:	6010      	str	r0, [r2, #0]
 800be78:	7019      	strb	r1, [r3, #0]
 800be7a:	4608      	mov	r0, r1
 800be7c:	bc10      	pop	{r4}
 800be7e:	4770      	bx	lr

0800be80 <__sfputs_r>:
 800be80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be82:	4606      	mov	r6, r0
 800be84:	460f      	mov	r7, r1
 800be86:	4614      	mov	r4, r2
 800be88:	18d5      	adds	r5, r2, r3
 800be8a:	42ac      	cmp	r4, r5
 800be8c:	d101      	bne.n	800be92 <__sfputs_r+0x12>
 800be8e:	2000      	movs	r0, #0
 800be90:	e007      	b.n	800bea2 <__sfputs_r+0x22>
 800be92:	463a      	mov	r2, r7
 800be94:	4630      	mov	r0, r6
 800be96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be9a:	f7ff ffdc 	bl	800be56 <__sfputc_r>
 800be9e:	1c43      	adds	r3, r0, #1
 800bea0:	d1f3      	bne.n	800be8a <__sfputs_r+0xa>
 800bea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bea4 <_vfiprintf_r>:
 800bea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea8:	460d      	mov	r5, r1
 800beaa:	4614      	mov	r4, r2
 800beac:	4698      	mov	r8, r3
 800beae:	4606      	mov	r6, r0
 800beb0:	b09d      	sub	sp, #116	; 0x74
 800beb2:	b118      	cbz	r0, 800bebc <_vfiprintf_r+0x18>
 800beb4:	6a03      	ldr	r3, [r0, #32]
 800beb6:	b90b      	cbnz	r3, 800bebc <_vfiprintf_r+0x18>
 800beb8:	f7fc fd8e 	bl	80089d8 <__sinit>
 800bebc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bebe:	07d9      	lsls	r1, r3, #31
 800bec0:	d405      	bmi.n	800bece <_vfiprintf_r+0x2a>
 800bec2:	89ab      	ldrh	r3, [r5, #12]
 800bec4:	059a      	lsls	r2, r3, #22
 800bec6:	d402      	bmi.n	800bece <_vfiprintf_r+0x2a>
 800bec8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800beca:	f7fc febc 	bl	8008c46 <__retarget_lock_acquire_recursive>
 800bece:	89ab      	ldrh	r3, [r5, #12]
 800bed0:	071b      	lsls	r3, r3, #28
 800bed2:	d501      	bpl.n	800bed8 <_vfiprintf_r+0x34>
 800bed4:	692b      	ldr	r3, [r5, #16]
 800bed6:	b99b      	cbnz	r3, 800bf00 <_vfiprintf_r+0x5c>
 800bed8:	4629      	mov	r1, r5
 800beda:	4630      	mov	r0, r6
 800bedc:	f000 f93a 	bl	800c154 <__swsetup_r>
 800bee0:	b170      	cbz	r0, 800bf00 <_vfiprintf_r+0x5c>
 800bee2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bee4:	07dc      	lsls	r4, r3, #31
 800bee6:	d504      	bpl.n	800bef2 <_vfiprintf_r+0x4e>
 800bee8:	f04f 30ff 	mov.w	r0, #4294967295
 800beec:	b01d      	add	sp, #116	; 0x74
 800beee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef2:	89ab      	ldrh	r3, [r5, #12]
 800bef4:	0598      	lsls	r0, r3, #22
 800bef6:	d4f7      	bmi.n	800bee8 <_vfiprintf_r+0x44>
 800bef8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800befa:	f7fc fea5 	bl	8008c48 <__retarget_lock_release_recursive>
 800befe:	e7f3      	b.n	800bee8 <_vfiprintf_r+0x44>
 800bf00:	2300      	movs	r3, #0
 800bf02:	9309      	str	r3, [sp, #36]	; 0x24
 800bf04:	2320      	movs	r3, #32
 800bf06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf0a:	2330      	movs	r3, #48	; 0x30
 800bf0c:	f04f 0901 	mov.w	r9, #1
 800bf10:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf14:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800c0c4 <_vfiprintf_r+0x220>
 800bf18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf1c:	4623      	mov	r3, r4
 800bf1e:	469a      	mov	sl, r3
 800bf20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf24:	b10a      	cbz	r2, 800bf2a <_vfiprintf_r+0x86>
 800bf26:	2a25      	cmp	r2, #37	; 0x25
 800bf28:	d1f9      	bne.n	800bf1e <_vfiprintf_r+0x7a>
 800bf2a:	ebba 0b04 	subs.w	fp, sl, r4
 800bf2e:	d00b      	beq.n	800bf48 <_vfiprintf_r+0xa4>
 800bf30:	465b      	mov	r3, fp
 800bf32:	4622      	mov	r2, r4
 800bf34:	4629      	mov	r1, r5
 800bf36:	4630      	mov	r0, r6
 800bf38:	f7ff ffa2 	bl	800be80 <__sfputs_r>
 800bf3c:	3001      	adds	r0, #1
 800bf3e:	f000 80a9 	beq.w	800c094 <_vfiprintf_r+0x1f0>
 800bf42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf44:	445a      	add	r2, fp
 800bf46:	9209      	str	r2, [sp, #36]	; 0x24
 800bf48:	f89a 3000 	ldrb.w	r3, [sl]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	f000 80a1 	beq.w	800c094 <_vfiprintf_r+0x1f0>
 800bf52:	2300      	movs	r3, #0
 800bf54:	f04f 32ff 	mov.w	r2, #4294967295
 800bf58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf5c:	f10a 0a01 	add.w	sl, sl, #1
 800bf60:	9304      	str	r3, [sp, #16]
 800bf62:	9307      	str	r3, [sp, #28]
 800bf64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf68:	931a      	str	r3, [sp, #104]	; 0x68
 800bf6a:	4654      	mov	r4, sl
 800bf6c:	2205      	movs	r2, #5
 800bf6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf72:	4854      	ldr	r0, [pc, #336]	; (800c0c4 <_vfiprintf_r+0x220>)
 800bf74:	f7fc fe69 	bl	8008c4a <memchr>
 800bf78:	9a04      	ldr	r2, [sp, #16]
 800bf7a:	b9d8      	cbnz	r0, 800bfb4 <_vfiprintf_r+0x110>
 800bf7c:	06d1      	lsls	r1, r2, #27
 800bf7e:	bf44      	itt	mi
 800bf80:	2320      	movmi	r3, #32
 800bf82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf86:	0713      	lsls	r3, r2, #28
 800bf88:	bf44      	itt	mi
 800bf8a:	232b      	movmi	r3, #43	; 0x2b
 800bf8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf90:	f89a 3000 	ldrb.w	r3, [sl]
 800bf94:	2b2a      	cmp	r3, #42	; 0x2a
 800bf96:	d015      	beq.n	800bfc4 <_vfiprintf_r+0x120>
 800bf98:	4654      	mov	r4, sl
 800bf9a:	2000      	movs	r0, #0
 800bf9c:	f04f 0c0a 	mov.w	ip, #10
 800bfa0:	9a07      	ldr	r2, [sp, #28]
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfa8:	3b30      	subs	r3, #48	; 0x30
 800bfaa:	2b09      	cmp	r3, #9
 800bfac:	d94d      	bls.n	800c04a <_vfiprintf_r+0x1a6>
 800bfae:	b1b0      	cbz	r0, 800bfde <_vfiprintf_r+0x13a>
 800bfb0:	9207      	str	r2, [sp, #28]
 800bfb2:	e014      	b.n	800bfde <_vfiprintf_r+0x13a>
 800bfb4:	eba0 0308 	sub.w	r3, r0, r8
 800bfb8:	fa09 f303 	lsl.w	r3, r9, r3
 800bfbc:	4313      	orrs	r3, r2
 800bfbe:	46a2      	mov	sl, r4
 800bfc0:	9304      	str	r3, [sp, #16]
 800bfc2:	e7d2      	b.n	800bf6a <_vfiprintf_r+0xc6>
 800bfc4:	9b03      	ldr	r3, [sp, #12]
 800bfc6:	1d19      	adds	r1, r3, #4
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	9103      	str	r1, [sp, #12]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	bfbb      	ittet	lt
 800bfd0:	425b      	neglt	r3, r3
 800bfd2:	f042 0202 	orrlt.w	r2, r2, #2
 800bfd6:	9307      	strge	r3, [sp, #28]
 800bfd8:	9307      	strlt	r3, [sp, #28]
 800bfda:	bfb8      	it	lt
 800bfdc:	9204      	strlt	r2, [sp, #16]
 800bfde:	7823      	ldrb	r3, [r4, #0]
 800bfe0:	2b2e      	cmp	r3, #46	; 0x2e
 800bfe2:	d10c      	bne.n	800bffe <_vfiprintf_r+0x15a>
 800bfe4:	7863      	ldrb	r3, [r4, #1]
 800bfe6:	2b2a      	cmp	r3, #42	; 0x2a
 800bfe8:	d134      	bne.n	800c054 <_vfiprintf_r+0x1b0>
 800bfea:	9b03      	ldr	r3, [sp, #12]
 800bfec:	3402      	adds	r4, #2
 800bfee:	1d1a      	adds	r2, r3, #4
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	9203      	str	r2, [sp, #12]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	bfb8      	it	lt
 800bff8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bffc:	9305      	str	r3, [sp, #20]
 800bffe:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c0c8 <_vfiprintf_r+0x224>
 800c002:	2203      	movs	r2, #3
 800c004:	4650      	mov	r0, sl
 800c006:	7821      	ldrb	r1, [r4, #0]
 800c008:	f7fc fe1f 	bl	8008c4a <memchr>
 800c00c:	b138      	cbz	r0, 800c01e <_vfiprintf_r+0x17a>
 800c00e:	2240      	movs	r2, #64	; 0x40
 800c010:	9b04      	ldr	r3, [sp, #16]
 800c012:	eba0 000a 	sub.w	r0, r0, sl
 800c016:	4082      	lsls	r2, r0
 800c018:	4313      	orrs	r3, r2
 800c01a:	3401      	adds	r4, #1
 800c01c:	9304      	str	r3, [sp, #16]
 800c01e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c022:	2206      	movs	r2, #6
 800c024:	4829      	ldr	r0, [pc, #164]	; (800c0cc <_vfiprintf_r+0x228>)
 800c026:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c02a:	f7fc fe0e 	bl	8008c4a <memchr>
 800c02e:	2800      	cmp	r0, #0
 800c030:	d03f      	beq.n	800c0b2 <_vfiprintf_r+0x20e>
 800c032:	4b27      	ldr	r3, [pc, #156]	; (800c0d0 <_vfiprintf_r+0x22c>)
 800c034:	bb1b      	cbnz	r3, 800c07e <_vfiprintf_r+0x1da>
 800c036:	9b03      	ldr	r3, [sp, #12]
 800c038:	3307      	adds	r3, #7
 800c03a:	f023 0307 	bic.w	r3, r3, #7
 800c03e:	3308      	adds	r3, #8
 800c040:	9303      	str	r3, [sp, #12]
 800c042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c044:	443b      	add	r3, r7
 800c046:	9309      	str	r3, [sp, #36]	; 0x24
 800c048:	e768      	b.n	800bf1c <_vfiprintf_r+0x78>
 800c04a:	460c      	mov	r4, r1
 800c04c:	2001      	movs	r0, #1
 800c04e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c052:	e7a6      	b.n	800bfa2 <_vfiprintf_r+0xfe>
 800c054:	2300      	movs	r3, #0
 800c056:	f04f 0c0a 	mov.w	ip, #10
 800c05a:	4619      	mov	r1, r3
 800c05c:	3401      	adds	r4, #1
 800c05e:	9305      	str	r3, [sp, #20]
 800c060:	4620      	mov	r0, r4
 800c062:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c066:	3a30      	subs	r2, #48	; 0x30
 800c068:	2a09      	cmp	r2, #9
 800c06a:	d903      	bls.n	800c074 <_vfiprintf_r+0x1d0>
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d0c6      	beq.n	800bffe <_vfiprintf_r+0x15a>
 800c070:	9105      	str	r1, [sp, #20]
 800c072:	e7c4      	b.n	800bffe <_vfiprintf_r+0x15a>
 800c074:	4604      	mov	r4, r0
 800c076:	2301      	movs	r3, #1
 800c078:	fb0c 2101 	mla	r1, ip, r1, r2
 800c07c:	e7f0      	b.n	800c060 <_vfiprintf_r+0x1bc>
 800c07e:	ab03      	add	r3, sp, #12
 800c080:	9300      	str	r3, [sp, #0]
 800c082:	462a      	mov	r2, r5
 800c084:	4630      	mov	r0, r6
 800c086:	4b13      	ldr	r3, [pc, #76]	; (800c0d4 <_vfiprintf_r+0x230>)
 800c088:	a904      	add	r1, sp, #16
 800c08a:	f7fb fe49 	bl	8007d20 <_printf_float>
 800c08e:	4607      	mov	r7, r0
 800c090:	1c78      	adds	r0, r7, #1
 800c092:	d1d6      	bne.n	800c042 <_vfiprintf_r+0x19e>
 800c094:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c096:	07d9      	lsls	r1, r3, #31
 800c098:	d405      	bmi.n	800c0a6 <_vfiprintf_r+0x202>
 800c09a:	89ab      	ldrh	r3, [r5, #12]
 800c09c:	059a      	lsls	r2, r3, #22
 800c09e:	d402      	bmi.n	800c0a6 <_vfiprintf_r+0x202>
 800c0a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0a2:	f7fc fdd1 	bl	8008c48 <__retarget_lock_release_recursive>
 800c0a6:	89ab      	ldrh	r3, [r5, #12]
 800c0a8:	065b      	lsls	r3, r3, #25
 800c0aa:	f53f af1d 	bmi.w	800bee8 <_vfiprintf_r+0x44>
 800c0ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0b0:	e71c      	b.n	800beec <_vfiprintf_r+0x48>
 800c0b2:	ab03      	add	r3, sp, #12
 800c0b4:	9300      	str	r3, [sp, #0]
 800c0b6:	462a      	mov	r2, r5
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	4b06      	ldr	r3, [pc, #24]	; (800c0d4 <_vfiprintf_r+0x230>)
 800c0bc:	a904      	add	r1, sp, #16
 800c0be:	f7fc f8cf 	bl	8008260 <_printf_i>
 800c0c2:	e7e4      	b.n	800c08e <_vfiprintf_r+0x1ea>
 800c0c4:	0800dad1 	.word	0x0800dad1
 800c0c8:	0800dad7 	.word	0x0800dad7
 800c0cc:	0800dadb 	.word	0x0800dadb
 800c0d0:	08007d21 	.word	0x08007d21
 800c0d4:	0800be81 	.word	0x0800be81

0800c0d8 <__swbuf_r>:
 800c0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0da:	460e      	mov	r6, r1
 800c0dc:	4614      	mov	r4, r2
 800c0de:	4605      	mov	r5, r0
 800c0e0:	b118      	cbz	r0, 800c0ea <__swbuf_r+0x12>
 800c0e2:	6a03      	ldr	r3, [r0, #32]
 800c0e4:	b90b      	cbnz	r3, 800c0ea <__swbuf_r+0x12>
 800c0e6:	f7fc fc77 	bl	80089d8 <__sinit>
 800c0ea:	69a3      	ldr	r3, [r4, #24]
 800c0ec:	60a3      	str	r3, [r4, #8]
 800c0ee:	89a3      	ldrh	r3, [r4, #12]
 800c0f0:	071a      	lsls	r2, r3, #28
 800c0f2:	d525      	bpl.n	800c140 <__swbuf_r+0x68>
 800c0f4:	6923      	ldr	r3, [r4, #16]
 800c0f6:	b31b      	cbz	r3, 800c140 <__swbuf_r+0x68>
 800c0f8:	6823      	ldr	r3, [r4, #0]
 800c0fa:	6922      	ldr	r2, [r4, #16]
 800c0fc:	b2f6      	uxtb	r6, r6
 800c0fe:	1a98      	subs	r0, r3, r2
 800c100:	6963      	ldr	r3, [r4, #20]
 800c102:	4637      	mov	r7, r6
 800c104:	4283      	cmp	r3, r0
 800c106:	dc04      	bgt.n	800c112 <__swbuf_r+0x3a>
 800c108:	4621      	mov	r1, r4
 800c10a:	4628      	mov	r0, r5
 800c10c:	f7ff fa30 	bl	800b570 <_fflush_r>
 800c110:	b9e0      	cbnz	r0, 800c14c <__swbuf_r+0x74>
 800c112:	68a3      	ldr	r3, [r4, #8]
 800c114:	3b01      	subs	r3, #1
 800c116:	60a3      	str	r3, [r4, #8]
 800c118:	6823      	ldr	r3, [r4, #0]
 800c11a:	1c5a      	adds	r2, r3, #1
 800c11c:	6022      	str	r2, [r4, #0]
 800c11e:	701e      	strb	r6, [r3, #0]
 800c120:	6962      	ldr	r2, [r4, #20]
 800c122:	1c43      	adds	r3, r0, #1
 800c124:	429a      	cmp	r2, r3
 800c126:	d004      	beq.n	800c132 <__swbuf_r+0x5a>
 800c128:	89a3      	ldrh	r3, [r4, #12]
 800c12a:	07db      	lsls	r3, r3, #31
 800c12c:	d506      	bpl.n	800c13c <__swbuf_r+0x64>
 800c12e:	2e0a      	cmp	r6, #10
 800c130:	d104      	bne.n	800c13c <__swbuf_r+0x64>
 800c132:	4621      	mov	r1, r4
 800c134:	4628      	mov	r0, r5
 800c136:	f7ff fa1b 	bl	800b570 <_fflush_r>
 800c13a:	b938      	cbnz	r0, 800c14c <__swbuf_r+0x74>
 800c13c:	4638      	mov	r0, r7
 800c13e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c140:	4621      	mov	r1, r4
 800c142:	4628      	mov	r0, r5
 800c144:	f000 f806 	bl	800c154 <__swsetup_r>
 800c148:	2800      	cmp	r0, #0
 800c14a:	d0d5      	beq.n	800c0f8 <__swbuf_r+0x20>
 800c14c:	f04f 37ff 	mov.w	r7, #4294967295
 800c150:	e7f4      	b.n	800c13c <__swbuf_r+0x64>
	...

0800c154 <__swsetup_r>:
 800c154:	b538      	push	{r3, r4, r5, lr}
 800c156:	4b2a      	ldr	r3, [pc, #168]	; (800c200 <__swsetup_r+0xac>)
 800c158:	4605      	mov	r5, r0
 800c15a:	6818      	ldr	r0, [r3, #0]
 800c15c:	460c      	mov	r4, r1
 800c15e:	b118      	cbz	r0, 800c168 <__swsetup_r+0x14>
 800c160:	6a03      	ldr	r3, [r0, #32]
 800c162:	b90b      	cbnz	r3, 800c168 <__swsetup_r+0x14>
 800c164:	f7fc fc38 	bl	80089d8 <__sinit>
 800c168:	89a3      	ldrh	r3, [r4, #12]
 800c16a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c16e:	0718      	lsls	r0, r3, #28
 800c170:	d422      	bmi.n	800c1b8 <__swsetup_r+0x64>
 800c172:	06d9      	lsls	r1, r3, #27
 800c174:	d407      	bmi.n	800c186 <__swsetup_r+0x32>
 800c176:	2309      	movs	r3, #9
 800c178:	602b      	str	r3, [r5, #0]
 800c17a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c17e:	f04f 30ff 	mov.w	r0, #4294967295
 800c182:	81a3      	strh	r3, [r4, #12]
 800c184:	e034      	b.n	800c1f0 <__swsetup_r+0x9c>
 800c186:	0758      	lsls	r0, r3, #29
 800c188:	d512      	bpl.n	800c1b0 <__swsetup_r+0x5c>
 800c18a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c18c:	b141      	cbz	r1, 800c1a0 <__swsetup_r+0x4c>
 800c18e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c192:	4299      	cmp	r1, r3
 800c194:	d002      	beq.n	800c19c <__swsetup_r+0x48>
 800c196:	4628      	mov	r0, r5
 800c198:	f7fd fbda 	bl	8009950 <_free_r>
 800c19c:	2300      	movs	r3, #0
 800c19e:	6363      	str	r3, [r4, #52]	; 0x34
 800c1a0:	89a3      	ldrh	r3, [r4, #12]
 800c1a2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c1a6:	81a3      	strh	r3, [r4, #12]
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	6063      	str	r3, [r4, #4]
 800c1ac:	6923      	ldr	r3, [r4, #16]
 800c1ae:	6023      	str	r3, [r4, #0]
 800c1b0:	89a3      	ldrh	r3, [r4, #12]
 800c1b2:	f043 0308 	orr.w	r3, r3, #8
 800c1b6:	81a3      	strh	r3, [r4, #12]
 800c1b8:	6923      	ldr	r3, [r4, #16]
 800c1ba:	b94b      	cbnz	r3, 800c1d0 <__swsetup_r+0x7c>
 800c1bc:	89a3      	ldrh	r3, [r4, #12]
 800c1be:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c1c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1c6:	d003      	beq.n	800c1d0 <__swsetup_r+0x7c>
 800c1c8:	4621      	mov	r1, r4
 800c1ca:	4628      	mov	r0, r5
 800c1cc:	f000 f883 	bl	800c2d6 <__smakebuf_r>
 800c1d0:	89a0      	ldrh	r0, [r4, #12]
 800c1d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c1d6:	f010 0301 	ands.w	r3, r0, #1
 800c1da:	d00a      	beq.n	800c1f2 <__swsetup_r+0x9e>
 800c1dc:	2300      	movs	r3, #0
 800c1de:	60a3      	str	r3, [r4, #8]
 800c1e0:	6963      	ldr	r3, [r4, #20]
 800c1e2:	425b      	negs	r3, r3
 800c1e4:	61a3      	str	r3, [r4, #24]
 800c1e6:	6923      	ldr	r3, [r4, #16]
 800c1e8:	b943      	cbnz	r3, 800c1fc <__swsetup_r+0xa8>
 800c1ea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c1ee:	d1c4      	bne.n	800c17a <__swsetup_r+0x26>
 800c1f0:	bd38      	pop	{r3, r4, r5, pc}
 800c1f2:	0781      	lsls	r1, r0, #30
 800c1f4:	bf58      	it	pl
 800c1f6:	6963      	ldrpl	r3, [r4, #20]
 800c1f8:	60a3      	str	r3, [r4, #8]
 800c1fa:	e7f4      	b.n	800c1e6 <__swsetup_r+0x92>
 800c1fc:	2000      	movs	r0, #0
 800c1fe:	e7f7      	b.n	800c1f0 <__swsetup_r+0x9c>
 800c200:	20000070 	.word	0x20000070

0800c204 <_raise_r>:
 800c204:	291f      	cmp	r1, #31
 800c206:	b538      	push	{r3, r4, r5, lr}
 800c208:	4604      	mov	r4, r0
 800c20a:	460d      	mov	r5, r1
 800c20c:	d904      	bls.n	800c218 <_raise_r+0x14>
 800c20e:	2316      	movs	r3, #22
 800c210:	6003      	str	r3, [r0, #0]
 800c212:	f04f 30ff 	mov.w	r0, #4294967295
 800c216:	bd38      	pop	{r3, r4, r5, pc}
 800c218:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c21a:	b112      	cbz	r2, 800c222 <_raise_r+0x1e>
 800c21c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c220:	b94b      	cbnz	r3, 800c236 <_raise_r+0x32>
 800c222:	4620      	mov	r0, r4
 800c224:	f000 f830 	bl	800c288 <_getpid_r>
 800c228:	462a      	mov	r2, r5
 800c22a:	4601      	mov	r1, r0
 800c22c:	4620      	mov	r0, r4
 800c22e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c232:	f000 b817 	b.w	800c264 <_kill_r>
 800c236:	2b01      	cmp	r3, #1
 800c238:	d00a      	beq.n	800c250 <_raise_r+0x4c>
 800c23a:	1c59      	adds	r1, r3, #1
 800c23c:	d103      	bne.n	800c246 <_raise_r+0x42>
 800c23e:	2316      	movs	r3, #22
 800c240:	6003      	str	r3, [r0, #0]
 800c242:	2001      	movs	r0, #1
 800c244:	e7e7      	b.n	800c216 <_raise_r+0x12>
 800c246:	2400      	movs	r4, #0
 800c248:	4628      	mov	r0, r5
 800c24a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c24e:	4798      	blx	r3
 800c250:	2000      	movs	r0, #0
 800c252:	e7e0      	b.n	800c216 <_raise_r+0x12>

0800c254 <raise>:
 800c254:	4b02      	ldr	r3, [pc, #8]	; (800c260 <raise+0xc>)
 800c256:	4601      	mov	r1, r0
 800c258:	6818      	ldr	r0, [r3, #0]
 800c25a:	f7ff bfd3 	b.w	800c204 <_raise_r>
 800c25e:	bf00      	nop
 800c260:	20000070 	.word	0x20000070

0800c264 <_kill_r>:
 800c264:	b538      	push	{r3, r4, r5, lr}
 800c266:	2300      	movs	r3, #0
 800c268:	4d06      	ldr	r5, [pc, #24]	; (800c284 <_kill_r+0x20>)
 800c26a:	4604      	mov	r4, r0
 800c26c:	4608      	mov	r0, r1
 800c26e:	4611      	mov	r1, r2
 800c270:	602b      	str	r3, [r5, #0]
 800c272:	f7f6 fd1e 	bl	8002cb2 <_kill>
 800c276:	1c43      	adds	r3, r0, #1
 800c278:	d102      	bne.n	800c280 <_kill_r+0x1c>
 800c27a:	682b      	ldr	r3, [r5, #0]
 800c27c:	b103      	cbz	r3, 800c280 <_kill_r+0x1c>
 800c27e:	6023      	str	r3, [r4, #0]
 800c280:	bd38      	pop	{r3, r4, r5, pc}
 800c282:	bf00      	nop
 800c284:	2000054c 	.word	0x2000054c

0800c288 <_getpid_r>:
 800c288:	f7f6 bd0c 	b.w	8002ca4 <_getpid>

0800c28c <__swhatbuf_r>:
 800c28c:	b570      	push	{r4, r5, r6, lr}
 800c28e:	460c      	mov	r4, r1
 800c290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c294:	4615      	mov	r5, r2
 800c296:	2900      	cmp	r1, #0
 800c298:	461e      	mov	r6, r3
 800c29a:	b096      	sub	sp, #88	; 0x58
 800c29c:	da0c      	bge.n	800c2b8 <__swhatbuf_r+0x2c>
 800c29e:	89a3      	ldrh	r3, [r4, #12]
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c2a6:	bf0c      	ite	eq
 800c2a8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c2ac:	2340      	movne	r3, #64	; 0x40
 800c2ae:	2000      	movs	r0, #0
 800c2b0:	6031      	str	r1, [r6, #0]
 800c2b2:	602b      	str	r3, [r5, #0]
 800c2b4:	b016      	add	sp, #88	; 0x58
 800c2b6:	bd70      	pop	{r4, r5, r6, pc}
 800c2b8:	466a      	mov	r2, sp
 800c2ba:	f000 f849 	bl	800c350 <_fstat_r>
 800c2be:	2800      	cmp	r0, #0
 800c2c0:	dbed      	blt.n	800c29e <__swhatbuf_r+0x12>
 800c2c2:	9901      	ldr	r1, [sp, #4]
 800c2c4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c2c8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c2cc:	4259      	negs	r1, r3
 800c2ce:	4159      	adcs	r1, r3
 800c2d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c2d4:	e7eb      	b.n	800c2ae <__swhatbuf_r+0x22>

0800c2d6 <__smakebuf_r>:
 800c2d6:	898b      	ldrh	r3, [r1, #12]
 800c2d8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c2da:	079d      	lsls	r5, r3, #30
 800c2dc:	4606      	mov	r6, r0
 800c2de:	460c      	mov	r4, r1
 800c2e0:	d507      	bpl.n	800c2f2 <__smakebuf_r+0x1c>
 800c2e2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c2e6:	6023      	str	r3, [r4, #0]
 800c2e8:	6123      	str	r3, [r4, #16]
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	6163      	str	r3, [r4, #20]
 800c2ee:	b002      	add	sp, #8
 800c2f0:	bd70      	pop	{r4, r5, r6, pc}
 800c2f2:	466a      	mov	r2, sp
 800c2f4:	ab01      	add	r3, sp, #4
 800c2f6:	f7ff ffc9 	bl	800c28c <__swhatbuf_r>
 800c2fa:	9900      	ldr	r1, [sp, #0]
 800c2fc:	4605      	mov	r5, r0
 800c2fe:	4630      	mov	r0, r6
 800c300:	f7fd fb96 	bl	8009a30 <_malloc_r>
 800c304:	b948      	cbnz	r0, 800c31a <__smakebuf_r+0x44>
 800c306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c30a:	059a      	lsls	r2, r3, #22
 800c30c:	d4ef      	bmi.n	800c2ee <__smakebuf_r+0x18>
 800c30e:	f023 0303 	bic.w	r3, r3, #3
 800c312:	f043 0302 	orr.w	r3, r3, #2
 800c316:	81a3      	strh	r3, [r4, #12]
 800c318:	e7e3      	b.n	800c2e2 <__smakebuf_r+0xc>
 800c31a:	89a3      	ldrh	r3, [r4, #12]
 800c31c:	6020      	str	r0, [r4, #0]
 800c31e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c322:	81a3      	strh	r3, [r4, #12]
 800c324:	9b00      	ldr	r3, [sp, #0]
 800c326:	6120      	str	r0, [r4, #16]
 800c328:	6163      	str	r3, [r4, #20]
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	b15b      	cbz	r3, 800c346 <__smakebuf_r+0x70>
 800c32e:	4630      	mov	r0, r6
 800c330:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c334:	f000 f81e 	bl	800c374 <_isatty_r>
 800c338:	b128      	cbz	r0, 800c346 <__smakebuf_r+0x70>
 800c33a:	89a3      	ldrh	r3, [r4, #12]
 800c33c:	f023 0303 	bic.w	r3, r3, #3
 800c340:	f043 0301 	orr.w	r3, r3, #1
 800c344:	81a3      	strh	r3, [r4, #12]
 800c346:	89a3      	ldrh	r3, [r4, #12]
 800c348:	431d      	orrs	r5, r3
 800c34a:	81a5      	strh	r5, [r4, #12]
 800c34c:	e7cf      	b.n	800c2ee <__smakebuf_r+0x18>
	...

0800c350 <_fstat_r>:
 800c350:	b538      	push	{r3, r4, r5, lr}
 800c352:	2300      	movs	r3, #0
 800c354:	4d06      	ldr	r5, [pc, #24]	; (800c370 <_fstat_r+0x20>)
 800c356:	4604      	mov	r4, r0
 800c358:	4608      	mov	r0, r1
 800c35a:	4611      	mov	r1, r2
 800c35c:	602b      	str	r3, [r5, #0]
 800c35e:	f7f6 fd06 	bl	8002d6e <_fstat>
 800c362:	1c43      	adds	r3, r0, #1
 800c364:	d102      	bne.n	800c36c <_fstat_r+0x1c>
 800c366:	682b      	ldr	r3, [r5, #0]
 800c368:	b103      	cbz	r3, 800c36c <_fstat_r+0x1c>
 800c36a:	6023      	str	r3, [r4, #0]
 800c36c:	bd38      	pop	{r3, r4, r5, pc}
 800c36e:	bf00      	nop
 800c370:	2000054c 	.word	0x2000054c

0800c374 <_isatty_r>:
 800c374:	b538      	push	{r3, r4, r5, lr}
 800c376:	2300      	movs	r3, #0
 800c378:	4d05      	ldr	r5, [pc, #20]	; (800c390 <_isatty_r+0x1c>)
 800c37a:	4604      	mov	r4, r0
 800c37c:	4608      	mov	r0, r1
 800c37e:	602b      	str	r3, [r5, #0]
 800c380:	f7f6 fd04 	bl	8002d8c <_isatty>
 800c384:	1c43      	adds	r3, r0, #1
 800c386:	d102      	bne.n	800c38e <_isatty_r+0x1a>
 800c388:	682b      	ldr	r3, [r5, #0]
 800c38a:	b103      	cbz	r3, 800c38e <_isatty_r+0x1a>
 800c38c:	6023      	str	r3, [r4, #0]
 800c38e:	bd38      	pop	{r3, r4, r5, pc}
 800c390:	2000054c 	.word	0x2000054c

0800c394 <log>:
 800c394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c396:	4604      	mov	r4, r0
 800c398:	460d      	mov	r5, r1
 800c39a:	f000 f89d 	bl	800c4d8 <__ieee754_log>
 800c39e:	4622      	mov	r2, r4
 800c3a0:	4606      	mov	r6, r0
 800c3a2:	460f      	mov	r7, r1
 800c3a4:	462b      	mov	r3, r5
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	f7f4 fb39 	bl	8000a20 <__aeabi_dcmpun>
 800c3ae:	b998      	cbnz	r0, 800c3d8 <log+0x44>
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	4629      	mov	r1, r5
 800c3b8:	f7f4 fb28 	bl	8000a0c <__aeabi_dcmpgt>
 800c3bc:	b960      	cbnz	r0, 800c3d8 <log+0x44>
 800c3be:	2200      	movs	r2, #0
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	4620      	mov	r0, r4
 800c3c4:	4629      	mov	r1, r5
 800c3c6:	f7f4 faf9 	bl	80009bc <__aeabi_dcmpeq>
 800c3ca:	b140      	cbz	r0, 800c3de <log+0x4a>
 800c3cc:	f7fc fc10 	bl	8008bf0 <__errno>
 800c3d0:	2322      	movs	r3, #34	; 0x22
 800c3d2:	2600      	movs	r6, #0
 800c3d4:	4f06      	ldr	r7, [pc, #24]	; (800c3f0 <log+0x5c>)
 800c3d6:	6003      	str	r3, [r0, #0]
 800c3d8:	4630      	mov	r0, r6
 800c3da:	4639      	mov	r1, r7
 800c3dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3de:	f7fc fc07 	bl	8008bf0 <__errno>
 800c3e2:	2321      	movs	r3, #33	; 0x21
 800c3e4:	6003      	str	r3, [r0, #0]
 800c3e6:	4803      	ldr	r0, [pc, #12]	; (800c3f4 <log+0x60>)
 800c3e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c3ec:	f7ff b932 	b.w	800b654 <nan>
 800c3f0:	fff00000 	.word	0xfff00000
 800c3f4:	0800db25 	.word	0x0800db25

0800c3f8 <pow>:
 800c3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3fc:	4614      	mov	r4, r2
 800c3fe:	461d      	mov	r5, r3
 800c400:	4680      	mov	r8, r0
 800c402:	4689      	mov	r9, r1
 800c404:	f000 fa1c 	bl	800c840 <__ieee754_pow>
 800c408:	4622      	mov	r2, r4
 800c40a:	4606      	mov	r6, r0
 800c40c:	460f      	mov	r7, r1
 800c40e:	462b      	mov	r3, r5
 800c410:	4620      	mov	r0, r4
 800c412:	4629      	mov	r1, r5
 800c414:	f7f4 fb04 	bl	8000a20 <__aeabi_dcmpun>
 800c418:	bbc8      	cbnz	r0, 800c48e <pow+0x96>
 800c41a:	2200      	movs	r2, #0
 800c41c:	2300      	movs	r3, #0
 800c41e:	4640      	mov	r0, r8
 800c420:	4649      	mov	r1, r9
 800c422:	f7f4 facb 	bl	80009bc <__aeabi_dcmpeq>
 800c426:	b1b8      	cbz	r0, 800c458 <pow+0x60>
 800c428:	2200      	movs	r2, #0
 800c42a:	2300      	movs	r3, #0
 800c42c:	4620      	mov	r0, r4
 800c42e:	4629      	mov	r1, r5
 800c430:	f7f4 fac4 	bl	80009bc <__aeabi_dcmpeq>
 800c434:	2800      	cmp	r0, #0
 800c436:	d141      	bne.n	800c4bc <pow+0xc4>
 800c438:	4620      	mov	r0, r4
 800c43a:	4629      	mov	r1, r5
 800c43c:	f000 f844 	bl	800c4c8 <finite>
 800c440:	b328      	cbz	r0, 800c48e <pow+0x96>
 800c442:	2200      	movs	r2, #0
 800c444:	2300      	movs	r3, #0
 800c446:	4620      	mov	r0, r4
 800c448:	4629      	mov	r1, r5
 800c44a:	f7f4 fac1 	bl	80009d0 <__aeabi_dcmplt>
 800c44e:	b1f0      	cbz	r0, 800c48e <pow+0x96>
 800c450:	f7fc fbce 	bl	8008bf0 <__errno>
 800c454:	2322      	movs	r3, #34	; 0x22
 800c456:	e019      	b.n	800c48c <pow+0x94>
 800c458:	4630      	mov	r0, r6
 800c45a:	4639      	mov	r1, r7
 800c45c:	f000 f834 	bl	800c4c8 <finite>
 800c460:	b9c8      	cbnz	r0, 800c496 <pow+0x9e>
 800c462:	4640      	mov	r0, r8
 800c464:	4649      	mov	r1, r9
 800c466:	f000 f82f 	bl	800c4c8 <finite>
 800c46a:	b1a0      	cbz	r0, 800c496 <pow+0x9e>
 800c46c:	4620      	mov	r0, r4
 800c46e:	4629      	mov	r1, r5
 800c470:	f000 f82a 	bl	800c4c8 <finite>
 800c474:	b178      	cbz	r0, 800c496 <pow+0x9e>
 800c476:	4632      	mov	r2, r6
 800c478:	463b      	mov	r3, r7
 800c47a:	4630      	mov	r0, r6
 800c47c:	4639      	mov	r1, r7
 800c47e:	f7f4 facf 	bl	8000a20 <__aeabi_dcmpun>
 800c482:	2800      	cmp	r0, #0
 800c484:	d0e4      	beq.n	800c450 <pow+0x58>
 800c486:	f7fc fbb3 	bl	8008bf0 <__errno>
 800c48a:	2321      	movs	r3, #33	; 0x21
 800c48c:	6003      	str	r3, [r0, #0]
 800c48e:	4630      	mov	r0, r6
 800c490:	4639      	mov	r1, r7
 800c492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c496:	2200      	movs	r2, #0
 800c498:	2300      	movs	r3, #0
 800c49a:	4630      	mov	r0, r6
 800c49c:	4639      	mov	r1, r7
 800c49e:	f7f4 fa8d 	bl	80009bc <__aeabi_dcmpeq>
 800c4a2:	2800      	cmp	r0, #0
 800c4a4:	d0f3      	beq.n	800c48e <pow+0x96>
 800c4a6:	4640      	mov	r0, r8
 800c4a8:	4649      	mov	r1, r9
 800c4aa:	f000 f80d 	bl	800c4c8 <finite>
 800c4ae:	2800      	cmp	r0, #0
 800c4b0:	d0ed      	beq.n	800c48e <pow+0x96>
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	4629      	mov	r1, r5
 800c4b6:	f000 f807 	bl	800c4c8 <finite>
 800c4ba:	e7c8      	b.n	800c44e <pow+0x56>
 800c4bc:	2600      	movs	r6, #0
 800c4be:	4f01      	ldr	r7, [pc, #4]	; (800c4c4 <pow+0xcc>)
 800c4c0:	e7e5      	b.n	800c48e <pow+0x96>
 800c4c2:	bf00      	nop
 800c4c4:	3ff00000 	.word	0x3ff00000

0800c4c8 <finite>:
 800c4c8:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800c4cc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c4d0:	0fc0      	lsrs	r0, r0, #31
 800c4d2:	4770      	bx	lr
 800c4d4:	0000      	movs	r0, r0
	...

0800c4d8 <__ieee754_log>:
 800c4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4dc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	460b      	mov	r3, r1
 800c4e4:	460d      	mov	r5, r1
 800c4e6:	b087      	sub	sp, #28
 800c4e8:	da24      	bge.n	800c534 <__ieee754_log+0x5c>
 800c4ea:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800c4ee:	4304      	orrs	r4, r0
 800c4f0:	d108      	bne.n	800c504 <__ieee754_log+0x2c>
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	2000      	movs	r0, #0
 800c4f8:	49cb      	ldr	r1, [pc, #812]	; (800c828 <__ieee754_log+0x350>)
 800c4fa:	f7f4 f921 	bl	8000740 <__aeabi_ddiv>
 800c4fe:	b007      	add	sp, #28
 800c500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c504:	2900      	cmp	r1, #0
 800c506:	da04      	bge.n	800c512 <__ieee754_log+0x3a>
 800c508:	f7f3 fe38 	bl	800017c <__aeabi_dsub>
 800c50c:	2200      	movs	r2, #0
 800c50e:	2300      	movs	r3, #0
 800c510:	e7f3      	b.n	800c4fa <__ieee754_log+0x22>
 800c512:	2200      	movs	r2, #0
 800c514:	4bc5      	ldr	r3, [pc, #788]	; (800c82c <__ieee754_log+0x354>)
 800c516:	f7f3 ffe9 	bl	80004ec <__aeabi_dmul>
 800c51a:	460b      	mov	r3, r1
 800c51c:	460d      	mov	r5, r1
 800c51e:	4602      	mov	r2, r0
 800c520:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800c524:	48c2      	ldr	r0, [pc, #776]	; (800c830 <__ieee754_log+0x358>)
 800c526:	4285      	cmp	r5, r0
 800c528:	dd06      	ble.n	800c538 <__ieee754_log+0x60>
 800c52a:	4610      	mov	r0, r2
 800c52c:	4619      	mov	r1, r3
 800c52e:	f7f3 fe27 	bl	8000180 <__adddf3>
 800c532:	e7e4      	b.n	800c4fe <__ieee754_log+0x26>
 800c534:	2100      	movs	r1, #0
 800c536:	e7f5      	b.n	800c524 <__ieee754_log+0x4c>
 800c538:	152c      	asrs	r4, r5, #20
 800c53a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c53e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c542:	440c      	add	r4, r1
 800c544:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800c548:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800c54c:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
 800c550:	f086 517f 	eor.w	r1, r6, #1069547520	; 0x3fc00000
 800c554:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800c558:	ea41 0305 	orr.w	r3, r1, r5
 800c55c:	4610      	mov	r0, r2
 800c55e:	4619      	mov	r1, r3
 800c560:	2200      	movs	r2, #0
 800c562:	4bb4      	ldr	r3, [pc, #720]	; (800c834 <__ieee754_log+0x35c>)
 800c564:	f7f3 fe0a 	bl	800017c <__aeabi_dsub>
 800c568:	1cab      	adds	r3, r5, #2
 800c56a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c56e:	2b02      	cmp	r3, #2
 800c570:	4682      	mov	sl, r0
 800c572:	468b      	mov	fp, r1
 800c574:	f04f 0200 	mov.w	r2, #0
 800c578:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800c57c:	dc53      	bgt.n	800c626 <__ieee754_log+0x14e>
 800c57e:	2300      	movs	r3, #0
 800c580:	f7f4 fa1c 	bl	80009bc <__aeabi_dcmpeq>
 800c584:	b1d0      	cbz	r0, 800c5bc <__ieee754_log+0xe4>
 800c586:	2c00      	cmp	r4, #0
 800c588:	f000 8122 	beq.w	800c7d0 <__ieee754_log+0x2f8>
 800c58c:	4620      	mov	r0, r4
 800c58e:	f7f3 ff43 	bl	8000418 <__aeabi_i2d>
 800c592:	a391      	add	r3, pc, #580	; (adr r3, 800c7d8 <__ieee754_log+0x300>)
 800c594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c598:	4606      	mov	r6, r0
 800c59a:	460f      	mov	r7, r1
 800c59c:	f7f3 ffa6 	bl	80004ec <__aeabi_dmul>
 800c5a0:	a38f      	add	r3, pc, #572	; (adr r3, 800c7e0 <__ieee754_log+0x308>)
 800c5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	460d      	mov	r5, r1
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	4639      	mov	r1, r7
 800c5ae:	f7f3 ff9d 	bl	80004ec <__aeabi_dmul>
 800c5b2:	4602      	mov	r2, r0
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	4629      	mov	r1, r5
 800c5ba:	e7b8      	b.n	800c52e <__ieee754_log+0x56>
 800c5bc:	a38a      	add	r3, pc, #552	; (adr r3, 800c7e8 <__ieee754_log+0x310>)
 800c5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c2:	4650      	mov	r0, sl
 800c5c4:	4659      	mov	r1, fp
 800c5c6:	f7f3 ff91 	bl	80004ec <__aeabi_dmul>
 800c5ca:	4602      	mov	r2, r0
 800c5cc:	460b      	mov	r3, r1
 800c5ce:	2000      	movs	r0, #0
 800c5d0:	4999      	ldr	r1, [pc, #612]	; (800c838 <__ieee754_log+0x360>)
 800c5d2:	f7f3 fdd3 	bl	800017c <__aeabi_dsub>
 800c5d6:	4652      	mov	r2, sl
 800c5d8:	4606      	mov	r6, r0
 800c5da:	460f      	mov	r7, r1
 800c5dc:	465b      	mov	r3, fp
 800c5de:	4650      	mov	r0, sl
 800c5e0:	4659      	mov	r1, fp
 800c5e2:	f7f3 ff83 	bl	80004ec <__aeabi_dmul>
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	4630      	mov	r0, r6
 800c5ec:	4639      	mov	r1, r7
 800c5ee:	f7f3 ff7d 	bl	80004ec <__aeabi_dmul>
 800c5f2:	4606      	mov	r6, r0
 800c5f4:	460f      	mov	r7, r1
 800c5f6:	b914      	cbnz	r4, 800c5fe <__ieee754_log+0x126>
 800c5f8:	4632      	mov	r2, r6
 800c5fa:	463b      	mov	r3, r7
 800c5fc:	e0a2      	b.n	800c744 <__ieee754_log+0x26c>
 800c5fe:	4620      	mov	r0, r4
 800c600:	f7f3 ff0a 	bl	8000418 <__aeabi_i2d>
 800c604:	a374      	add	r3, pc, #464	; (adr r3, 800c7d8 <__ieee754_log+0x300>)
 800c606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c60a:	4680      	mov	r8, r0
 800c60c:	4689      	mov	r9, r1
 800c60e:	f7f3 ff6d 	bl	80004ec <__aeabi_dmul>
 800c612:	a373      	add	r3, pc, #460	; (adr r3, 800c7e0 <__ieee754_log+0x308>)
 800c614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c618:	4604      	mov	r4, r0
 800c61a:	460d      	mov	r5, r1
 800c61c:	4640      	mov	r0, r8
 800c61e:	4649      	mov	r1, r9
 800c620:	f7f3 ff64 	bl	80004ec <__aeabi_dmul>
 800c624:	e0a7      	b.n	800c776 <__ieee754_log+0x29e>
 800c626:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c62a:	f7f3 fda9 	bl	8000180 <__adddf3>
 800c62e:	4602      	mov	r2, r0
 800c630:	460b      	mov	r3, r1
 800c632:	4650      	mov	r0, sl
 800c634:	4659      	mov	r1, fp
 800c636:	f7f4 f883 	bl	8000740 <__aeabi_ddiv>
 800c63a:	e9cd 0100 	strd	r0, r1, [sp]
 800c63e:	4620      	mov	r0, r4
 800c640:	f7f3 feea 	bl	8000418 <__aeabi_i2d>
 800c644:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c648:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c64c:	4610      	mov	r0, r2
 800c64e:	4619      	mov	r1, r3
 800c650:	f7f3 ff4c 	bl	80004ec <__aeabi_dmul>
 800c654:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800c658:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800c65c:	4602      	mov	r2, r0
 800c65e:	9305      	str	r3, [sp, #20]
 800c660:	460b      	mov	r3, r1
 800c662:	4606      	mov	r6, r0
 800c664:	460f      	mov	r7, r1
 800c666:	f7f3 ff41 	bl	80004ec <__aeabi_dmul>
 800c66a:	a361      	add	r3, pc, #388	; (adr r3, 800c7f0 <__ieee754_log+0x318>)
 800c66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c670:	4680      	mov	r8, r0
 800c672:	4689      	mov	r9, r1
 800c674:	f7f3 ff3a 	bl	80004ec <__aeabi_dmul>
 800c678:	a35f      	add	r3, pc, #380	; (adr r3, 800c7f8 <__ieee754_log+0x320>)
 800c67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67e:	f7f3 fd7f 	bl	8000180 <__adddf3>
 800c682:	4642      	mov	r2, r8
 800c684:	464b      	mov	r3, r9
 800c686:	f7f3 ff31 	bl	80004ec <__aeabi_dmul>
 800c68a:	a35d      	add	r3, pc, #372	; (adr r3, 800c800 <__ieee754_log+0x328>)
 800c68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c690:	f7f3 fd76 	bl	8000180 <__adddf3>
 800c694:	4642      	mov	r2, r8
 800c696:	464b      	mov	r3, r9
 800c698:	f7f3 ff28 	bl	80004ec <__aeabi_dmul>
 800c69c:	a35a      	add	r3, pc, #360	; (adr r3, 800c808 <__ieee754_log+0x330>)
 800c69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a2:	f7f3 fd6d 	bl	8000180 <__adddf3>
 800c6a6:	4632      	mov	r2, r6
 800c6a8:	463b      	mov	r3, r7
 800c6aa:	f7f3 ff1f 	bl	80004ec <__aeabi_dmul>
 800c6ae:	a358      	add	r3, pc, #352	; (adr r3, 800c810 <__ieee754_log+0x338>)
 800c6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b4:	4606      	mov	r6, r0
 800c6b6:	460f      	mov	r7, r1
 800c6b8:	4640      	mov	r0, r8
 800c6ba:	4649      	mov	r1, r9
 800c6bc:	f7f3 ff16 	bl	80004ec <__aeabi_dmul>
 800c6c0:	a355      	add	r3, pc, #340	; (adr r3, 800c818 <__ieee754_log+0x340>)
 800c6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c6:	f7f3 fd5b 	bl	8000180 <__adddf3>
 800c6ca:	4642      	mov	r2, r8
 800c6cc:	464b      	mov	r3, r9
 800c6ce:	f7f3 ff0d 	bl	80004ec <__aeabi_dmul>
 800c6d2:	a353      	add	r3, pc, #332	; (adr r3, 800c820 <__ieee754_log+0x348>)
 800c6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d8:	f7f3 fd52 	bl	8000180 <__adddf3>
 800c6dc:	4642      	mov	r2, r8
 800c6de:	464b      	mov	r3, r9
 800c6e0:	f7f3 ff04 	bl	80004ec <__aeabi_dmul>
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	4639      	mov	r1, r7
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f7f3 fd48 	bl	8000180 <__adddf3>
 800c6f0:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800c6f4:	9b05      	ldr	r3, [sp, #20]
 800c6f6:	3551      	adds	r5, #81	; 0x51
 800c6f8:	431d      	orrs	r5, r3
 800c6fa:	2d00      	cmp	r5, #0
 800c6fc:	4680      	mov	r8, r0
 800c6fe:	4689      	mov	r9, r1
 800c700:	dd48      	ble.n	800c794 <__ieee754_log+0x2bc>
 800c702:	2200      	movs	r2, #0
 800c704:	4b4c      	ldr	r3, [pc, #304]	; (800c838 <__ieee754_log+0x360>)
 800c706:	4650      	mov	r0, sl
 800c708:	4659      	mov	r1, fp
 800c70a:	f7f3 feef 	bl	80004ec <__aeabi_dmul>
 800c70e:	4652      	mov	r2, sl
 800c710:	465b      	mov	r3, fp
 800c712:	f7f3 feeb 	bl	80004ec <__aeabi_dmul>
 800c716:	4602      	mov	r2, r0
 800c718:	460b      	mov	r3, r1
 800c71a:	4606      	mov	r6, r0
 800c71c:	460f      	mov	r7, r1
 800c71e:	4640      	mov	r0, r8
 800c720:	4649      	mov	r1, r9
 800c722:	f7f3 fd2d 	bl	8000180 <__adddf3>
 800c726:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c72a:	f7f3 fedf 	bl	80004ec <__aeabi_dmul>
 800c72e:	4680      	mov	r8, r0
 800c730:	4689      	mov	r9, r1
 800c732:	b964      	cbnz	r4, 800c74e <__ieee754_log+0x276>
 800c734:	4602      	mov	r2, r0
 800c736:	460b      	mov	r3, r1
 800c738:	4630      	mov	r0, r6
 800c73a:	4639      	mov	r1, r7
 800c73c:	f7f3 fd1e 	bl	800017c <__aeabi_dsub>
 800c740:	4602      	mov	r2, r0
 800c742:	460b      	mov	r3, r1
 800c744:	4650      	mov	r0, sl
 800c746:	4659      	mov	r1, fp
 800c748:	f7f3 fd18 	bl	800017c <__aeabi_dsub>
 800c74c:	e6d7      	b.n	800c4fe <__ieee754_log+0x26>
 800c74e:	a322      	add	r3, pc, #136	; (adr r3, 800c7d8 <__ieee754_log+0x300>)
 800c750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c758:	f7f3 fec8 	bl	80004ec <__aeabi_dmul>
 800c75c:	a320      	add	r3, pc, #128	; (adr r3, 800c7e0 <__ieee754_log+0x308>)
 800c75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c762:	4604      	mov	r4, r0
 800c764:	460d      	mov	r5, r1
 800c766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c76a:	f7f3 febf 	bl	80004ec <__aeabi_dmul>
 800c76e:	4642      	mov	r2, r8
 800c770:	464b      	mov	r3, r9
 800c772:	f7f3 fd05 	bl	8000180 <__adddf3>
 800c776:	4602      	mov	r2, r0
 800c778:	460b      	mov	r3, r1
 800c77a:	4630      	mov	r0, r6
 800c77c:	4639      	mov	r1, r7
 800c77e:	f7f3 fcfd 	bl	800017c <__aeabi_dsub>
 800c782:	4652      	mov	r2, sl
 800c784:	465b      	mov	r3, fp
 800c786:	f7f3 fcf9 	bl	800017c <__aeabi_dsub>
 800c78a:	4602      	mov	r2, r0
 800c78c:	460b      	mov	r3, r1
 800c78e:	4620      	mov	r0, r4
 800c790:	4629      	mov	r1, r5
 800c792:	e7d9      	b.n	800c748 <__ieee754_log+0x270>
 800c794:	4602      	mov	r2, r0
 800c796:	460b      	mov	r3, r1
 800c798:	4650      	mov	r0, sl
 800c79a:	4659      	mov	r1, fp
 800c79c:	f7f3 fcee 	bl	800017c <__aeabi_dsub>
 800c7a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7a4:	f7f3 fea2 	bl	80004ec <__aeabi_dmul>
 800c7a8:	4606      	mov	r6, r0
 800c7aa:	460f      	mov	r7, r1
 800c7ac:	2c00      	cmp	r4, #0
 800c7ae:	f43f af23 	beq.w	800c5f8 <__ieee754_log+0x120>
 800c7b2:	a309      	add	r3, pc, #36	; (adr r3, 800c7d8 <__ieee754_log+0x300>)
 800c7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c7bc:	f7f3 fe96 	bl	80004ec <__aeabi_dmul>
 800c7c0:	a307      	add	r3, pc, #28	; (adr r3, 800c7e0 <__ieee754_log+0x308>)
 800c7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	460d      	mov	r5, r1
 800c7ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c7ce:	e727      	b.n	800c620 <__ieee754_log+0x148>
 800c7d0:	2000      	movs	r0, #0
 800c7d2:	2100      	movs	r1, #0
 800c7d4:	e693      	b.n	800c4fe <__ieee754_log+0x26>
 800c7d6:	bf00      	nop
 800c7d8:	fee00000 	.word	0xfee00000
 800c7dc:	3fe62e42 	.word	0x3fe62e42
 800c7e0:	35793c76 	.word	0x35793c76
 800c7e4:	3dea39ef 	.word	0x3dea39ef
 800c7e8:	55555555 	.word	0x55555555
 800c7ec:	3fd55555 	.word	0x3fd55555
 800c7f0:	df3e5244 	.word	0xdf3e5244
 800c7f4:	3fc2f112 	.word	0x3fc2f112
 800c7f8:	96cb03de 	.word	0x96cb03de
 800c7fc:	3fc74664 	.word	0x3fc74664
 800c800:	94229359 	.word	0x94229359
 800c804:	3fd24924 	.word	0x3fd24924
 800c808:	55555593 	.word	0x55555593
 800c80c:	3fe55555 	.word	0x3fe55555
 800c810:	d078c69f 	.word	0xd078c69f
 800c814:	3fc39a09 	.word	0x3fc39a09
 800c818:	1d8e78af 	.word	0x1d8e78af
 800c81c:	3fcc71c5 	.word	0x3fcc71c5
 800c820:	9997fa04 	.word	0x9997fa04
 800c824:	3fd99999 	.word	0x3fd99999
 800c828:	c3500000 	.word	0xc3500000
 800c82c:	43500000 	.word	0x43500000
 800c830:	7fefffff 	.word	0x7fefffff
 800c834:	3ff00000 	.word	0x3ff00000
 800c838:	3fe00000 	.word	0x3fe00000
 800c83c:	00000000 	.word	0x00000000

0800c840 <__ieee754_pow>:
 800c840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c844:	b093      	sub	sp, #76	; 0x4c
 800c846:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c84a:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800c84e:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800c852:	4689      	mov	r9, r1
 800c854:	ea56 0102 	orrs.w	r1, r6, r2
 800c858:	4680      	mov	r8, r0
 800c85a:	d111      	bne.n	800c880 <__ieee754_pow+0x40>
 800c85c:	1803      	adds	r3, r0, r0
 800c85e:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800c862:	4152      	adcs	r2, r2
 800c864:	4299      	cmp	r1, r3
 800c866:	4b82      	ldr	r3, [pc, #520]	; (800ca70 <__ieee754_pow+0x230>)
 800c868:	4193      	sbcs	r3, r2
 800c86a:	f080 84ba 	bcs.w	800d1e2 <__ieee754_pow+0x9a2>
 800c86e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c872:	4640      	mov	r0, r8
 800c874:	4649      	mov	r1, r9
 800c876:	f7f3 fc83 	bl	8000180 <__adddf3>
 800c87a:	4683      	mov	fp, r0
 800c87c:	468c      	mov	ip, r1
 800c87e:	e06f      	b.n	800c960 <__ieee754_pow+0x120>
 800c880:	4b7c      	ldr	r3, [pc, #496]	; (800ca74 <__ieee754_pow+0x234>)
 800c882:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800c886:	429c      	cmp	r4, r3
 800c888:	464d      	mov	r5, r9
 800c88a:	4682      	mov	sl, r0
 800c88c:	dc06      	bgt.n	800c89c <__ieee754_pow+0x5c>
 800c88e:	d101      	bne.n	800c894 <__ieee754_pow+0x54>
 800c890:	2800      	cmp	r0, #0
 800c892:	d1ec      	bne.n	800c86e <__ieee754_pow+0x2e>
 800c894:	429e      	cmp	r6, r3
 800c896:	dc01      	bgt.n	800c89c <__ieee754_pow+0x5c>
 800c898:	d10f      	bne.n	800c8ba <__ieee754_pow+0x7a>
 800c89a:	b172      	cbz	r2, 800c8ba <__ieee754_pow+0x7a>
 800c89c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c8a0:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c8a4:	ea55 050a 	orrs.w	r5, r5, sl
 800c8a8:	d1e1      	bne.n	800c86e <__ieee754_pow+0x2e>
 800c8aa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c8ae:	18db      	adds	r3, r3, r3
 800c8b0:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c8b4:	4152      	adcs	r2, r2
 800c8b6:	429d      	cmp	r5, r3
 800c8b8:	e7d5      	b.n	800c866 <__ieee754_pow+0x26>
 800c8ba:	2d00      	cmp	r5, #0
 800c8bc:	da39      	bge.n	800c932 <__ieee754_pow+0xf2>
 800c8be:	4b6e      	ldr	r3, [pc, #440]	; (800ca78 <__ieee754_pow+0x238>)
 800c8c0:	429e      	cmp	r6, r3
 800c8c2:	dc52      	bgt.n	800c96a <__ieee754_pow+0x12a>
 800c8c4:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c8c8:	429e      	cmp	r6, r3
 800c8ca:	f340 849d 	ble.w	800d208 <__ieee754_pow+0x9c8>
 800c8ce:	1533      	asrs	r3, r6, #20
 800c8d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c8d4:	2b14      	cmp	r3, #20
 800c8d6:	dd0f      	ble.n	800c8f8 <__ieee754_pow+0xb8>
 800c8d8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c8dc:	fa22 f103 	lsr.w	r1, r2, r3
 800c8e0:	fa01 f303 	lsl.w	r3, r1, r3
 800c8e4:	4293      	cmp	r3, r2
 800c8e6:	f040 848f 	bne.w	800d208 <__ieee754_pow+0x9c8>
 800c8ea:	f001 0101 	and.w	r1, r1, #1
 800c8ee:	f1c1 0302 	rsb	r3, r1, #2
 800c8f2:	9300      	str	r3, [sp, #0]
 800c8f4:	b182      	cbz	r2, 800c918 <__ieee754_pow+0xd8>
 800c8f6:	e05d      	b.n	800c9b4 <__ieee754_pow+0x174>
 800c8f8:	2a00      	cmp	r2, #0
 800c8fa:	d159      	bne.n	800c9b0 <__ieee754_pow+0x170>
 800c8fc:	f1c3 0314 	rsb	r3, r3, #20
 800c900:	fa46 f103 	asr.w	r1, r6, r3
 800c904:	fa01 f303 	lsl.w	r3, r1, r3
 800c908:	42b3      	cmp	r3, r6
 800c90a:	f040 847a 	bne.w	800d202 <__ieee754_pow+0x9c2>
 800c90e:	f001 0101 	and.w	r1, r1, #1
 800c912:	f1c1 0302 	rsb	r3, r1, #2
 800c916:	9300      	str	r3, [sp, #0]
 800c918:	4b58      	ldr	r3, [pc, #352]	; (800ca7c <__ieee754_pow+0x23c>)
 800c91a:	429e      	cmp	r6, r3
 800c91c:	d132      	bne.n	800c984 <__ieee754_pow+0x144>
 800c91e:	2f00      	cmp	r7, #0
 800c920:	f280 846b 	bge.w	800d1fa <__ieee754_pow+0x9ba>
 800c924:	4642      	mov	r2, r8
 800c926:	464b      	mov	r3, r9
 800c928:	2000      	movs	r0, #0
 800c92a:	4954      	ldr	r1, [pc, #336]	; (800ca7c <__ieee754_pow+0x23c>)
 800c92c:	f7f3 ff08 	bl	8000740 <__aeabi_ddiv>
 800c930:	e7a3      	b.n	800c87a <__ieee754_pow+0x3a>
 800c932:	2300      	movs	r3, #0
 800c934:	9300      	str	r3, [sp, #0]
 800c936:	2a00      	cmp	r2, #0
 800c938:	d13c      	bne.n	800c9b4 <__ieee754_pow+0x174>
 800c93a:	4b4e      	ldr	r3, [pc, #312]	; (800ca74 <__ieee754_pow+0x234>)
 800c93c:	429e      	cmp	r6, r3
 800c93e:	d1eb      	bne.n	800c918 <__ieee754_pow+0xd8>
 800c940:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c944:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c948:	ea53 030a 	orrs.w	r3, r3, sl
 800c94c:	f000 8449 	beq.w	800d1e2 <__ieee754_pow+0x9a2>
 800c950:	4b4b      	ldr	r3, [pc, #300]	; (800ca80 <__ieee754_pow+0x240>)
 800c952:	429c      	cmp	r4, r3
 800c954:	dd0b      	ble.n	800c96e <__ieee754_pow+0x12e>
 800c956:	2f00      	cmp	r7, #0
 800c958:	f2c0 8449 	blt.w	800d1ee <__ieee754_pow+0x9ae>
 800c95c:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800c960:	4658      	mov	r0, fp
 800c962:	4661      	mov	r1, ip
 800c964:	b013      	add	sp, #76	; 0x4c
 800c966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c96a:	2302      	movs	r3, #2
 800c96c:	e7e2      	b.n	800c934 <__ieee754_pow+0xf4>
 800c96e:	2f00      	cmp	r7, #0
 800c970:	f04f 0b00 	mov.w	fp, #0
 800c974:	f04f 0c00 	mov.w	ip, #0
 800c978:	daf2      	bge.n	800c960 <__ieee754_pow+0x120>
 800c97a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800c97e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800c982:	e7ed      	b.n	800c960 <__ieee754_pow+0x120>
 800c984:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800c988:	d106      	bne.n	800c998 <__ieee754_pow+0x158>
 800c98a:	4642      	mov	r2, r8
 800c98c:	464b      	mov	r3, r9
 800c98e:	4640      	mov	r0, r8
 800c990:	4649      	mov	r1, r9
 800c992:	f7f3 fdab 	bl	80004ec <__aeabi_dmul>
 800c996:	e770      	b.n	800c87a <__ieee754_pow+0x3a>
 800c998:	4b3a      	ldr	r3, [pc, #232]	; (800ca84 <__ieee754_pow+0x244>)
 800c99a:	429f      	cmp	r7, r3
 800c99c:	d10a      	bne.n	800c9b4 <__ieee754_pow+0x174>
 800c99e:	2d00      	cmp	r5, #0
 800c9a0:	db08      	blt.n	800c9b4 <__ieee754_pow+0x174>
 800c9a2:	4640      	mov	r0, r8
 800c9a4:	4649      	mov	r1, r9
 800c9a6:	b013      	add	sp, #76	; 0x4c
 800c9a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9ac:	f000 bd0a 	b.w	800d3c4 <__ieee754_sqrt>
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	9300      	str	r3, [sp, #0]
 800c9b4:	4640      	mov	r0, r8
 800c9b6:	4649      	mov	r1, r9
 800c9b8:	f000 fc58 	bl	800d26c <fabs>
 800c9bc:	4683      	mov	fp, r0
 800c9be:	468c      	mov	ip, r1
 800c9c0:	f1ba 0f00 	cmp.w	sl, #0
 800c9c4:	d128      	bne.n	800ca18 <__ieee754_pow+0x1d8>
 800c9c6:	b124      	cbz	r4, 800c9d2 <__ieee754_pow+0x192>
 800c9c8:	4b2c      	ldr	r3, [pc, #176]	; (800ca7c <__ieee754_pow+0x23c>)
 800c9ca:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c9ce:	429a      	cmp	r2, r3
 800c9d0:	d122      	bne.n	800ca18 <__ieee754_pow+0x1d8>
 800c9d2:	2f00      	cmp	r7, #0
 800c9d4:	da07      	bge.n	800c9e6 <__ieee754_pow+0x1a6>
 800c9d6:	465a      	mov	r2, fp
 800c9d8:	4663      	mov	r3, ip
 800c9da:	2000      	movs	r0, #0
 800c9dc:	4927      	ldr	r1, [pc, #156]	; (800ca7c <__ieee754_pow+0x23c>)
 800c9de:	f7f3 feaf 	bl	8000740 <__aeabi_ddiv>
 800c9e2:	4683      	mov	fp, r0
 800c9e4:	468c      	mov	ip, r1
 800c9e6:	2d00      	cmp	r5, #0
 800c9e8:	daba      	bge.n	800c960 <__ieee754_pow+0x120>
 800c9ea:	9b00      	ldr	r3, [sp, #0]
 800c9ec:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c9f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c9f4:	431c      	orrs	r4, r3
 800c9f6:	d108      	bne.n	800ca0a <__ieee754_pow+0x1ca>
 800c9f8:	465a      	mov	r2, fp
 800c9fa:	4663      	mov	r3, ip
 800c9fc:	4658      	mov	r0, fp
 800c9fe:	4661      	mov	r1, ip
 800ca00:	f7f3 fbbc 	bl	800017c <__aeabi_dsub>
 800ca04:	4602      	mov	r2, r0
 800ca06:	460b      	mov	r3, r1
 800ca08:	e790      	b.n	800c92c <__ieee754_pow+0xec>
 800ca0a:	9b00      	ldr	r3, [sp, #0]
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d1a7      	bne.n	800c960 <__ieee754_pow+0x120>
 800ca10:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800ca14:	469c      	mov	ip, r3
 800ca16:	e7a3      	b.n	800c960 <__ieee754_pow+0x120>
 800ca18:	0feb      	lsrs	r3, r5, #31
 800ca1a:	3b01      	subs	r3, #1
 800ca1c:	930c      	str	r3, [sp, #48]	; 0x30
 800ca1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ca20:	9b00      	ldr	r3, [sp, #0]
 800ca22:	4313      	orrs	r3, r2
 800ca24:	d104      	bne.n	800ca30 <__ieee754_pow+0x1f0>
 800ca26:	4642      	mov	r2, r8
 800ca28:	464b      	mov	r3, r9
 800ca2a:	4640      	mov	r0, r8
 800ca2c:	4649      	mov	r1, r9
 800ca2e:	e7e7      	b.n	800ca00 <__ieee754_pow+0x1c0>
 800ca30:	4b15      	ldr	r3, [pc, #84]	; (800ca88 <__ieee754_pow+0x248>)
 800ca32:	429e      	cmp	r6, r3
 800ca34:	f340 80f6 	ble.w	800cc24 <__ieee754_pow+0x3e4>
 800ca38:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ca3c:	429e      	cmp	r6, r3
 800ca3e:	4b10      	ldr	r3, [pc, #64]	; (800ca80 <__ieee754_pow+0x240>)
 800ca40:	dd09      	ble.n	800ca56 <__ieee754_pow+0x216>
 800ca42:	429c      	cmp	r4, r3
 800ca44:	dc0c      	bgt.n	800ca60 <__ieee754_pow+0x220>
 800ca46:	2f00      	cmp	r7, #0
 800ca48:	da0c      	bge.n	800ca64 <__ieee754_pow+0x224>
 800ca4a:	2000      	movs	r0, #0
 800ca4c:	b013      	add	sp, #76	; 0x4c
 800ca4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca52:	f000 bcb2 	b.w	800d3ba <__math_oflow>
 800ca56:	429c      	cmp	r4, r3
 800ca58:	dbf5      	blt.n	800ca46 <__ieee754_pow+0x206>
 800ca5a:	4b08      	ldr	r3, [pc, #32]	; (800ca7c <__ieee754_pow+0x23c>)
 800ca5c:	429c      	cmp	r4, r3
 800ca5e:	dd15      	ble.n	800ca8c <__ieee754_pow+0x24c>
 800ca60:	2f00      	cmp	r7, #0
 800ca62:	dcf2      	bgt.n	800ca4a <__ieee754_pow+0x20a>
 800ca64:	2000      	movs	r0, #0
 800ca66:	b013      	add	sp, #76	; 0x4c
 800ca68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca6c:	f000 bca0 	b.w	800d3b0 <__math_uflow>
 800ca70:	fff00000 	.word	0xfff00000
 800ca74:	7ff00000 	.word	0x7ff00000
 800ca78:	433fffff 	.word	0x433fffff
 800ca7c:	3ff00000 	.word	0x3ff00000
 800ca80:	3fefffff 	.word	0x3fefffff
 800ca84:	3fe00000 	.word	0x3fe00000
 800ca88:	41e00000 	.word	0x41e00000
 800ca8c:	4661      	mov	r1, ip
 800ca8e:	2200      	movs	r2, #0
 800ca90:	4658      	mov	r0, fp
 800ca92:	4b5f      	ldr	r3, [pc, #380]	; (800cc10 <__ieee754_pow+0x3d0>)
 800ca94:	f7f3 fb72 	bl	800017c <__aeabi_dsub>
 800ca98:	a355      	add	r3, pc, #340	; (adr r3, 800cbf0 <__ieee754_pow+0x3b0>)
 800ca9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9e:	4604      	mov	r4, r0
 800caa0:	460d      	mov	r5, r1
 800caa2:	f7f3 fd23 	bl	80004ec <__aeabi_dmul>
 800caa6:	a354      	add	r3, pc, #336	; (adr r3, 800cbf8 <__ieee754_pow+0x3b8>)
 800caa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caac:	4606      	mov	r6, r0
 800caae:	460f      	mov	r7, r1
 800cab0:	4620      	mov	r0, r4
 800cab2:	4629      	mov	r1, r5
 800cab4:	f7f3 fd1a 	bl	80004ec <__aeabi_dmul>
 800cab8:	2200      	movs	r2, #0
 800caba:	4682      	mov	sl, r0
 800cabc:	468b      	mov	fp, r1
 800cabe:	4620      	mov	r0, r4
 800cac0:	4629      	mov	r1, r5
 800cac2:	4b54      	ldr	r3, [pc, #336]	; (800cc14 <__ieee754_pow+0x3d4>)
 800cac4:	f7f3 fd12 	bl	80004ec <__aeabi_dmul>
 800cac8:	4602      	mov	r2, r0
 800caca:	460b      	mov	r3, r1
 800cacc:	a14c      	add	r1, pc, #304	; (adr r1, 800cc00 <__ieee754_pow+0x3c0>)
 800cace:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cad2:	f7f3 fb53 	bl	800017c <__aeabi_dsub>
 800cad6:	4622      	mov	r2, r4
 800cad8:	462b      	mov	r3, r5
 800cada:	f7f3 fd07 	bl	80004ec <__aeabi_dmul>
 800cade:	4602      	mov	r2, r0
 800cae0:	460b      	mov	r3, r1
 800cae2:	2000      	movs	r0, #0
 800cae4:	494c      	ldr	r1, [pc, #304]	; (800cc18 <__ieee754_pow+0x3d8>)
 800cae6:	f7f3 fb49 	bl	800017c <__aeabi_dsub>
 800caea:	4622      	mov	r2, r4
 800caec:	462b      	mov	r3, r5
 800caee:	4680      	mov	r8, r0
 800caf0:	4689      	mov	r9, r1
 800caf2:	4620      	mov	r0, r4
 800caf4:	4629      	mov	r1, r5
 800caf6:	f7f3 fcf9 	bl	80004ec <__aeabi_dmul>
 800cafa:	4602      	mov	r2, r0
 800cafc:	460b      	mov	r3, r1
 800cafe:	4640      	mov	r0, r8
 800cb00:	4649      	mov	r1, r9
 800cb02:	f7f3 fcf3 	bl	80004ec <__aeabi_dmul>
 800cb06:	a340      	add	r3, pc, #256	; (adr r3, 800cc08 <__ieee754_pow+0x3c8>)
 800cb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb0c:	f7f3 fcee 	bl	80004ec <__aeabi_dmul>
 800cb10:	4602      	mov	r2, r0
 800cb12:	460b      	mov	r3, r1
 800cb14:	4650      	mov	r0, sl
 800cb16:	4659      	mov	r1, fp
 800cb18:	f7f3 fb30 	bl	800017c <__aeabi_dsub>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	460b      	mov	r3, r1
 800cb20:	4604      	mov	r4, r0
 800cb22:	460d      	mov	r5, r1
 800cb24:	4630      	mov	r0, r6
 800cb26:	4639      	mov	r1, r7
 800cb28:	f7f3 fb2a 	bl	8000180 <__adddf3>
 800cb2c:	2000      	movs	r0, #0
 800cb2e:	4632      	mov	r2, r6
 800cb30:	463b      	mov	r3, r7
 800cb32:	4682      	mov	sl, r0
 800cb34:	468b      	mov	fp, r1
 800cb36:	f7f3 fb21 	bl	800017c <__aeabi_dsub>
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	460b      	mov	r3, r1
 800cb3e:	4620      	mov	r0, r4
 800cb40:	4629      	mov	r1, r5
 800cb42:	f7f3 fb1b 	bl	800017c <__aeabi_dsub>
 800cb46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cb4a:	9b00      	ldr	r3, [sp, #0]
 800cb4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb4e:	3b01      	subs	r3, #1
 800cb50:	4313      	orrs	r3, r2
 800cb52:	f04f 0600 	mov.w	r6, #0
 800cb56:	f04f 0200 	mov.w	r2, #0
 800cb5a:	bf0c      	ite	eq
 800cb5c:	4b2f      	ldreq	r3, [pc, #188]	; (800cc1c <__ieee754_pow+0x3dc>)
 800cb5e:	4b2c      	ldrne	r3, [pc, #176]	; (800cc10 <__ieee754_pow+0x3d0>)
 800cb60:	4604      	mov	r4, r0
 800cb62:	460d      	mov	r5, r1
 800cb64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb68:	e9cd 2300 	strd	r2, r3, [sp]
 800cb6c:	4632      	mov	r2, r6
 800cb6e:	463b      	mov	r3, r7
 800cb70:	f7f3 fb04 	bl	800017c <__aeabi_dsub>
 800cb74:	4652      	mov	r2, sl
 800cb76:	465b      	mov	r3, fp
 800cb78:	f7f3 fcb8 	bl	80004ec <__aeabi_dmul>
 800cb7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb80:	4680      	mov	r8, r0
 800cb82:	4689      	mov	r9, r1
 800cb84:	4620      	mov	r0, r4
 800cb86:	4629      	mov	r1, r5
 800cb88:	f7f3 fcb0 	bl	80004ec <__aeabi_dmul>
 800cb8c:	4602      	mov	r2, r0
 800cb8e:	460b      	mov	r3, r1
 800cb90:	4640      	mov	r0, r8
 800cb92:	4649      	mov	r1, r9
 800cb94:	f7f3 faf4 	bl	8000180 <__adddf3>
 800cb98:	4632      	mov	r2, r6
 800cb9a:	463b      	mov	r3, r7
 800cb9c:	4680      	mov	r8, r0
 800cb9e:	4689      	mov	r9, r1
 800cba0:	4650      	mov	r0, sl
 800cba2:	4659      	mov	r1, fp
 800cba4:	f7f3 fca2 	bl	80004ec <__aeabi_dmul>
 800cba8:	4604      	mov	r4, r0
 800cbaa:	460d      	mov	r5, r1
 800cbac:	460b      	mov	r3, r1
 800cbae:	4602      	mov	r2, r0
 800cbb0:	4649      	mov	r1, r9
 800cbb2:	4640      	mov	r0, r8
 800cbb4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cbb8:	f7f3 fae2 	bl	8000180 <__adddf3>
 800cbbc:	4b18      	ldr	r3, [pc, #96]	; (800cc20 <__ieee754_pow+0x3e0>)
 800cbbe:	4682      	mov	sl, r0
 800cbc0:	4299      	cmp	r1, r3
 800cbc2:	460f      	mov	r7, r1
 800cbc4:	460e      	mov	r6, r1
 800cbc6:	f340 82e7 	ble.w	800d198 <__ieee754_pow+0x958>
 800cbca:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800cbce:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800cbd2:	4303      	orrs	r3, r0
 800cbd4:	f000 81e2 	beq.w	800cf9c <__ieee754_pow+0x75c>
 800cbd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cbdc:	2200      	movs	r2, #0
 800cbde:	2300      	movs	r3, #0
 800cbe0:	f7f3 fef6 	bl	80009d0 <__aeabi_dcmplt>
 800cbe4:	3800      	subs	r0, #0
 800cbe6:	bf18      	it	ne
 800cbe8:	2001      	movne	r0, #1
 800cbea:	e72f      	b.n	800ca4c <__ieee754_pow+0x20c>
 800cbec:	f3af 8000 	nop.w
 800cbf0:	60000000 	.word	0x60000000
 800cbf4:	3ff71547 	.word	0x3ff71547
 800cbf8:	f85ddf44 	.word	0xf85ddf44
 800cbfc:	3e54ae0b 	.word	0x3e54ae0b
 800cc00:	55555555 	.word	0x55555555
 800cc04:	3fd55555 	.word	0x3fd55555
 800cc08:	652b82fe 	.word	0x652b82fe
 800cc0c:	3ff71547 	.word	0x3ff71547
 800cc10:	3ff00000 	.word	0x3ff00000
 800cc14:	3fd00000 	.word	0x3fd00000
 800cc18:	3fe00000 	.word	0x3fe00000
 800cc1c:	bff00000 	.word	0xbff00000
 800cc20:	408fffff 	.word	0x408fffff
 800cc24:	4bd4      	ldr	r3, [pc, #848]	; (800cf78 <__ieee754_pow+0x738>)
 800cc26:	2200      	movs	r2, #0
 800cc28:	402b      	ands	r3, r5
 800cc2a:	b943      	cbnz	r3, 800cc3e <__ieee754_pow+0x3fe>
 800cc2c:	4658      	mov	r0, fp
 800cc2e:	4661      	mov	r1, ip
 800cc30:	4bd2      	ldr	r3, [pc, #840]	; (800cf7c <__ieee754_pow+0x73c>)
 800cc32:	f7f3 fc5b 	bl	80004ec <__aeabi_dmul>
 800cc36:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800cc3a:	4683      	mov	fp, r0
 800cc3c:	460c      	mov	r4, r1
 800cc3e:	1523      	asrs	r3, r4, #20
 800cc40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cc44:	4413      	add	r3, r2
 800cc46:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc48:	4bcd      	ldr	r3, [pc, #820]	; (800cf80 <__ieee754_pow+0x740>)
 800cc4a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cc4e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800cc52:	429c      	cmp	r4, r3
 800cc54:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cc58:	dd08      	ble.n	800cc6c <__ieee754_pow+0x42c>
 800cc5a:	4bca      	ldr	r3, [pc, #808]	; (800cf84 <__ieee754_pow+0x744>)
 800cc5c:	429c      	cmp	r4, r3
 800cc5e:	f340 8164 	ble.w	800cf2a <__ieee754_pow+0x6ea>
 800cc62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc64:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800cc68:	3301      	adds	r3, #1
 800cc6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc6c:	2600      	movs	r6, #0
 800cc6e:	00f3      	lsls	r3, r6, #3
 800cc70:	930d      	str	r3, [sp, #52]	; 0x34
 800cc72:	4bc5      	ldr	r3, [pc, #788]	; (800cf88 <__ieee754_pow+0x748>)
 800cc74:	4658      	mov	r0, fp
 800cc76:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cc7a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cc7e:	4629      	mov	r1, r5
 800cc80:	461a      	mov	r2, r3
 800cc82:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800cc86:	4623      	mov	r3, r4
 800cc88:	f7f3 fa78 	bl	800017c <__aeabi_dsub>
 800cc8c:	46da      	mov	sl, fp
 800cc8e:	462b      	mov	r3, r5
 800cc90:	4652      	mov	r2, sl
 800cc92:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800cc96:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cc9a:	f7f3 fa71 	bl	8000180 <__adddf3>
 800cc9e:	4602      	mov	r2, r0
 800cca0:	460b      	mov	r3, r1
 800cca2:	2000      	movs	r0, #0
 800cca4:	49b9      	ldr	r1, [pc, #740]	; (800cf8c <__ieee754_pow+0x74c>)
 800cca6:	f7f3 fd4b 	bl	8000740 <__aeabi_ddiv>
 800ccaa:	4602      	mov	r2, r0
 800ccac:	460b      	mov	r3, r1
 800ccae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ccb2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ccb6:	f7f3 fc19 	bl	80004ec <__aeabi_dmul>
 800ccba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ccbe:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800ccc2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	2200      	movs	r2, #0
 800ccca:	46ab      	mov	fp, r5
 800cccc:	106d      	asrs	r5, r5, #1
 800ccce:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ccd2:	9304      	str	r3, [sp, #16]
 800ccd4:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ccd8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800ccdc:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800cce0:	4640      	mov	r0, r8
 800cce2:	4649      	mov	r1, r9
 800cce4:	4614      	mov	r4, r2
 800cce6:	461d      	mov	r5, r3
 800cce8:	f7f3 fc00 	bl	80004ec <__aeabi_dmul>
 800ccec:	4602      	mov	r2, r0
 800ccee:	460b      	mov	r3, r1
 800ccf0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ccf4:	f7f3 fa42 	bl	800017c <__aeabi_dsub>
 800ccf8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ccfc:	4606      	mov	r6, r0
 800ccfe:	460f      	mov	r7, r1
 800cd00:	4620      	mov	r0, r4
 800cd02:	4629      	mov	r1, r5
 800cd04:	f7f3 fa3a 	bl	800017c <__aeabi_dsub>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	460b      	mov	r3, r1
 800cd0c:	4650      	mov	r0, sl
 800cd0e:	4659      	mov	r1, fp
 800cd10:	f7f3 fa34 	bl	800017c <__aeabi_dsub>
 800cd14:	4642      	mov	r2, r8
 800cd16:	464b      	mov	r3, r9
 800cd18:	f7f3 fbe8 	bl	80004ec <__aeabi_dmul>
 800cd1c:	4602      	mov	r2, r0
 800cd1e:	460b      	mov	r3, r1
 800cd20:	4630      	mov	r0, r6
 800cd22:	4639      	mov	r1, r7
 800cd24:	f7f3 fa2a 	bl	800017c <__aeabi_dsub>
 800cd28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cd2c:	f7f3 fbde 	bl	80004ec <__aeabi_dmul>
 800cd30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd34:	4682      	mov	sl, r0
 800cd36:	468b      	mov	fp, r1
 800cd38:	4610      	mov	r0, r2
 800cd3a:	4619      	mov	r1, r3
 800cd3c:	f7f3 fbd6 	bl	80004ec <__aeabi_dmul>
 800cd40:	a37b      	add	r3, pc, #492	; (adr r3, 800cf30 <__ieee754_pow+0x6f0>)
 800cd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd46:	4604      	mov	r4, r0
 800cd48:	460d      	mov	r5, r1
 800cd4a:	f7f3 fbcf 	bl	80004ec <__aeabi_dmul>
 800cd4e:	a37a      	add	r3, pc, #488	; (adr r3, 800cf38 <__ieee754_pow+0x6f8>)
 800cd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd54:	f7f3 fa14 	bl	8000180 <__adddf3>
 800cd58:	4622      	mov	r2, r4
 800cd5a:	462b      	mov	r3, r5
 800cd5c:	f7f3 fbc6 	bl	80004ec <__aeabi_dmul>
 800cd60:	a377      	add	r3, pc, #476	; (adr r3, 800cf40 <__ieee754_pow+0x700>)
 800cd62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd66:	f7f3 fa0b 	bl	8000180 <__adddf3>
 800cd6a:	4622      	mov	r2, r4
 800cd6c:	462b      	mov	r3, r5
 800cd6e:	f7f3 fbbd 	bl	80004ec <__aeabi_dmul>
 800cd72:	a375      	add	r3, pc, #468	; (adr r3, 800cf48 <__ieee754_pow+0x708>)
 800cd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd78:	f7f3 fa02 	bl	8000180 <__adddf3>
 800cd7c:	4622      	mov	r2, r4
 800cd7e:	462b      	mov	r3, r5
 800cd80:	f7f3 fbb4 	bl	80004ec <__aeabi_dmul>
 800cd84:	a372      	add	r3, pc, #456	; (adr r3, 800cf50 <__ieee754_pow+0x710>)
 800cd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8a:	f7f3 f9f9 	bl	8000180 <__adddf3>
 800cd8e:	4622      	mov	r2, r4
 800cd90:	462b      	mov	r3, r5
 800cd92:	f7f3 fbab 	bl	80004ec <__aeabi_dmul>
 800cd96:	a370      	add	r3, pc, #448	; (adr r3, 800cf58 <__ieee754_pow+0x718>)
 800cd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9c:	f7f3 f9f0 	bl	8000180 <__adddf3>
 800cda0:	4622      	mov	r2, r4
 800cda2:	4606      	mov	r6, r0
 800cda4:	460f      	mov	r7, r1
 800cda6:	462b      	mov	r3, r5
 800cda8:	4620      	mov	r0, r4
 800cdaa:	4629      	mov	r1, r5
 800cdac:	f7f3 fb9e 	bl	80004ec <__aeabi_dmul>
 800cdb0:	4602      	mov	r2, r0
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	4630      	mov	r0, r6
 800cdb6:	4639      	mov	r1, r7
 800cdb8:	f7f3 fb98 	bl	80004ec <__aeabi_dmul>
 800cdbc:	4604      	mov	r4, r0
 800cdbe:	460d      	mov	r5, r1
 800cdc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdc4:	4642      	mov	r2, r8
 800cdc6:	464b      	mov	r3, r9
 800cdc8:	f7f3 f9da 	bl	8000180 <__adddf3>
 800cdcc:	4652      	mov	r2, sl
 800cdce:	465b      	mov	r3, fp
 800cdd0:	f7f3 fb8c 	bl	80004ec <__aeabi_dmul>
 800cdd4:	4622      	mov	r2, r4
 800cdd6:	462b      	mov	r3, r5
 800cdd8:	f7f3 f9d2 	bl	8000180 <__adddf3>
 800cddc:	4642      	mov	r2, r8
 800cdde:	4606      	mov	r6, r0
 800cde0:	460f      	mov	r7, r1
 800cde2:	464b      	mov	r3, r9
 800cde4:	4640      	mov	r0, r8
 800cde6:	4649      	mov	r1, r9
 800cde8:	f7f3 fb80 	bl	80004ec <__aeabi_dmul>
 800cdec:	4602      	mov	r2, r0
 800cdee:	460b      	mov	r3, r1
 800cdf0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	4b66      	ldr	r3, [pc, #408]	; (800cf90 <__ieee754_pow+0x750>)
 800cdf8:	f7f3 f9c2 	bl	8000180 <__adddf3>
 800cdfc:	4632      	mov	r2, r6
 800cdfe:	463b      	mov	r3, r7
 800ce00:	f7f3 f9be 	bl	8000180 <__adddf3>
 800ce04:	2400      	movs	r4, #0
 800ce06:	460d      	mov	r5, r1
 800ce08:	4622      	mov	r2, r4
 800ce0a:	460b      	mov	r3, r1
 800ce0c:	4640      	mov	r0, r8
 800ce0e:	4649      	mov	r1, r9
 800ce10:	f7f3 fb6c 	bl	80004ec <__aeabi_dmul>
 800ce14:	2200      	movs	r2, #0
 800ce16:	4680      	mov	r8, r0
 800ce18:	4689      	mov	r9, r1
 800ce1a:	4620      	mov	r0, r4
 800ce1c:	4629      	mov	r1, r5
 800ce1e:	4b5c      	ldr	r3, [pc, #368]	; (800cf90 <__ieee754_pow+0x750>)
 800ce20:	f7f3 f9ac 	bl	800017c <__aeabi_dsub>
 800ce24:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ce28:	f7f3 f9a8 	bl	800017c <__aeabi_dsub>
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	460b      	mov	r3, r1
 800ce30:	4630      	mov	r0, r6
 800ce32:	4639      	mov	r1, r7
 800ce34:	f7f3 f9a2 	bl	800017c <__aeabi_dsub>
 800ce38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce3c:	f7f3 fb56 	bl	80004ec <__aeabi_dmul>
 800ce40:	4622      	mov	r2, r4
 800ce42:	4606      	mov	r6, r0
 800ce44:	460f      	mov	r7, r1
 800ce46:	462b      	mov	r3, r5
 800ce48:	4650      	mov	r0, sl
 800ce4a:	4659      	mov	r1, fp
 800ce4c:	f7f3 fb4e 	bl	80004ec <__aeabi_dmul>
 800ce50:	4602      	mov	r2, r0
 800ce52:	460b      	mov	r3, r1
 800ce54:	4630      	mov	r0, r6
 800ce56:	4639      	mov	r1, r7
 800ce58:	f7f3 f992 	bl	8000180 <__adddf3>
 800ce5c:	2400      	movs	r4, #0
 800ce5e:	4606      	mov	r6, r0
 800ce60:	460f      	mov	r7, r1
 800ce62:	4602      	mov	r2, r0
 800ce64:	460b      	mov	r3, r1
 800ce66:	4640      	mov	r0, r8
 800ce68:	4649      	mov	r1, r9
 800ce6a:	f7f3 f989 	bl	8000180 <__adddf3>
 800ce6e:	a33c      	add	r3, pc, #240	; (adr r3, 800cf60 <__ieee754_pow+0x720>)
 800ce70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce74:	4620      	mov	r0, r4
 800ce76:	460d      	mov	r5, r1
 800ce78:	f7f3 fb38 	bl	80004ec <__aeabi_dmul>
 800ce7c:	4642      	mov	r2, r8
 800ce7e:	464b      	mov	r3, r9
 800ce80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ce84:	4620      	mov	r0, r4
 800ce86:	4629      	mov	r1, r5
 800ce88:	f7f3 f978 	bl	800017c <__aeabi_dsub>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	460b      	mov	r3, r1
 800ce90:	4630      	mov	r0, r6
 800ce92:	4639      	mov	r1, r7
 800ce94:	f7f3 f972 	bl	800017c <__aeabi_dsub>
 800ce98:	a333      	add	r3, pc, #204	; (adr r3, 800cf68 <__ieee754_pow+0x728>)
 800ce9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9e:	f7f3 fb25 	bl	80004ec <__aeabi_dmul>
 800cea2:	a333      	add	r3, pc, #204	; (adr r3, 800cf70 <__ieee754_pow+0x730>)
 800cea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea8:	4606      	mov	r6, r0
 800ceaa:	460f      	mov	r7, r1
 800ceac:	4620      	mov	r0, r4
 800ceae:	4629      	mov	r1, r5
 800ceb0:	f7f3 fb1c 	bl	80004ec <__aeabi_dmul>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	4630      	mov	r0, r6
 800ceba:	4639      	mov	r1, r7
 800cebc:	f7f3 f960 	bl	8000180 <__adddf3>
 800cec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cec2:	4b34      	ldr	r3, [pc, #208]	; (800cf94 <__ieee754_pow+0x754>)
 800cec4:	4413      	add	r3, r2
 800cec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceca:	f7f3 f959 	bl	8000180 <__adddf3>
 800cece:	4680      	mov	r8, r0
 800ced0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ced2:	4689      	mov	r9, r1
 800ced4:	f7f3 faa0 	bl	8000418 <__aeabi_i2d>
 800ced8:	4604      	mov	r4, r0
 800ceda:	460d      	mov	r5, r1
 800cedc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cee0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cee2:	4b2d      	ldr	r3, [pc, #180]	; (800cf98 <__ieee754_pow+0x758>)
 800cee4:	4413      	add	r3, r2
 800cee6:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ceea:	4642      	mov	r2, r8
 800ceec:	464b      	mov	r3, r9
 800ceee:	f7f3 f947 	bl	8000180 <__adddf3>
 800cef2:	4632      	mov	r2, r6
 800cef4:	463b      	mov	r3, r7
 800cef6:	f7f3 f943 	bl	8000180 <__adddf3>
 800cefa:	4622      	mov	r2, r4
 800cefc:	462b      	mov	r3, r5
 800cefe:	f7f3 f93f 	bl	8000180 <__adddf3>
 800cf02:	2000      	movs	r0, #0
 800cf04:	4622      	mov	r2, r4
 800cf06:	462b      	mov	r3, r5
 800cf08:	4682      	mov	sl, r0
 800cf0a:	468b      	mov	fp, r1
 800cf0c:	f7f3 f936 	bl	800017c <__aeabi_dsub>
 800cf10:	4632      	mov	r2, r6
 800cf12:	463b      	mov	r3, r7
 800cf14:	f7f3 f932 	bl	800017c <__aeabi_dsub>
 800cf18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cf1c:	f7f3 f92e 	bl	800017c <__aeabi_dsub>
 800cf20:	4602      	mov	r2, r0
 800cf22:	460b      	mov	r3, r1
 800cf24:	4640      	mov	r0, r8
 800cf26:	4649      	mov	r1, r9
 800cf28:	e60b      	b.n	800cb42 <__ieee754_pow+0x302>
 800cf2a:	2601      	movs	r6, #1
 800cf2c:	e69f      	b.n	800cc6e <__ieee754_pow+0x42e>
 800cf2e:	bf00      	nop
 800cf30:	4a454eef 	.word	0x4a454eef
 800cf34:	3fca7e28 	.word	0x3fca7e28
 800cf38:	93c9db65 	.word	0x93c9db65
 800cf3c:	3fcd864a 	.word	0x3fcd864a
 800cf40:	a91d4101 	.word	0xa91d4101
 800cf44:	3fd17460 	.word	0x3fd17460
 800cf48:	518f264d 	.word	0x518f264d
 800cf4c:	3fd55555 	.word	0x3fd55555
 800cf50:	db6fabff 	.word	0xdb6fabff
 800cf54:	3fdb6db6 	.word	0x3fdb6db6
 800cf58:	33333303 	.word	0x33333303
 800cf5c:	3fe33333 	.word	0x3fe33333
 800cf60:	e0000000 	.word	0xe0000000
 800cf64:	3feec709 	.word	0x3feec709
 800cf68:	dc3a03fd 	.word	0xdc3a03fd
 800cf6c:	3feec709 	.word	0x3feec709
 800cf70:	145b01f5 	.word	0x145b01f5
 800cf74:	be3e2fe0 	.word	0xbe3e2fe0
 800cf78:	7ff00000 	.word	0x7ff00000
 800cf7c:	43400000 	.word	0x43400000
 800cf80:	0003988e 	.word	0x0003988e
 800cf84:	000bb679 	.word	0x000bb679
 800cf88:	0800db88 	.word	0x0800db88
 800cf8c:	3ff00000 	.word	0x3ff00000
 800cf90:	40080000 	.word	0x40080000
 800cf94:	0800dba8 	.word	0x0800dba8
 800cf98:	0800db98 	.word	0x0800db98
 800cf9c:	a39c      	add	r3, pc, #624	; (adr r3, 800d210 <__ieee754_pow+0x9d0>)
 800cf9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa2:	4640      	mov	r0, r8
 800cfa4:	4649      	mov	r1, r9
 800cfa6:	f7f3 f8eb 	bl	8000180 <__adddf3>
 800cfaa:	4622      	mov	r2, r4
 800cfac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfb0:	462b      	mov	r3, r5
 800cfb2:	4650      	mov	r0, sl
 800cfb4:	4639      	mov	r1, r7
 800cfb6:	f7f3 f8e1 	bl	800017c <__aeabi_dsub>
 800cfba:	4602      	mov	r2, r0
 800cfbc:	460b      	mov	r3, r1
 800cfbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cfc2:	f7f3 fd23 	bl	8000a0c <__aeabi_dcmpgt>
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	f47f ae06 	bne.w	800cbd8 <__ieee754_pow+0x398>
 800cfcc:	4aa2      	ldr	r2, [pc, #648]	; (800d258 <__ieee754_pow+0xa18>)
 800cfce:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800cfd2:	4293      	cmp	r3, r2
 800cfd4:	f340 8100 	ble.w	800d1d8 <__ieee754_pow+0x998>
 800cfd8:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cfdc:	151b      	asrs	r3, r3, #20
 800cfde:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cfe2:	fa4a fa03 	asr.w	sl, sl, r3
 800cfe6:	44b2      	add	sl, r6
 800cfe8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800cfec:	489b      	ldr	r0, [pc, #620]	; (800d25c <__ieee754_pow+0xa1c>)
 800cfee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800cff2:	4108      	asrs	r0, r1
 800cff4:	ea00 030a 	and.w	r3, r0, sl
 800cff8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800cffc:	f1c1 0114 	rsb	r1, r1, #20
 800d000:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d004:	fa4a fa01 	asr.w	sl, sl, r1
 800d008:	2e00      	cmp	r6, #0
 800d00a:	f04f 0200 	mov.w	r2, #0
 800d00e:	4620      	mov	r0, r4
 800d010:	4629      	mov	r1, r5
 800d012:	bfb8      	it	lt
 800d014:	f1ca 0a00 	rsblt	sl, sl, #0
 800d018:	f7f3 f8b0 	bl	800017c <__aeabi_dsub>
 800d01c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d020:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d024:	2400      	movs	r4, #0
 800d026:	4642      	mov	r2, r8
 800d028:	464b      	mov	r3, r9
 800d02a:	f7f3 f8a9 	bl	8000180 <__adddf3>
 800d02e:	a37a      	add	r3, pc, #488	; (adr r3, 800d218 <__ieee754_pow+0x9d8>)
 800d030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d034:	4620      	mov	r0, r4
 800d036:	460d      	mov	r5, r1
 800d038:	f7f3 fa58 	bl	80004ec <__aeabi_dmul>
 800d03c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d040:	4606      	mov	r6, r0
 800d042:	460f      	mov	r7, r1
 800d044:	4620      	mov	r0, r4
 800d046:	4629      	mov	r1, r5
 800d048:	f7f3 f898 	bl	800017c <__aeabi_dsub>
 800d04c:	4602      	mov	r2, r0
 800d04e:	460b      	mov	r3, r1
 800d050:	4640      	mov	r0, r8
 800d052:	4649      	mov	r1, r9
 800d054:	f7f3 f892 	bl	800017c <__aeabi_dsub>
 800d058:	a371      	add	r3, pc, #452	; (adr r3, 800d220 <__ieee754_pow+0x9e0>)
 800d05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05e:	f7f3 fa45 	bl	80004ec <__aeabi_dmul>
 800d062:	a371      	add	r3, pc, #452	; (adr r3, 800d228 <__ieee754_pow+0x9e8>)
 800d064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d068:	4680      	mov	r8, r0
 800d06a:	4689      	mov	r9, r1
 800d06c:	4620      	mov	r0, r4
 800d06e:	4629      	mov	r1, r5
 800d070:	f7f3 fa3c 	bl	80004ec <__aeabi_dmul>
 800d074:	4602      	mov	r2, r0
 800d076:	460b      	mov	r3, r1
 800d078:	4640      	mov	r0, r8
 800d07a:	4649      	mov	r1, r9
 800d07c:	f7f3 f880 	bl	8000180 <__adddf3>
 800d080:	4604      	mov	r4, r0
 800d082:	460d      	mov	r5, r1
 800d084:	4602      	mov	r2, r0
 800d086:	460b      	mov	r3, r1
 800d088:	4630      	mov	r0, r6
 800d08a:	4639      	mov	r1, r7
 800d08c:	f7f3 f878 	bl	8000180 <__adddf3>
 800d090:	4632      	mov	r2, r6
 800d092:	463b      	mov	r3, r7
 800d094:	4680      	mov	r8, r0
 800d096:	4689      	mov	r9, r1
 800d098:	f7f3 f870 	bl	800017c <__aeabi_dsub>
 800d09c:	4602      	mov	r2, r0
 800d09e:	460b      	mov	r3, r1
 800d0a0:	4620      	mov	r0, r4
 800d0a2:	4629      	mov	r1, r5
 800d0a4:	f7f3 f86a 	bl	800017c <__aeabi_dsub>
 800d0a8:	4642      	mov	r2, r8
 800d0aa:	4606      	mov	r6, r0
 800d0ac:	460f      	mov	r7, r1
 800d0ae:	464b      	mov	r3, r9
 800d0b0:	4640      	mov	r0, r8
 800d0b2:	4649      	mov	r1, r9
 800d0b4:	f7f3 fa1a 	bl	80004ec <__aeabi_dmul>
 800d0b8:	a35d      	add	r3, pc, #372	; (adr r3, 800d230 <__ieee754_pow+0x9f0>)
 800d0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0be:	4604      	mov	r4, r0
 800d0c0:	460d      	mov	r5, r1
 800d0c2:	f7f3 fa13 	bl	80004ec <__aeabi_dmul>
 800d0c6:	a35c      	add	r3, pc, #368	; (adr r3, 800d238 <__ieee754_pow+0x9f8>)
 800d0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0cc:	f7f3 f856 	bl	800017c <__aeabi_dsub>
 800d0d0:	4622      	mov	r2, r4
 800d0d2:	462b      	mov	r3, r5
 800d0d4:	f7f3 fa0a 	bl	80004ec <__aeabi_dmul>
 800d0d8:	a359      	add	r3, pc, #356	; (adr r3, 800d240 <__ieee754_pow+0xa00>)
 800d0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0de:	f7f3 f84f 	bl	8000180 <__adddf3>
 800d0e2:	4622      	mov	r2, r4
 800d0e4:	462b      	mov	r3, r5
 800d0e6:	f7f3 fa01 	bl	80004ec <__aeabi_dmul>
 800d0ea:	a357      	add	r3, pc, #348	; (adr r3, 800d248 <__ieee754_pow+0xa08>)
 800d0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f0:	f7f3 f844 	bl	800017c <__aeabi_dsub>
 800d0f4:	4622      	mov	r2, r4
 800d0f6:	462b      	mov	r3, r5
 800d0f8:	f7f3 f9f8 	bl	80004ec <__aeabi_dmul>
 800d0fc:	a354      	add	r3, pc, #336	; (adr r3, 800d250 <__ieee754_pow+0xa10>)
 800d0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d102:	f7f3 f83d 	bl	8000180 <__adddf3>
 800d106:	4622      	mov	r2, r4
 800d108:	462b      	mov	r3, r5
 800d10a:	f7f3 f9ef 	bl	80004ec <__aeabi_dmul>
 800d10e:	4602      	mov	r2, r0
 800d110:	460b      	mov	r3, r1
 800d112:	4640      	mov	r0, r8
 800d114:	4649      	mov	r1, r9
 800d116:	f7f3 f831 	bl	800017c <__aeabi_dsub>
 800d11a:	4604      	mov	r4, r0
 800d11c:	460d      	mov	r5, r1
 800d11e:	4602      	mov	r2, r0
 800d120:	460b      	mov	r3, r1
 800d122:	4640      	mov	r0, r8
 800d124:	4649      	mov	r1, r9
 800d126:	f7f3 f9e1 	bl	80004ec <__aeabi_dmul>
 800d12a:	2200      	movs	r2, #0
 800d12c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d130:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d134:	4620      	mov	r0, r4
 800d136:	4629      	mov	r1, r5
 800d138:	f7f3 f820 	bl	800017c <__aeabi_dsub>
 800d13c:	4602      	mov	r2, r0
 800d13e:	460b      	mov	r3, r1
 800d140:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d144:	f7f3 fafc 	bl	8000740 <__aeabi_ddiv>
 800d148:	4632      	mov	r2, r6
 800d14a:	4604      	mov	r4, r0
 800d14c:	460d      	mov	r5, r1
 800d14e:	463b      	mov	r3, r7
 800d150:	4640      	mov	r0, r8
 800d152:	4649      	mov	r1, r9
 800d154:	f7f3 f9ca 	bl	80004ec <__aeabi_dmul>
 800d158:	4632      	mov	r2, r6
 800d15a:	463b      	mov	r3, r7
 800d15c:	f7f3 f810 	bl	8000180 <__adddf3>
 800d160:	4602      	mov	r2, r0
 800d162:	460b      	mov	r3, r1
 800d164:	4620      	mov	r0, r4
 800d166:	4629      	mov	r1, r5
 800d168:	f7f3 f808 	bl	800017c <__aeabi_dsub>
 800d16c:	4642      	mov	r2, r8
 800d16e:	464b      	mov	r3, r9
 800d170:	f7f3 f804 	bl	800017c <__aeabi_dsub>
 800d174:	4602      	mov	r2, r0
 800d176:	460b      	mov	r3, r1
 800d178:	2000      	movs	r0, #0
 800d17a:	4939      	ldr	r1, [pc, #228]	; (800d260 <__ieee754_pow+0xa20>)
 800d17c:	f7f2 fffe 	bl	800017c <__aeabi_dsub>
 800d180:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800d184:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d188:	da29      	bge.n	800d1de <__ieee754_pow+0x99e>
 800d18a:	4652      	mov	r2, sl
 800d18c:	f000 f874 	bl	800d278 <scalbn>
 800d190:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d194:	f7ff bbfd 	b.w	800c992 <__ieee754_pow+0x152>
 800d198:	4b32      	ldr	r3, [pc, #200]	; (800d264 <__ieee754_pow+0xa24>)
 800d19a:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800d19e:	429f      	cmp	r7, r3
 800d1a0:	f77f af14 	ble.w	800cfcc <__ieee754_pow+0x78c>
 800d1a4:	4b30      	ldr	r3, [pc, #192]	; (800d268 <__ieee754_pow+0xa28>)
 800d1a6:	440b      	add	r3, r1
 800d1a8:	4303      	orrs	r3, r0
 800d1aa:	d009      	beq.n	800d1c0 <__ieee754_pow+0x980>
 800d1ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	f7f3 fc0c 	bl	80009d0 <__aeabi_dcmplt>
 800d1b8:	3800      	subs	r0, #0
 800d1ba:	bf18      	it	ne
 800d1bc:	2001      	movne	r0, #1
 800d1be:	e452      	b.n	800ca66 <__ieee754_pow+0x226>
 800d1c0:	4622      	mov	r2, r4
 800d1c2:	462b      	mov	r3, r5
 800d1c4:	f7f2 ffda 	bl	800017c <__aeabi_dsub>
 800d1c8:	4642      	mov	r2, r8
 800d1ca:	464b      	mov	r3, r9
 800d1cc:	f7f3 fc14 	bl	80009f8 <__aeabi_dcmpge>
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	f43f aefb 	beq.w	800cfcc <__ieee754_pow+0x78c>
 800d1d6:	e7e9      	b.n	800d1ac <__ieee754_pow+0x96c>
 800d1d8:	f04f 0a00 	mov.w	sl, #0
 800d1dc:	e720      	b.n	800d020 <__ieee754_pow+0x7e0>
 800d1de:	4621      	mov	r1, r4
 800d1e0:	e7d6      	b.n	800d190 <__ieee754_pow+0x950>
 800d1e2:	f04f 0b00 	mov.w	fp, #0
 800d1e6:	f8df c078 	ldr.w	ip, [pc, #120]	; 800d260 <__ieee754_pow+0xa20>
 800d1ea:	f7ff bbb9 	b.w	800c960 <__ieee754_pow+0x120>
 800d1ee:	f04f 0b00 	mov.w	fp, #0
 800d1f2:	f04f 0c00 	mov.w	ip, #0
 800d1f6:	f7ff bbb3 	b.w	800c960 <__ieee754_pow+0x120>
 800d1fa:	4640      	mov	r0, r8
 800d1fc:	4649      	mov	r1, r9
 800d1fe:	f7ff bb3c 	b.w	800c87a <__ieee754_pow+0x3a>
 800d202:	9200      	str	r2, [sp, #0]
 800d204:	f7ff bb88 	b.w	800c918 <__ieee754_pow+0xd8>
 800d208:	2300      	movs	r3, #0
 800d20a:	f7ff bb72 	b.w	800c8f2 <__ieee754_pow+0xb2>
 800d20e:	bf00      	nop
 800d210:	652b82fe 	.word	0x652b82fe
 800d214:	3c971547 	.word	0x3c971547
 800d218:	00000000 	.word	0x00000000
 800d21c:	3fe62e43 	.word	0x3fe62e43
 800d220:	fefa39ef 	.word	0xfefa39ef
 800d224:	3fe62e42 	.word	0x3fe62e42
 800d228:	0ca86c39 	.word	0x0ca86c39
 800d22c:	be205c61 	.word	0xbe205c61
 800d230:	72bea4d0 	.word	0x72bea4d0
 800d234:	3e663769 	.word	0x3e663769
 800d238:	c5d26bf1 	.word	0xc5d26bf1
 800d23c:	3ebbbd41 	.word	0x3ebbbd41
 800d240:	af25de2c 	.word	0xaf25de2c
 800d244:	3f11566a 	.word	0x3f11566a
 800d248:	16bebd93 	.word	0x16bebd93
 800d24c:	3f66c16c 	.word	0x3f66c16c
 800d250:	5555553e 	.word	0x5555553e
 800d254:	3fc55555 	.word	0x3fc55555
 800d258:	3fe00000 	.word	0x3fe00000
 800d25c:	fff00000 	.word	0xfff00000
 800d260:	3ff00000 	.word	0x3ff00000
 800d264:	4090cbff 	.word	0x4090cbff
 800d268:	3f6f3400 	.word	0x3f6f3400

0800d26c <fabs>:
 800d26c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d270:	4619      	mov	r1, r3
 800d272:	4770      	bx	lr
 800d274:	0000      	movs	r0, r0
	...

0800d278 <scalbn>:
 800d278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d27a:	4616      	mov	r6, r2
 800d27c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d280:	4604      	mov	r4, r0
 800d282:	460d      	mov	r5, r1
 800d284:	460b      	mov	r3, r1
 800d286:	b992      	cbnz	r2, 800d2ae <scalbn+0x36>
 800d288:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d28c:	4303      	orrs	r3, r0
 800d28e:	d03c      	beq.n	800d30a <scalbn+0x92>
 800d290:	4b31      	ldr	r3, [pc, #196]	; (800d358 <scalbn+0xe0>)
 800d292:	2200      	movs	r2, #0
 800d294:	f7f3 f92a 	bl	80004ec <__aeabi_dmul>
 800d298:	4b30      	ldr	r3, [pc, #192]	; (800d35c <scalbn+0xe4>)
 800d29a:	4604      	mov	r4, r0
 800d29c:	429e      	cmp	r6, r3
 800d29e:	460d      	mov	r5, r1
 800d2a0:	da0f      	bge.n	800d2c2 <scalbn+0x4a>
 800d2a2:	a329      	add	r3, pc, #164	; (adr r3, 800d348 <scalbn+0xd0>)
 800d2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a8:	f7f3 f920 	bl	80004ec <__aeabi_dmul>
 800d2ac:	e006      	b.n	800d2bc <scalbn+0x44>
 800d2ae:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800d2b2:	42ba      	cmp	r2, r7
 800d2b4:	d109      	bne.n	800d2ca <scalbn+0x52>
 800d2b6:	4602      	mov	r2, r0
 800d2b8:	f7f2 ff62 	bl	8000180 <__adddf3>
 800d2bc:	4604      	mov	r4, r0
 800d2be:	460d      	mov	r5, r1
 800d2c0:	e023      	b.n	800d30a <scalbn+0x92>
 800d2c2:	460b      	mov	r3, r1
 800d2c4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d2c8:	3a36      	subs	r2, #54	; 0x36
 800d2ca:	f24c 3150 	movw	r1, #50000	; 0xc350
 800d2ce:	428e      	cmp	r6, r1
 800d2d0:	dd0e      	ble.n	800d2f0 <scalbn+0x78>
 800d2d2:	a31f      	add	r3, pc, #124	; (adr r3, 800d350 <scalbn+0xd8>)
 800d2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d8:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800d2dc:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800d2e0:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800d2e4:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800d2e8:	481d      	ldr	r0, [pc, #116]	; (800d360 <scalbn+0xe8>)
 800d2ea:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800d2ee:	e7db      	b.n	800d2a8 <scalbn+0x30>
 800d2f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d2f4:	4432      	add	r2, r6
 800d2f6:	428a      	cmp	r2, r1
 800d2f8:	dceb      	bgt.n	800d2d2 <scalbn+0x5a>
 800d2fa:	2a00      	cmp	r2, #0
 800d2fc:	dd08      	ble.n	800d310 <scalbn+0x98>
 800d2fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d302:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d306:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d30a:	4620      	mov	r0, r4
 800d30c:	4629      	mov	r1, r5
 800d30e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d310:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d314:	da0c      	bge.n	800d330 <scalbn+0xb8>
 800d316:	a30c      	add	r3, pc, #48	; (adr r3, 800d348 <scalbn+0xd0>)
 800d318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d31c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800d320:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800d324:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800d328:	480e      	ldr	r0, [pc, #56]	; (800d364 <scalbn+0xec>)
 800d32a:	f041 011f 	orr.w	r1, r1, #31
 800d32e:	e7bb      	b.n	800d2a8 <scalbn+0x30>
 800d330:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d334:	3236      	adds	r2, #54	; 0x36
 800d336:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d33a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d33e:	4620      	mov	r0, r4
 800d340:	4629      	mov	r1, r5
 800d342:	2200      	movs	r2, #0
 800d344:	4b08      	ldr	r3, [pc, #32]	; (800d368 <scalbn+0xf0>)
 800d346:	e7af      	b.n	800d2a8 <scalbn+0x30>
 800d348:	c2f8f359 	.word	0xc2f8f359
 800d34c:	01a56e1f 	.word	0x01a56e1f
 800d350:	8800759c 	.word	0x8800759c
 800d354:	7e37e43c 	.word	0x7e37e43c
 800d358:	43500000 	.word	0x43500000
 800d35c:	ffff3cb0 	.word	0xffff3cb0
 800d360:	8800759c 	.word	0x8800759c
 800d364:	c2f8f359 	.word	0xc2f8f359
 800d368:	3c900000 	.word	0x3c900000

0800d36c <with_errno>:
 800d36c:	b570      	push	{r4, r5, r6, lr}
 800d36e:	4604      	mov	r4, r0
 800d370:	460d      	mov	r5, r1
 800d372:	4616      	mov	r6, r2
 800d374:	f7fb fc3c 	bl	8008bf0 <__errno>
 800d378:	4629      	mov	r1, r5
 800d37a:	6006      	str	r6, [r0, #0]
 800d37c:	4620      	mov	r0, r4
 800d37e:	bd70      	pop	{r4, r5, r6, pc}

0800d380 <xflow>:
 800d380:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d382:	4615      	mov	r5, r2
 800d384:	461c      	mov	r4, r3
 800d386:	b180      	cbz	r0, 800d3aa <xflow+0x2a>
 800d388:	4610      	mov	r0, r2
 800d38a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d38e:	e9cd 0100 	strd	r0, r1, [sp]
 800d392:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d396:	4628      	mov	r0, r5
 800d398:	4621      	mov	r1, r4
 800d39a:	f7f3 f8a7 	bl	80004ec <__aeabi_dmul>
 800d39e:	2222      	movs	r2, #34	; 0x22
 800d3a0:	b003      	add	sp, #12
 800d3a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d3a6:	f7ff bfe1 	b.w	800d36c <with_errno>
 800d3aa:	4610      	mov	r0, r2
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	e7ee      	b.n	800d38e <xflow+0xe>

0800d3b0 <__math_uflow>:
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d3b6:	f7ff bfe3 	b.w	800d380 <xflow>

0800d3ba <__math_oflow>:
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d3c0:	f7ff bfde 	b.w	800d380 <xflow>

0800d3c4 <__ieee754_sqrt>:
 800d3c4:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 800d568 <__ieee754_sqrt+0x1a4>
 800d3c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3cc:	ea3c 0c01 	bics.w	ip, ip, r1
 800d3d0:	460b      	mov	r3, r1
 800d3d2:	4606      	mov	r6, r0
 800d3d4:	460d      	mov	r5, r1
 800d3d6:	460a      	mov	r2, r1
 800d3d8:	4604      	mov	r4, r0
 800d3da:	d10e      	bne.n	800d3fa <__ieee754_sqrt+0x36>
 800d3dc:	4602      	mov	r2, r0
 800d3de:	f7f3 f885 	bl	80004ec <__aeabi_dmul>
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	4630      	mov	r0, r6
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	f7f2 fec9 	bl	8000180 <__adddf3>
 800d3ee:	4606      	mov	r6, r0
 800d3f0:	460d      	mov	r5, r1
 800d3f2:	4630      	mov	r0, r6
 800d3f4:	4629      	mov	r1, r5
 800d3f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3fa:	2900      	cmp	r1, #0
 800d3fc:	dc0d      	bgt.n	800d41a <__ieee754_sqrt+0x56>
 800d3fe:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800d402:	ea5c 0c00 	orrs.w	ip, ip, r0
 800d406:	d0f4      	beq.n	800d3f2 <__ieee754_sqrt+0x2e>
 800d408:	b139      	cbz	r1, 800d41a <__ieee754_sqrt+0x56>
 800d40a:	4602      	mov	r2, r0
 800d40c:	f7f2 feb6 	bl	800017c <__aeabi_dsub>
 800d410:	4602      	mov	r2, r0
 800d412:	460b      	mov	r3, r1
 800d414:	f7f3 f994 	bl	8000740 <__aeabi_ddiv>
 800d418:	e7e9      	b.n	800d3ee <__ieee754_sqrt+0x2a>
 800d41a:	1512      	asrs	r2, r2, #20
 800d41c:	f000 8089 	beq.w	800d532 <__ieee754_sqrt+0x16e>
 800d420:	2500      	movs	r5, #0
 800d422:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d426:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800d42a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d42e:	07d2      	lsls	r2, r2, #31
 800d430:	bf5c      	itt	pl
 800d432:	005b      	lslpl	r3, r3, #1
 800d434:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800d438:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d43c:	bf58      	it	pl
 800d43e:	0064      	lslpl	r4, r4, #1
 800d440:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800d444:	0062      	lsls	r2, r4, #1
 800d446:	2016      	movs	r0, #22
 800d448:	4629      	mov	r1, r5
 800d44a:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 800d44e:	1076      	asrs	r6, r6, #1
 800d450:	190f      	adds	r7, r1, r4
 800d452:	429f      	cmp	r7, r3
 800d454:	bfde      	ittt	le
 800d456:	1bdb      	suble	r3, r3, r7
 800d458:	1939      	addle	r1, r7, r4
 800d45a:	192d      	addle	r5, r5, r4
 800d45c:	005b      	lsls	r3, r3, #1
 800d45e:	3801      	subs	r0, #1
 800d460:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d464:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800d468:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800d46c:	d1f0      	bne.n	800d450 <__ieee754_sqrt+0x8c>
 800d46e:	4604      	mov	r4, r0
 800d470:	2720      	movs	r7, #32
 800d472:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800d476:	428b      	cmp	r3, r1
 800d478:	eb0c 0e00 	add.w	lr, ip, r0
 800d47c:	dc02      	bgt.n	800d484 <__ieee754_sqrt+0xc0>
 800d47e:	d113      	bne.n	800d4a8 <__ieee754_sqrt+0xe4>
 800d480:	4596      	cmp	lr, r2
 800d482:	d811      	bhi.n	800d4a8 <__ieee754_sqrt+0xe4>
 800d484:	f1be 0f00 	cmp.w	lr, #0
 800d488:	eb0e 000c 	add.w	r0, lr, ip
 800d48c:	da56      	bge.n	800d53c <__ieee754_sqrt+0x178>
 800d48e:	2800      	cmp	r0, #0
 800d490:	db54      	blt.n	800d53c <__ieee754_sqrt+0x178>
 800d492:	f101 0801 	add.w	r8, r1, #1
 800d496:	1a5b      	subs	r3, r3, r1
 800d498:	4641      	mov	r1, r8
 800d49a:	4596      	cmp	lr, r2
 800d49c:	bf88      	it	hi
 800d49e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800d4a2:	eba2 020e 	sub.w	r2, r2, lr
 800d4a6:	4464      	add	r4, ip
 800d4a8:	005b      	lsls	r3, r3, #1
 800d4aa:	3f01      	subs	r7, #1
 800d4ac:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d4b0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800d4b4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800d4b8:	d1dd      	bne.n	800d476 <__ieee754_sqrt+0xb2>
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	d01b      	beq.n	800d4f6 <__ieee754_sqrt+0x132>
 800d4be:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800d56c <__ieee754_sqrt+0x1a8>
 800d4c2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800d570 <__ieee754_sqrt+0x1ac>
 800d4c6:	e9da 0100 	ldrd	r0, r1, [sl]
 800d4ca:	e9db 2300 	ldrd	r2, r3, [fp]
 800d4ce:	f7f2 fe55 	bl	800017c <__aeabi_dsub>
 800d4d2:	e9da 8900 	ldrd	r8, r9, [sl]
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	460b      	mov	r3, r1
 800d4da:	4640      	mov	r0, r8
 800d4dc:	4649      	mov	r1, r9
 800d4de:	f7f3 fa81 	bl	80009e4 <__aeabi_dcmple>
 800d4e2:	b140      	cbz	r0, 800d4f6 <__ieee754_sqrt+0x132>
 800d4e4:	e9da 0100 	ldrd	r0, r1, [sl]
 800d4e8:	e9db 2300 	ldrd	r2, r3, [fp]
 800d4ec:	f1b4 3fff 	cmp.w	r4, #4294967295
 800d4f0:	d126      	bne.n	800d540 <__ieee754_sqrt+0x17c>
 800d4f2:	463c      	mov	r4, r7
 800d4f4:	3501      	adds	r5, #1
 800d4f6:	106b      	asrs	r3, r5, #1
 800d4f8:	0864      	lsrs	r4, r4, #1
 800d4fa:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d4fe:	07ea      	lsls	r2, r5, #31
 800d500:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d504:	bf48      	it	mi
 800d506:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800d50a:	4620      	mov	r0, r4
 800d50c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800d510:	e76d      	b.n	800d3ee <__ieee754_sqrt+0x2a>
 800d512:	0ae3      	lsrs	r3, r4, #11
 800d514:	3915      	subs	r1, #21
 800d516:	0564      	lsls	r4, r4, #21
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d0fa      	beq.n	800d512 <__ieee754_sqrt+0x14e>
 800d51c:	02d8      	lsls	r0, r3, #11
 800d51e:	d50a      	bpl.n	800d536 <__ieee754_sqrt+0x172>
 800d520:	f1c2 0020 	rsb	r0, r2, #32
 800d524:	fa24 f000 	lsr.w	r0, r4, r0
 800d528:	1e55      	subs	r5, r2, #1
 800d52a:	4094      	lsls	r4, r2
 800d52c:	4303      	orrs	r3, r0
 800d52e:	1b4a      	subs	r2, r1, r5
 800d530:	e776      	b.n	800d420 <__ieee754_sqrt+0x5c>
 800d532:	4611      	mov	r1, r2
 800d534:	e7f0      	b.n	800d518 <__ieee754_sqrt+0x154>
 800d536:	005b      	lsls	r3, r3, #1
 800d538:	3201      	adds	r2, #1
 800d53a:	e7ef      	b.n	800d51c <__ieee754_sqrt+0x158>
 800d53c:	4688      	mov	r8, r1
 800d53e:	e7aa      	b.n	800d496 <__ieee754_sqrt+0xd2>
 800d540:	f7f2 fe1e 	bl	8000180 <__adddf3>
 800d544:	e9da 8900 	ldrd	r8, r9, [sl]
 800d548:	4602      	mov	r2, r0
 800d54a:	460b      	mov	r3, r1
 800d54c:	4640      	mov	r0, r8
 800d54e:	4649      	mov	r1, r9
 800d550:	f7f3 fa3e 	bl	80009d0 <__aeabi_dcmplt>
 800d554:	b120      	cbz	r0, 800d560 <__ieee754_sqrt+0x19c>
 800d556:	1ca1      	adds	r1, r4, #2
 800d558:	bf08      	it	eq
 800d55a:	3501      	addeq	r5, #1
 800d55c:	3402      	adds	r4, #2
 800d55e:	e7ca      	b.n	800d4f6 <__ieee754_sqrt+0x132>
 800d560:	3401      	adds	r4, #1
 800d562:	f024 0401 	bic.w	r4, r4, #1
 800d566:	e7c6      	b.n	800d4f6 <__ieee754_sqrt+0x132>
 800d568:	7ff00000 	.word	0x7ff00000
 800d56c:	200001e0 	.word	0x200001e0
 800d570:	200001e8 	.word	0x200001e8

0800d574 <_init>:
 800d574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d576:	bf00      	nop
 800d578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d57a:	bc08      	pop	{r3}
 800d57c:	469e      	mov	lr, r3
 800d57e:	4770      	bx	lr

0800d580 <_fini>:
 800d580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d582:	bf00      	nop
 800d584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d586:	bc08      	pop	{r3}
 800d588:	469e      	mov	lr, r3
 800d58a:	4770      	bx	lr
