LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.numeric_std.all;

ENTITY decode IS 
PORT(   readReg1 : IN std_logic_vector (2 DOWNTO 0);
	readReg2 : IN std_logic_vector (2 DOWNTO 0);
	writeData1 : IN std_logic_vector (31 DOWNTO 0); 
	writeData2 : IN std_logic_vector (31 DOWNTO 0);
	writeReg1 : IN std_logic_vector (2 DOWNTO 0);
	writeReg2 : IN std_logic_vector (2 DOWNTO 0);
	writeBack : IN std_logic;
	ReadData1 : OUT std_logic_vector (31 DOWNTO 0);
	ReadData2 : OUT std_logic_vector (31 DOWNTO 0)
    );
END decode;

ARCHITECTURE archDecode OF decode IS
type reg is array (0 to 7) of std_logic_vector(31 downto 0);
signal regFile : reg;
BEGIN
regFile(0) <= (others => '0');
--regFile(to_integer(unsigned((1))))<='0';
ReadData1<=regFile(to_integer(unsigned((readReg1))));

END archDecode;

