// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: FilterTapSystolic
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FilterTapSystolic
// Hierarchy Level: 5
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module FilterTapSystolic
          (clk,
           enb,
           dinReg_P,
           coeff,
           sumIn,
           syncReset,
           sumOut);


  input   clk;
  input   enb;
  input   signed [16:0] dinReg_P;  // sfix17_En12
  input   signed [16:0] coeff;  // sfix17_En14
  input   signed [37:0] sumIn;  // sfix38_En26
  input   syncReset;
  output  signed [37:0] sumOut;  // sfix38_En26


  reg signed [16:0] fTap_din_reg1;  // sfix17
  reg signed [16:0] fTap_coef_reg1;  // sfix17
  reg signed [16:0] fTap_din_reg2;  // sfix17
  reg signed [16:0] fTap_coef_reg2;  // sfix17
  reg signed [33:0] fTap_mult_reg;  // sfix34
  reg signed [37:0] fTap_addout_reg;  // sfix38
  wire signed [37:0] fTap_addout_reg_next;  // sfix38_En26
  wire signed [37:0] fTap_add_cast;  // sfix38_En26

  initial begin
    fTap_din_reg1 = 17'sb00000000000000000;
    fTap_coef_reg1 = 17'sb00000000000000000;
    fTap_din_reg2 = 17'sb00000000000000000;
    fTap_coef_reg2 = 17'sb00000000000000000;
    fTap_mult_reg = 34'sh000000000;
    fTap_addout_reg = 38'sh0000000000;
  end

  // FilterTapSystolicS
  always @(posedge clk)
    begin : fTap_process
      if (enb) begin
        if (syncReset == 1'b1) begin
          fTap_din_reg1 <= 17'sb00000000000000000;
          fTap_coef_reg1 <= 17'sb00000000000000000;
          fTap_din_reg2 <= 17'sb00000000000000000;
          fTap_coef_reg2 <= 17'sb00000000000000000;
          fTap_mult_reg <= 34'sh000000000;
          fTap_addout_reg <= 38'sh0000000000;
        end
        else begin
          fTap_addout_reg <= fTap_addout_reg_next;
          fTap_mult_reg <= fTap_din_reg2 * fTap_coef_reg2;
          fTap_din_reg2 <= fTap_din_reg1;
          fTap_coef_reg2 <= fTap_coef_reg1;
          fTap_din_reg1 <= dinReg_P;
          fTap_coef_reg1 <= coeff;
        end
      end
    end

  assign sumOut = fTap_addout_reg;
  assign fTap_add_cast = {{4{fTap_mult_reg[33]}}, fTap_mult_reg};
  assign fTap_addout_reg_next = fTap_add_cast + sumIn;

endmodule  // FilterTapSystolic

