#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 28 16:45:30 2022
# Process ID: 19824
# Current directory: C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1
# Command line: vivado.exe -log pipelinedPS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipelinedPS.tcl
# Log file: C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1/pipelinedPS.vds
# Journal file: C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1\vivado.jou
# Running On: DESKTOP-N6LOO8D, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 8370 MB
#-----------------------------------------------------------
source pipelinedPS.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.srcs/utils_1/imports/synth_1/pipelinedPS.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.srcs/utils_1/imports/synth_1/pipelinedPS.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pipelinedPS -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22220
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CTR' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:119]
INFO: [Synth 8-9937] previous definition of design element 'CTR' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:119]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelinedPS' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazardUnit' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v:1]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hazardUnit' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IF' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v:1]
WARNING: [Synth 8-7071] port 'processor_status_r_o' of module 'IF' is unconnected for instance 'u_IF' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:145]
WARNING: [Synth 8-7023] instance 'u_IF' of module 'IF' has 16 connections declared, but only 15 given [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:145]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CTR' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CTR' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v:2]
WARNING: [Synth 8-7071] port 'rdD' of module 'ID' is unconnected for instance 'u_ID' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:180]
WARNING: [Synth 8-7023] instance 'u_ID' of module 'ID' has 29 connections declared, but only 28 given [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:180]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v:1]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:118]
INFO: [Synth 8-6155] done synthesizing module 'EX' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WB' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelinedPS' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:1]
WARNING: [Synth 8-7129] Port clk in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[7] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[6] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[5] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[4] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[3] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[2] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[1] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCM_i[0] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[3] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[2] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[1] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[0] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port FloatingE_i in module EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port RegWriteD in module hazardUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-327] inferring latch for variable 'alu_w_reg' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 21    
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design pipelinedPS has port im_rd driven by constant 1
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[15]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[14]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[13]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[12]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[11]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[10]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[9]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[8]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[7]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[6]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[5]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[4]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[3]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[2]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[1]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[0]) is unused and will be removed from module pipelinedPS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     9|
|4     |LUT3   |    58|
|5     |LUT4   |    27|
|6     |LUT5   |    76|
|7     |LUT6   |   193|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDCE   |   256|
|11    |FDRE   |   131|
|12    |FDSE   |    22|
|13    |IBUF   |    35|
|14    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   948|
|2     |  u_EX         |EX         |   158|
|3     |  u_ID         |ID         |    73|
|4     |  u_IF         |IF         |    23|
|5     |  u_MEM        |MEM        |   100|
|6     |  u_hazardUnit |hazardUnit |     8|
|7     |  u_reg_file   |reg_file   |   512|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.828 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1283.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 754b4195
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1283.828 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1/pipelinedPS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipelinedPS_utilization_synth.rpt -pb pipelinedPS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 16:46:05 2022...
