// Seed: 2890852196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri1 id_13,
    inout wor id_14,
    input supply0 id_15,
    input supply0 id_16
);
  wire [1 : ""] id_18 = -1;
  assign id_4 = !id_0;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  initial begin : LABEL_0
    $clog2(7);
    ;
  end
endmodule
