module always1(a,b,o);
  input a,b;
  output o;
  and a1(o,a,b);
endmodule

module always1_tb;
  reg a,b;
  wire o;
  initial
  begin
    a=0;b=0;
    #50 a=0;b=1;
    #50 a=1;b=0;
    #50 a=1;b=1;
  end
endmodule
