{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1700726807524 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmos_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"cmos_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700726807564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700726807605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700726807605 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1457 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1700726807649 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1458 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1700726807649 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1459 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1700726807649 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1457 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1700726807649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700726807872 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700726808076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700726808076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700726808076 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700726808076 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726808081 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726808081 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726808081 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726808082 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700726808084 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700726808088 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdram_clk pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"sdram_clk\" (external output clock of PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 120 0 0 } } { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1457 9662 10382 0} { 0 { 0 ""} 0 186 9662 10382 0}  }  } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 27 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_clk } "NODE_NAME" } } { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_clk } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1700726808482 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1700726809085 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1700726809085 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1700726809085 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1700726809085 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1700726809085 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmos_lcd.sdc " "Synopsys Design Constraints File file not found: 'cmos_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700726809099 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700726809100 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700726809101 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700726809121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700726809122 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700726809124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1457 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1457 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1457 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 2 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 10081 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|Selector0  " "Automatically promoted node lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_pclk~output " "Destination node lcd_pclk~output" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 45 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_pclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 10047 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } { { "../rtl/lcd/clk_div.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/clk_div.v" 35 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 804 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:i2c_dri_inst\|dri_clk  " "Automatically promoted node i2c_dri:i2c_dri_inst\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:i2c_dri_inst\|dri_clk~0 " "Destination node i2c_dri:i2c_dri_inst\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 24 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:i2c_dri_inst|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 7327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726809296 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 24 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:i2c_dri_inst|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1347 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 61 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 3815 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726809297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726809297 ""}  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 3 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 10082 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726809297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_top:lcd_rgb_top_inst\|comb~0 " "Destination node lcd_rgb_top:lcd_rgb_top_inst\|comb~0" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb_top:lcd_rgb_top_inst|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 3936 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726809297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_ctrl.v" 17 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 7478 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726809297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726809297 ""}  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 61 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 3815 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726809297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700726809929 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700726809939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700726809939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700726809939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700726809947 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700726809950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700726809950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700726809950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700726810630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1700726810638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700726810638 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v" 115 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 120 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1700726810681 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726810877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700726811670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726812385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700726812415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700726816584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726816584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700726817348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1700726819439 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700726819439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726823224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1700726823225 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700726823225 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.39 " "Total time spent on timing analysis during the Fitter is 1.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1700726823333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700726823408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700726823847 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700726823891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700726824526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726825392 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV E " "51 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVCMOS N5 " "Pin rx uses I/O standard 3.3-V LVCMOS at N5" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { rx } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 9 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_sda 3.3-V LVCMOS L10 " "Pin cam_sda uses I/O standard 3.3-V LVCMOS at L10" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_sda } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_sda" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 24 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVCMOS P14 " "Pin sdram_data\[0\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVCMOS M12 " "Pin sdram_data\[1\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVCMOS N14 " "Pin sdram_data\[2\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVCMOS L12 " "Pin sdram_data\[3\] uses I/O standard 3.3-V LVCMOS at L12" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVCMOS L13 " "Pin sdram_data\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVCMOS L14 " "Pin sdram_data\[5\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVCMOS L11 " "Pin sdram_data\[6\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVCMOS K12 " "Pin sdram_data\[7\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVCMOS G16 " "Pin sdram_data\[8\] uses I/O standard 3.3-V LVCMOS at G16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVCMOS J11 " "Pin sdram_data\[9\] uses I/O standard 3.3-V LVCMOS at J11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVCMOS J16 " "Pin sdram_data\[10\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVCMOS J15 " "Pin sdram_data\[11\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVCMOS K16 " "Pin sdram_data\[12\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVCMOS K15 " "Pin sdram_data\[13\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVCMOS L16 " "Pin sdram_data\[14\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVCMOS L15 " "Pin sdram_data\[15\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[0\] 3.3-V LVCMOS T6 " "Pin lcd_rgb\[0\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[1\] 3.3-V LVCMOS R5 " "Pin lcd_rgb\[1\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[2\] 3.3-V LVCMOS T5 " "Pin lcd_rgb\[2\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[3\] 3.3-V LVCMOS R4 " "Pin lcd_rgb\[3\] uses I/O standard 3.3-V LVCMOS at R4" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[4\] 3.3-V LVCMOS T4 " "Pin lcd_rgb\[4\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[4] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[4\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[5\] 3.3-V LVCMOS T9 " "Pin lcd_rgb\[5\] uses I/O standard 3.3-V LVCMOS at T9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[5] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[5\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[6\] 3.3-V LVCMOS R8 " "Pin lcd_rgb\[6\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[6] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[6\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[7\] 3.3-V LVCMOS T8 " "Pin lcd_rgb\[7\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[7] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[7\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[8\] 3.3-V LVCMOS R7 " "Pin lcd_rgb\[8\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[8] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[8\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[9\] 3.3-V LVCMOS T7 " "Pin lcd_rgb\[9\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[9] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[9\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[10\] 3.3-V LVCMOS R6 " "Pin lcd_rgb\[10\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[10] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[10\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[11\] 3.3-V LVCMOS R11 " "Pin lcd_rgb\[11\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[11] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[11\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[12\] 3.3-V LVCMOS T11 " "Pin lcd_rgb\[12\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[12] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[12\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[13\] 3.3-V LVCMOS R10 " "Pin lcd_rgb\[13\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[13] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[13\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[14\] 3.3-V LVCMOS T10 " "Pin lcd_rgb\[14\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[14] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[14\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[15\] 3.3-V LVCMOS R9 " "Pin lcd_rgb\[15\] uses I/O standard 3.3-V LVCMOS at R9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[15] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[15\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS M2 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at M2" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 2 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS M1 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 3 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_pclk 3.3-V LVCMOS R13 " "Pin cam_pclk uses I/O standard 3.3-V LVCMOS at R13" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_pclk } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_pclk" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 17 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[0\] 3.3-V LVCMOS M16 " "Pin key_i\[0\] uses I/O standard 3.3-V LVCMOS at M16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[1\] 3.3-V LVCMOS M15 " "Pin key_i\[1\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[2\] 3.3-V LVCMOS E15 " "Pin key_i\[2\] uses I/O standard 3.3-V LVCMOS at E15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[3\] 3.3-V LVCMOS E16 " "Pin key_i\[3\] uses I/O standard 3.3-V LVCMOS at E16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[0\] 3.3-V LVCMOS K9 " "Pin cam_data\[0\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_href 3.3-V LVCMOS M9 " "Pin cam_href uses I/O standard 3.3-V LVCMOS at M9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_href } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_href" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 19 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[1\] 3.3-V LVCMOS P8 " "Pin cam_data\[1\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[2\] 3.3-V LVCMOS N8 " "Pin cam_data\[2\] uses I/O standard 3.3-V LVCMOS at N8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[3\] 3.3-V LVCMOS M8 " "Pin cam_data\[3\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[4\] 3.3-V LVCMOS P6 " "Pin cam_data\[4\] uses I/O standard 3.3-V LVCMOS at P6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[4] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[4\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[5\] 3.3-V LVCMOS N6 " "Pin cam_data\[5\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[5] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[5\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[6\] 3.3-V LVCMOS R14 " "Pin cam_data\[6\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[6] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[6\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[7\] 3.3-V LVCMOS T14 " "Pin cam_data\[7\] uses I/O standard 3.3-V LVCMOS at T14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[7] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[7\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_vsync 3.3-V LVCMOS P9 " "Pin cam_vsync uses I/O standard 3.3-V LVCMOS at P9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_vsync } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_vsync" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 18 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726826055 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700726826055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.fit.smsg " "Generated suppressed messages file D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700726826316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5832 " "Peak virtual memory: 5832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700726827241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 16:07:07 2023 " "Processing ended: Thu Nov 23 16:07:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700726827241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700726827241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700726827241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700726827241 ""}
