SET_PARAMETER port_b_write_rate 50
SET_PARAMETER register_portb_output_of_memory_primitives false
SET_PARAMETER write_depth_a 16
SET_PARAMETER interface_type Native
SET_PARAMETER operating_mode_a WRITE_FIRST
SET_PARAMETER additional_inputs_for_power_estimation false
SET_PARAMETER operating_mode_b WRITE_FIRST
SET_PARAMETER softecc false
SET_PARAMETER register_porta_input_of_softecc false
SET_PARAMETER write_width_a 16
SET_PARAMETER write_width_b 16
SET_PARAMETER ecc false
SET_PARAMETER use_regcea_pin false
SET_PARAMETER primitive 8kx2
SET_PARAMETER memory_type Single_Port_RAM
SET_PARAMETER use_rsta_pin false
SET_PARAMETER axi_slave_type Memory_Slave
SET_PARAMETER byte_size 9
SET_PARAMETER disable_out_of_range_warnings false
SET_PARAMETER pipeline_stages 0
SET_PARAMETER use_regceb_pin false
SET_PARAMETER remaining_memory_locations 0
SET_PARAMETER reset_memory_latch_a false
SET_PARAMETER reset_memory_latch_b false
SET_PARAMETER use_byte_write_enable false
SET_PARAMETER enable_a Always_Enabled
SET_PARAMETER enable_b Always_Enabled
SET_PARAMETER port_a_enable_rate 100
SET_PARAMETER use_axi_id false
SET_PARAMETER use_rstb_pin false
SET_PARAMETER register_porta_output_of_memory_core false
SET_PARAMETER component_name blk_mem_gen_v7_3
SET_PARAMETER assume_synchronous_clk false
SET_PARAMETER disable_collision_warnings false
SET_PARAMETER port_a_write_rate 50
SET_PARAMETER axi_id_width 4
SET_PARAMETER algorithm Minimum_Area
SET_PARAMETER fill_remaining_memory_locations false
SET_PARAMETER ecctype No_ECC
SET_PARAMETER use_bram_block Stand_Alone
SET_PARAMETER port_b_clock 100
SET_PARAMETER use_error_injection_pins false
SET_PARAMETER port_a_clock 100
SET_PARAMETER read_width_a 16
SET_PARAMETER read_width_b 16
SET_PARAMETER mem_file no_Mem_file_loaded
SET_PARAMETER reset_type SYNC
SET_PARAMETER register_porta_output_of_memory_primitives false
SET_PARAMETER register_portb_output_of_softecc false
SET_PARAMETER port_b_enable_rate 100
SET_PARAMETER output_reset_value_a 0
SET_PARAMETER enable_32bit_address false
SET_PARAMETER output_reset_value_b 0
SET_PARAMETER register_portb_output_of_memory_core false
SET_PARAMETER load_init_file false
SET_PARAMETER coe_file no_coe_file_loaded
SET_PARAMETER error_injection_type Single_Bit_Error_Injection
SET_PARAMETER axi_type AXI4_Full
SET_PARAMETER collision_warnings ALL
SET_PARAMETER reset_priority_a CE
SET_PARAMETER reset_priority_b CE
SET_SIM_PARAMETER c_disable_warn_bhv_range 0
SET_SIM_PARAMETER c_axi_slave_type 0
SET_SIM_PARAMETER c_use_softecc 0
SET_SIM_PARAMETER c_use_default_data 0
SET_SIM_PARAMETER c_has_axi_id 0
SET_SIM_PARAMETER c_has_softecc_output_regs_b 0
SET_SIM_PARAMETER c_load_init_file 0
SET_SIM_PARAMETER c_has_softecc_input_regs_a 0
SET_SIM_PARAMETER c_read_depth_a 16
SET_SIM_PARAMETER c_read_depth_b 16
SET_SIM_PARAMETER c_write_mode_a WRITE_FIRST
SET_SIM_PARAMETER c_write_mode_b WRITE_FIRST
SET_SIM_PARAMETER c_has_injecterr 0
SET_SIM_PARAMETER c_write_depth_a 16
SET_SIM_PARAMETER c_write_depth_b 16
SET_SIM_PARAMETER c_inita_val 0
SET_SIM_PARAMETER c_rst_type SYNC
SET_SIM_PARAMETER c_read_width_a 16
SET_SIM_PARAMETER c_byte_size 9
SET_SIM_PARAMETER c_read_width_b 16
SET_SIM_PARAMETER c_init_file_name no_coe_file_loaded
SET_SIM_PARAMETER c_write_width_a 16
SET_SIM_PARAMETER c_has_ena 0
SET_SIM_PARAMETER c_write_width_b 16
SET_SIM_PARAMETER c_has_enb 0
SET_SIM_PARAMETER c_mux_pipeline_stages 0
SET_SIM_PARAMETER c_addrb_width 4
SET_SIM_PARAMETER c_addra_width 4
SET_SIM_PARAMETER component_name blk_mem_gen_v7_3
SET_SIM_PARAMETER c_axi_type 1
SET_SIM_PARAMETER c_rstram_a 0
SET_SIM_PARAMETER c_rstram_b 0
SET_SIM_PARAMETER c_initb_val 0
SET_SIM_PARAMETER c_has_mux_output_regs_a 0
SET_SIM_PARAMETER c_has_mux_output_regs_b 0
SET_SIM_PARAMETER c_sim_collision_check ALL
SET_SIM_PARAMETER c_disable_warn_bhv_coll 0
SET_SIM_PARAMETER c_algorithm 1
SET_SIM_PARAMETER c_common_clk 0
SET_SIM_PARAMETER c_mem_type 0
SET_SIM_PARAMETER c_use_byte_wea 0
SET_SIM_PARAMETER c_use_byte_web 0
SET_SIM_PARAMETER c_default_data 0
SET_SIM_PARAMETER c_use_ecc 0
SET_SIM_PARAMETER c_enable_32bit_address 0
SET_SIM_PARAMETER c_interface_type 0
SET_SIM_PARAMETER c_axi_id_width 4
SET_SIM_PARAMETER c_prim_type 1
SET_SIM_PARAMETER c_web_width 1
SET_SIM_PARAMETER c_wea_width 1
SET_SIM_PARAMETER c_rst_priority_a CE
SET_SIM_PARAMETER c_rst_priority_b CE
SET_SIM_PARAMETER c_has_regcea 0
SET_SIM_PARAMETER c_has_regceb 0
SET_SIM_PARAMETER c_has_mem_output_regs_a 0
SET_SIM_PARAMETER c_has_mem_output_regs_b 0
SET_SIM_PARAMETER c_has_rsta 0
SET_SIM_PARAMETER c_has_rstb 0
SET_ERROR_CODE 0
SET_ERROR_MSG  
SET_ERROR_TEXT Finished initializing IP model.	
