const mmio = @import("microzig").mmio;

pub const Type = extern struct {
    // 0x0
    soc_info0: mmio.Mmio(packed struct(u32) {
        reserved0: u27,
        chip_rdy: u1,
        id: u4,
    }),

    padding4: [19]u32,
    // 0x50
    core_cfg16: mmio.Mmio(packed struct(u32) {
        np_int_sta0: u32,
    }),

    // 0x54
    core_cfg17: mmio.Mmio(packed struct(u32) {
        np_int_sta1: u32,
    }),

    // 0x58
    core_cfg18: mmio.Mmio(packed struct(u32) {
        np_int_mask0: u32,
    }),

    // 0x5c
    core_cfg19: mmio.Mmio(packed struct(u32) {
        np_int_mask1: u32,
    }),

    // 0x60
    core_cfg20: mmio.Mmio(packed struct(u32) {
        np_int_clr0: u32,
    }),

    // 0x64
    core_cfg21: mmio.Mmio(packed struct(u32) {
        np_int_clr1: u32,
    }),

    // 0x68
    core_cfg22: mmio.Mmio(packed struct(u32) {
        reg_e902_int_en0: u32,
    }),

    // 0x6c
    core_cfg23: mmio.Mmio(packed struct(u32) {
        reg_e902_int_en1: u32,
    }),

    // 0x70
    core_cfg24: mmio.Mmio(packed struct(u32) {
        sts_e902_int_bus_0: u32,
    }),

    // 0x74
    core_cfg25: mmio.Mmio(packed struct(u32) {
        sts_e902_int_bus_1: u32,
    }),

    padding120: [6]u32,
    // 0x90
    sys_cfg0: mmio.Mmio(packed struct(u32) {
        reg_pll_en: u1,
        reg_fclk_en: u1,
        reg_hclk_en: u1,
        reg_bclk_en: u1,
        reserved4: u2,
        hbn_root_clk_sel: u2,
        reg_hclk_div: u8,
        reg_bclk_div: u8,
        reserved24: u8,
    }),

    // 0x94
    sys_cfg1: mmio.Mmio(packed struct(u32) {
        reg_bclk_div_act_pulse: u1,
        reg_bclk_div_bypass: u1,
        sts_bclk_prot_done: u1,
        reserved3: u1,
        reg_bclk_sw_done_cnt: u4,
        reserved8: u8,
        reg_pico_clk_div_act_pulse: u1,
        reg_pico_clk_div_bypass: u1,
        sts_pico_clk_prot_done: u1,
        reserved19: u1,
        reg_pico_clk_sw_done_cnt: u4,
        fclk_sw_state: u3,
        reserved27: u5,
    }),

    padding152: [2]u32,
    // 0xa0
    bus_cfg0: mmio.Mmio(packed struct(u32) {
        rg_apb2_pck_force: u16,
        reserved16: u16,
    }),

    padding164: [15]u32,
    // 0xe0
    emi_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u9,
        reg_emi_clk_en: u1,
        reserved10: u4,
        reg_emi_clk_sel: u3,
        reserved17: u5,
        reg_emi_clk_div: u2,
        reserved24: u8,
    }),

    padding228: [3]u32,
    // 0xf0
    rtc_cfg0: mmio.Mmio(packed struct(u32) {
        cpu_rtc_div: u17,
        reserved17: u1,
        cpu_rtc_en: u1,
        cpu_rtc_sel: u1,
        reserved20: u12,
    }),

    padding244: [7]u32,
    // 0x110
    adc_cfg0: mmio.Mmio(packed struct(u32) {
        gpadc_32m_clk_div: u6,
        reserved6: u1,
        gpadc_32m_clk_sel: u1,
        gpadc_32m_div_en: u1,
        reserved9: u23,
    }),

    padding276: [3]u32,
    // 0x120
    dac_cfg0: mmio.Mmio(packed struct(u32) {
        gpdaca_rstn_ana: u1,
        gpdacb_rstn_ana: u1,
        reserved2: u5,
        gpdac_test_en: u1,
        gpdac_ref_sel: u1,
        gpdac_test_sel: u3,
        reserved12: u12,
        gpdac_reserved: u8,
    }),

    // 0x124
    dac_cfg1: mmio.Mmio(packed struct(u32) {
        gpdac_a_en: u1,
        gpdac_ioa_en: u1,
        reserved2: u16,
        gpdac_a_rng: u2,
        gpdac_a_outmux: u3,
        reserved23: u9,
    }),

    // 0x128
    dac_cfg2: mmio.Mmio(packed struct(u32) {
        gpdac_b_en: u1,
        gpdac_iob_en: u1,
        reserved2: u16,
        gpdac_b_rng: u2,
        gpdac_b_outmux: u3,
        reserved23: u9,
    }),

    // 0x12c
    dac_cfg3: mmio.Mmio(packed struct(u32) {
        gpdac_b_data: u10,
        reserved10: u6,
        gpdac_a_data: u10,
        reserved26: u6,
    }),

    // 0x130
    dma_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u24,
        dma_clk_en: u8,
    }),

    // 0x134
    dma_cfg1: mmio.Mmio(packed struct(u32) {
        reserved0: u24,
        dma2_clk_en: u8,
    }),

    // 0x138
    dma_cfg2: mmio.Mmio(packed struct(u32) {
        reg_dma_cn_sel: u32,
    }),

    padding316: [1]u32,
    // 0x140
    ir_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u16,
        ir_clk_div: u6,
        reserved22: u1,
        ir_clk_en: u1,
        reserved24: u8,
    }),

    // 0x144
    ir_cfg1: mmio.Mmio(packed struct(u32) {
        led_din_reg: u1,
        led_din_sel: u1,
        led_din_polarity_sel: u1,
        reserved3: u1,
        leddrv_ibias: u4,
        ir_rx_gpio_sel: u4,
        reserved12: u19,
        pu_leddrv: u1,
    }),

    padding328: [2]u32,
    // 0x150
    uart_cfg0: mmio.Mmio(packed struct(u32) {
        uart_clk_div: u3,
        reserved3: u1,
        uart_clk_en: u1,
        reserved5: u2,
        hbn_uart_clk_sel: u1,
        reserved8: u14,
        hbn_uart_clk_sel2: u1,
        reserved23: u1,
        uart2_io_sel: u1,
        reserved25: u7,
    }),

    // 0x154
    uart_cfg1: mmio.Mmio(packed struct(u32) {
        uart_sig_0_sel: u4,
        uart_sig_1_sel: u4,
        uart_sig_2_sel: u4,
        uart_sig_3_sel: u4,
        uart_sig_4_sel: u4,
        uart_sig_5_sel: u4,
        uart_sig_6_sel: u4,
        uart_sig_7_sel: u4,
    }),

    // 0x158
    uart_cfg2: mmio.Mmio(packed struct(u32) {
        uart_sig_8_sel: u4,
        uart_sig_9_sel: u4,
        uart_sig_10_sel: u4,
        uart_sig_11_sel: u4,
        reserved16: u16,
    }),

    padding348: [5]u32,
    // 0x170
    sf_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u8,
        sf_clk_div: u3,
        sf_clk_en: u1,
        sf_clk_sel: u2,
        sf_clk_sel2: u2,
        reserved16: u16,
    }),

    padding372: [3]u32,
    // 0x180
    i2c_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u16,
        i2c_clk_div: u8,
        i2c_clk_en: u1,
        i2c_clk_sel: u1,
        reserved26: u6,
    }),

    padding388: [3]u32,
    // 0x190
    i2s_cfg0: mmio.Mmio(packed struct(u32) {
        reg_i2s_ref_clk_div: u6,
        reg_i2s_di_ref_clk_sel: u1,
        reg_i2s_ref_clk_en: u1,
        reg_i2s_do_ref_clk_sel: u1,
        reserved9: u23,
    }),

    padding404: [7]u32,
    // 0x1b0
    spi_cfg0: mmio.Mmio(packed struct(u32) {
        spi_clk_div: u5,
        reserved5: u3,
        spi_clk_en: u1,
        spi_clk_sel: u1,
        reserved10: u6,
        spi_swap_set: u4,
        reserved20: u12,
    }),

    padding436: [3]u32,
    // 0x1c0
    qdec_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    padding452: [3]u32,
    // 0x1d0
    pwm_cfg0: mmio.Mmio(packed struct(u32) {
        reg_pwm1_io_sel: u1,
        reg_pwm2_io_sel: u1,
        reserved2: u30,
    }),

    padding468: [3]u32,
    // 0x1e0
    pdm_cfg0: mmio.Mmio(packed struct(u32) {
        reg_pdm_io_sel: u1,
        reserved1: u31,
    }),

    padding484: [27]u32,
    // 0x250
    dig_clk_cfg0: mmio.Mmio(packed struct(u32) {
        dig_32k_div: u11,
        reserved11: u1,
        dig_32k_en: u1,
        dig_32k_comp: u1,
        reserved14: u2,
        dig_512k_div: u7,
        reserved23: u1,
        dig_512k_en: u1,
        dig_512k_comp: u1,
        reserved26: u2,
        dig_clk_src_sel: u2,
        reserved30: u1,
        reg_en_platform_wakeup: u1,
    }),

    // 0x254
    dig_clk_cfg1: mmio.Mmio(packed struct(u32) {
        reg_mm_muxpll_160m_sel: u1,
        reg_mm_muxpll_240m_sel: u1,
        reg_mm_muxpll_320m_sel: u1,
        reserved3: u5,
        reg_top_muxpll_80m_sel: u2,
        reg_top_muxpll_160m_sel: u2,
        reserved12: u20,
    }),

    // 0x258
    dig_clk_cfg2: mmio.Mmio(packed struct(u32) {
        chip_clk_out_0_sel: u2,
        chip_clk_out_1_sel: u2,
        chip_clk_out_2_sel: u2,
        chip_clk_out_3_sel: u2,
        chip_clk_out_0_en: u1,
        chip_clk_out_1_en: u1,
        chip_clk_out_2_en: u1,
        chip_clk_out_3_en: u1,
        gpio_tmr_clk_sel: u2,
        gpio_mm_tmr_clk_sel: u2,
        reserved16: u16,
    }),

    // 0x25c
    dig_clk_cfg3: mmio.Mmio(packed struct(u32) {
        dsi_txclkesc_sel: u1,
        csi_txclkesc_sel: u1,
        reserved2: u30,
    }),

    // 0x260
    rf_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u9,
        cfg_inv_rf2_test_clk_o: u1,
        reserved10: u22,
    }),

    padding612: [31]u32,
    // 0x2e0
    dbg_cfg0: mmio.Mmio(packed struct(u32) {
        reg_dbg_ll_ctrl: u30,
        reg_dbg_ll_sel: u2,
    }),

    // 0x2e4
    dbg_cfg1: mmio.Mmio(packed struct(u32) {
        reg_dbg_lh_ctrl: u30,
        reg_dbg_lh_sel: u2,
    }),

    // 0x2e8
    dbg_cfg2: mmio.Mmio(packed struct(u32) {
        reg_dbg_hl_ctrl: u30,
        reg_dbg_hl_sel: u2,
    }),

    // 0x2ec
    dbg_cfg3: mmio.Mmio(packed struct(u32) {
        reg_dbg_hh_ctrl: u30,
        reg_dbg_hh_sel: u2,
    }),

    // 0x2f0
    dbg_cfg4: mmio.Mmio(packed struct(u32) {
        debug_oe: u1,
        debug_i: u31,
    }),

    padding756: [3]u32,
    // 0x300
    mbist_cfg0: mmio.Mmio(packed struct(u32) {
        mbist_mode: u1,
        reserved1: u31,
    }),

    padding772: [7]u32,
    // 0x320
    bmx_cfg0: mmio.Mmio(packed struct(u32) {
        reg_bmx_timeout_en: u5,
        reg_bmx_arb_mode: u1,
        reg_bmx_timeout_clr: u1,
        reg_h_wthre_hw2ext: u2,
        bmx_busy_option_dis: u1,
        bmx_gating_dis: u1,
        sts_bmx_timeout_sts: u5,
        pds_apb_cfg: u8,
        hbn_apb_cfg: u8,
    }),

    // 0x324
    bmx_cfg1: mmio.Mmio(packed struct(u32) {
        reg_bmx_berr_int_en: u1,
        reg_mcu_berr_int_en: u1,
        reserved2: u14,
        reg_bmx_qos_cpu: u1,
        reg_bmx_qos_sdu: u1,
        reg_bmx_qos_sec0: u1,
        reg_bmx_qos_sec1: u1,
        reg_bmx_qos_sec2: u1,
        reg_bmx_qos_dma: u1,
        reg_bmx_qos_cci: u1,
        reg_bmx_qos_pldma: u1,
        reg_bmx_qos_blem: u1,
        reg_bmx_qos_emaca: u1,
        reg_bmx_qos_dma2: u1,
        reg_bmx_qos_sdhm: u1,
        bmx_dbg_sel: u4,
    }),

    // 0x328
    bmx_cfg2: mmio.Mmio(packed struct(u32) {
        reg_bmx_berr_en: u14,
        reserved14: u2,
        reg_mcu_berr_en: u1,
        reserved17: u15,
    }),

    // 0x32c
    bmx_cfg3: mmio.Mmio(packed struct(u32) {
        reg_bmx_berr_clr: u1,
        reg_bmx_berr_last: u1,
        reserved2: u6,
        reg_mcu_berr_clr: u1,
        reg_mcu_berr_last: u1,
        reserved10: u6,
        sts_bmx_berr: u1,
        sts_mcu_berr: u1,
        reserved18: u6,
        sts_bmx_berr_write: u1,
        sts_mcu_berr_write: u1,
        reserved26: u6,
    }),

    // 0x330
    bmx_cfg4: mmio.Mmio(packed struct(u32) {
        sts_bmx_berr_src: u14,
        reserved14: u2,
        sts_mcu_berr_src: u1,
        reserved17: u7,
        sts_mcu_berr_id: u8,
    }),

    // 0x334
    bmx_cfg5: mmio.Mmio(packed struct(u32) {
        sts_bmx_berr_addr: u32,
    }),

    // 0x338
    bmx_cfg6: mmio.Mmio(packed struct(u32) {
        sts_mcu_berr_addr: u32,
    }),

    padding828: [1]u32,
    // 0x340
    audio_cfg0: mmio.Mmio(packed struct(u32) {
        reg_audio_pdm_clk_div: u6,
        reserved6: u1,
        reg_audio_pdm_clk_en: u1,
        reg_audio_adc_clk_div: u6,
        reserved14: u1,
        reg_audio_adc_clk_en: u1,
        reg_audio_dac_clk_div: u6,
        reserved22: u1,
        reg_audio_dac_clk_en: u1,
        reserved24: u7,
        reg_audio_auto_div_en: u1,
    }),

    // 0x344
    audio_cfg1: mmio.Mmio(packed struct(u32) {
        reg_padc_clk_div: u10,
        reg_padc_clk_en: u1,
        reserved11: u21,
    }),

    padding840: [18]u32,
    // 0x390
    eth_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u5,
        cfg_sel_eth_ref_clk_o: u1,
        cfg_inv_eth_ref_clk_o: u1,
        cfg_inv_eth_tx_clk: u1,
        reserved8: u2,
        cfg_inv_eth_rx_clk: u1,
        reserved11: u21,
    }),

    padding916: [35]u32,
    // 0x420
    cam_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u27,
        reg_cam_ref_clk_en: u1,
        reg_cam_ref_clk_src_sel: u2,
        reg_cam_ref_clk_div: u2,
    }),

    padding1060: [3]u32,
    // 0x430
    sdh_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u9,
        reg_sdh_clk_div: u3,
        reg_sdh_clk_sel: u1,
        reg_sdh_clk_en: u1,
        reserved14: u18,
    }),

    padding1076: [23]u32,
    // 0x490
    tzc_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u12,
        tzc_glb_pwron_rst_lock: u1,
        tzc_glb_cpu_reset_lock: u1,
        tzc_glb_sys_reset_lock: u1,
        tzc_glb_cpu2_reset_lock: u1,
        reserved16: u5,
        tzc_glb_pwr_lock: u1,
        tzc_glb_int_lock: u1,
        reserved23: u1,
        tzc_glb_cpupll_lock: u1,
        tzc_glb_misc_lock: u1,
        tzc_glb_sram_lock: u1,
        tzc_glb_swrst_lock: u1,
        tzc_glb_bmx_lock: u1,
        tzc_glb_dbg_lock: u1,
        tzc_glb_mbist_lock: u1,
        tzc_glb_clk_lock: u1,
    }),

    padding1172: [31]u32,
    // 0x510
    parm_cfg0: mmio.Mmio(packed struct(u32) {
        reg_bd_en: u1,
        reserved1: u1,
        uart_swap_set: u4,
        reserved6: u2,
        swap_sflash_io_3_io_0: u1,
        sel_embedded_sflash: u1,
        reserved10: u1,
        reg_sel_psram0_x16: u1,
        reg_spi_0_master_mode: u1,
        reg_spi_0_swap: u1,
        reg_sel_dbi_type_c: u1,
        ant_switch_sel: u1,
        reserved16: u1,
        p1_adc_test_with_cci: u1,
        p2_dac_test_with_cci: u1,
        p3_cci_use_io_2_5: u1,
        p4_adc_test_with_jtag: u1,
        p5_dac_test_with_jtag: u1,
        p6_sdh_use_io_0_5: u1,
        p7_jtag_use_io_2_5: u1,
        reserved24: u1,
        rf1_test_mode: u2,
        reg_mm_spi_master_mode: u1,
        reg_mm_spi_swap: u1,
        audio_test_mode: u1,
        sel_rf_audio_test: u2,
    }),

    padding1300: [3]u32,
    // 0x520
    debug_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    // 0x524
    debug_cfg1: mmio.Mmio(packed struct(u32) {
        reserved0: u20,
        debug_ndreset_gate: u1,
        reserved21: u11,
    }),

    padding1320: [2]u32,
    // 0x530
    reset_sts0: mmio.Mmio(packed struct(u32) {
        top_reset_recorder: u7,
        clr_top_reset_recorder: u1,
        reserved8: u24,
    }),

    padding1332: [3]u32,
    // 0x540
    @"swrst_s1_ext + swrst_s3 + swrst_s2": mmio.Mmio(packed struct(u32) {
        swrst_s00: u1,
        swrst_s01: u1,
        reserved2: u2,
        swrst_s20: u1,
        reserved5: u3,
        swrst_s30: u1,
        swrst_s31: u1,
        swrst_s32: u1,
        swrst_s33: u1,
        reserved12: u4,
        swrst_s1_ext_emi_misc: u1,
        swrst_s1_ext_psram0_ctrl: u1,
        swrst_s1_ext_psram1_ctrl: u1,
        swrst_s1_ext_usb: u1,
        swrst_s1_ext_mix2: u1,
        swrst_s1_ext_audio: u1,
        swrst_s1_ext_sdh: u1,
        swrst_s1_ext_emac: u1,
        swrst_s1_ext_dma2: u1,
        reserved25: u7,
    }),

    // 0x544
    swrst_s1: mmio.Mmio(packed struct(u32) {
        swrst_s10: u1,
        swrst_s11: u1,
        swrst_s12: u1,
        swrst_s13: u1,
        swrst_s14: u1,
        swrst_s15: u1,
        swrst_s16: u1,
        swrst_s17: u1,
        swrst_s18: u1,
        swrst_s19: u1,
        swrst_s1a: u1,
        swrst_s1b: u1,
        swrst_s1c: u1,
        swrst_s1d: u1,
        swrst_s1e: u1,
        swrst_s1f: u1,
        swrst_s1a0: u1,
        swrst_s1a1: u1,
        swrst_s1a2: u1,
        swrst_s1a3: u1,
        swrst_s1a4: u1,
        swrst_s1a5: u1,
        swrst_s1a6: u1,
        swrst_s1a7: u1,
        swrst_s1a8: u1,
        swrst_s1a9: u1,
        swrst_s1aa: u1,
        swrst_s1ab: u1,
        swrst_s1ac: u1,
        swrst_s1ad: u1,
        swrst_s1ae: u1,
        swrst_s1af: u1,
    }),

    // 0x548
    swrst_cfg2: mmio.Mmio(packed struct(u32) {
        reg_ctrl_pwron_rst: u1,
        reg_ctrl_cpu_reset: u1,
        reg_ctrl_sys_reset: u1,
        reg_ctrl_pico_reset: u1,
        reg_ctrl_cpu2_reset: u1,
        reg_ctrl_chip_reset: u1,
        reg_wl_wdt_reset_mm_en: u1,
        reg_mmwdt2wl_rst_msk: u1,
        reserved8: u16,
        pka_clk_sel: u1,
        reserved25: u3,
        reg_ctrl_reset_dummy: u4,
    }),

    // 0x54c
    @"disable hreset": mmio.Mmio(packed struct(u32) {
        reserved0: u2,
        disrst_s12: u1,
        reserved3: u1,
        disrst_s14: u1,
        reserved5: u3,
        disrst_s18: u1,
        reserved9: u2,
        disrst_s1b: u1,
        reserved12: u4,
        disrst_s1a0: u1,
        disrst_s1a1: u1,
        disrst_s1a2: u1,
        disrst_s1a3: u1,
        disrst_s1a4: u1,
        disrst_s1a5: u1,
        disrst_s1a6: u1,
        disrst_s1a7: u1,
        disrst_s1a8: u1,
        disrst_s1a9: u1,
        disrst_s1aa: u1,
        reserved27: u5,
    }),

    padding1360: [12]u32,
    // 0x580
    cgen_m: mmio.Mmio(packed struct(u32) {
        cgen_m_cpu: u1,
        cgen_m_sdu: u1,
        cgen_m_sec: u1,
        cgen_m_dma: u1,
        cgen_m_cci: u1,
        reserved5: u27,
    }),

    // 0x584
    @"cgen_s1a + cgen_s1": mmio.Mmio(packed struct(u32) {
        cgen_s1_rsvd0: u1,
        reserved1: u1,
        cgen_s1_gpip: u1,
        cgen_s1_sec_dbg: u1,
        cgen_s1_sec_eng: u1,
        cgen_s1_tz: u1,
        cgen_s1_rsvd6: u1,
        cgen_s1_ef_ctrl: u1,
        cgen_s1_rsvd8: u1,
        cgen_s1_rsvd9: u1,
        cgen_s1_rsvd10: u1,
        cgen_s1_sf_ctrl: u1,
        cgen_s1_dma: u1,
        cgen_s1_rsvd13: u1,
        cgen_s1_rsvd14: u1,
        cgen_s1_rsvd15: u1,
        cgen_s1a_uart0: u1,
        cgen_s1a_uart1: u1,
        cgen_s1a_spi: u1,
        cgen_s1a_i2c: u1,
        cgen_s1a_pwm: u1,
        cgen_s1a_timer: u1,
        cgen_s1a_ir: u1,
        cgen_s1a_cks: u1,
        cgen_s1a_rsvd8: u1,
        cgen_s1a_i2c1: u1,
        cgen_s1a_uart2: u1,
        cgen_s1a_rsvd11: u1,
        cgen_s1a_rsvd12: u1,
        cgen_s1a_rsvd13: u1,
        cgen_s1a_rsvd14: u1,
        cgen_s1a_rsvd15: u1,
    }),

    // 0x588
    @"cgen_s1_ext + cgen_s3": mmio.Mmio(packed struct(u32) {
        cgen_s0: u1,
        reserved1: u3,
        cgen_s2_wifi: u1,
        reserved5: u5,
        cgen_s3_bt_ble2: u1,
        cgen_s3_m1542: u1,
        reserved12: u4,
        cgen_s1_ext_emi_misc: u1,
        cgen_s1_ext_psram0_ctrl: u1,
        cgen_s1_ext_psram_ctrl: u1,
        cgen_s1_ext_usb: u1,
        cgen_s1_ext_mix2: u1,
        cgen_s1_ext_audio: u1,
        cgen_s1_ext_sdh: u1,
        cgen_s1_ext_emac: u1,
        cgen_s1_ext_dma2: u1,
        cgen_s1_ext_rsvd9: u1,
        cgen_s1_ext_rsvd10: u1,
        cgen_s1_ext_rsvd11: u1,
        reserved28: u4,
    }),

    // 0x58c
    cgen_cfg3: mmio.Mmio(packed struct(u32) {
        cgen_mm_wifipll_160m: u1,
        cgen_mm_wifipll_240m: u1,
        cgen_mm_wifipll_320m: u1,
        cgen_mm_aupll_div1: u1,
        cgen_mm_aupll_div2: u1,
        cgen_emi_cpupll_400m: u1,
        cgen_emi_cpupll_200m: u1,
        cgen_emi_wifipll_320m: u1,
        cgen_emi_aupll_div1: u1,
        cgen_top_cpupll_80m: u1,
        cgen_top_cpupll_100m: u1,
        cgen_top_cpupll_160m: u1,
        cgen_top_cpupll_400m: u1,
        cgen_top_wifipll_240m: u1,
        cgen_top_wifipll_320m: u1,
        cgen_top_aupll_div2: u1,
        cgen_top_aupll_div1: u1,
        reserved17: u15,
    }),

    padding1424: [12]u32,
    // 0x5c0
    hw_rsv0: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    // 0x5c4
    hw_rsv1: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    // 0x5c8
    hw_rsv2: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    // 0x5cc
    hw_rsv3: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    padding1488: [12]u32,
    // 0x600
    reg_sram_ret: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_ret: u2,
        cr_mcu_hsram_ret: u4,
        reserved6: u2,
        cr_wb_ram_ret: u1,
        cr_misc_ram_ret: u2,
        reserved11: u21,
    }),

    // 0x604
    reg_sram_slp: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_slp: u2,
        cr_mcu_hsram_slp: u4,
        cr_mcu_rom_slp: u2,
        cr_wb_ram_slp: u1,
        cr_misc_ram_slp: u2,
        reserved11: u21,
    }),

    // 0x608
    reg_sram_parm: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_dvse: u1,
        cr_mcu_hsram_dvse: u1,
        cr_mcu_rom_dvse: u1,
        cr_wb_ram_dvse: u1,
        cr_misc_ram_dvse: u1,
        cr_ocram_dvse: u1,
        cr_wram_dvse: u1,
        reserved7: u1,
        cr_mcu_cache_nap: u1,
        cr_mcu_hsram_nap: u1,
        reserved10: u1,
        cr_wb_ram_nap: u1,
        cr_misc_ram_nap: u1,
        cr_ocram_nap: u1,
        cr_wram_nap: u1,
        reserved15: u17,
    }),

    // 0x60c
    sram_cfg3: mmio.Mmio(packed struct(u32) {
        em_sel: u8,
        reserved8: u20,
        reg_vram_sel: u2,
        reserved30: u2,
    }),

    // 0x610
    reg_sram_parm2: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_dvs: u4,
        cr_mcu_hsram_dvs: u4,
        cr_mcu_rom_dvs: u4,
        cr_wb_ram_dvs: u4,
        cr_misc_ram_dvs: u4,
        cr_ocram_dvs: u4,
        cr_wram_dvs: u4,
        reserved28: u4,
    }),

    padding1556: [3]u32,
    // 0x620
    psram_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u27,
        reg_psramb_clk_en: u1,
        reg_psramb_clk_sel: u2,
        reg_psramb_clk_div: u2,
    }),

    padding1572: [39]u32,
    // 0x6c0
    ldo28cis: mmio.Mmio(packed struct(u32) {
        pu_ldo28cis: u1,
        ldo28cis_bypass: u1,
        ldo28cis_pulldown: u1,
        ldo28cis_pulldown_sel: u1,
        ldo28cis_bm: u3,
        reserved7: u1,
        ldo28cis_cc: u3,
        ldo28cis_ocp_out: u1,
        ldo28cis_ocp_th: u3,
        ldo28cis_ocp_en: u1,
        ldo28cis_sstart_delay: u3,
        ldo28cis_sstart_en: u1,
        ldo28cis_vout_sel: u4,
        ldo28cis_vout_trim: u4,
        reserved28: u4,
    }),

    // 0x6c4
    ldo18io: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    // 0x6c8
    ldo15cis: mmio.Mmio(packed struct(u32) {
        pu_ldo15cis: u1,
        ldo15cis_bypass: u1,
        ldo15cis_pulldown: u1,
        ldo15cis_pulldown_sel: u1,
        ldo15cis_bm: u3,
        reserved7: u1,
        ldo15cis_cc: u3,
        ldo15cis_ocp_out: u1,
        ldo15cis_ocp_th: u3,
        ldo15cis_ocp_en: u1,
        ldo15cis_sstart_delay: u3,
        ldo15cis_sstart_en: u1,
        ldo15cis_vout_sel: u4,
        ldo15cis_vout_trim: u4,
        reserved28: u4,
    }),

    // 0x6cc
    ldo18flash: mmio.Mmio(packed struct(u32) {
        pu_ldo18flash: u1,
        ldo18flash_bypass: u1,
        ldo18flash_pulldown: u1,
        ldo18flash_pulldown_sel: u1,
        ldo18flash_bm: u3,
        reserved7: u1,
        ldo18flash_cc: u3,
        ldo18flash_ocp_out: u1,
        ldo18flash_ocp_th: u3,
        ldo18flash_ocp_en: u1,
        ldo18flash_sstart_delay: u3,
        ldo18flash_sstart_en: u1,
        ldo18flash_vout_sel: u4,
        ldo18flash_vout_trim: u4,
        reserved28: u4,
    }),

    // 0x6d0
    ldo12uhs: mmio.Mmio(packed struct(u32) {
        pu_ldo12uhs: u1,
        ldo12uhs_bypass: u1,
        ldo12uhs_pulldown: u1,
        ldo12uhs_pulldown_sel: u1,
        ldo12uhs_bm: u3,
        reserved7: u1,
        ldo12uhs_cc: u3,
        ldo12uhs_ocp_out: u1,
        ldo12uhs_ocp_th: u3,
        ldo12uhs_ocp_en: u1,
        ldo12uhs_sstart_delay: u3,
        ldo12uhs_sstart_en: u1,
        ldo12uhs_vout_sel: u4,
        ldo12uhs_vout_trim: u4,
        reserved28: u4,
    }),

    padding1748: [7]u32,
    // 0x6f0
    proc_mon: mmio.Mmio(packed struct(u32) {
        pu_proc_mon: u1,
        osc_en_rvt: u1,
        osc_en_lvt: u1,
        osc_sel: u1,
        rstn_ringcount: u1,
        rstn_refcount: u1,
        reserved6: u2,
        refcount_div_onehot: u4,
        ring_freq: u16,
        ring_freq_rdy: u1,
        reserved29: u3,
    }),

    padding1780: [3]u32,
    // 0x700
    dll_cfg0: mmio.Mmio(packed struct(u32) {
        reserved0: u32,
    }),

    padding1796: [35]u32,
    // 0x790
    mipi_pll_cfg0: mmio.Mmio(packed struct(u32) {
        mipipll_sdm_rstb: u1,
        reserved1: u1,
        mipipll_fbdv_rstb: u1,
        reserved3: u2,
        pu_mipipll_fbdv: u1,
        reserved6: u2,
        pu_mipipll_cp: u1,
        pu_mipipll_sfreg: u1,
        pu_mipipll: u1,
        reserved11: u21,
    }),

    // 0x794
    mipi_pll_cfg1: mmio.Mmio(packed struct(u32) {
        mipipll_even_div_ratio: u7,
        mipipll_even_div_en: u1,
        mipipll_refdiv_ratio: u4,
        reserved12: u4,
        mipipll_refclk_sel: u2,
        reserved18: u2,
        mipipll_vg11_sel: u2,
        reserved22: u2,
        mipipll_vg13_sel: u2,
        reserved26: u6,
    }),

    // 0x798
    mipi_pll_cfg2: mmio.Mmio(packed struct(u32) {
        mipipll_sel_cp_bias: u1,
        reserved1: u3,
        mipipll_icp_5u: u2,
        mipipll_icp_1u: u2,
        mipipll_int_frac_sw: u1,
        mipipll_cp_startup_en: u1,
        mipipll_cp_opamp_en: u1,
        mipipll_cp_ota_en: u1,
        mipipll_pfd_en: u1,
        reserved13: u19,
    }),

    // 0x79c
    mipi_pll_cfg3: mmio.Mmio(packed struct(u32) {
        mipipll_c4_en: u1,
        reserved1: u3,
        mipipll_r4: u2,
        reserved6: u2,
        mipipll_r4_short: u1,
        reserved9: u3,
        mipipll_c3: u2,
        mipipll_cz: u2,
        mipipll_rz: u3,
        mipipll_lf_test_en: u1,
        mipipll_fast_lock_en: u1,
        reserved21: u11,
    }),

    // 0x7a0
    mipi_pll_cfg4: mmio.Mmio(packed struct(u32) {
        mipipll_sel_sample_clk: u2,
        reserved2: u2,
        mipipll_sel_fb_clk: u2,
        reserved6: u2,
        mipipll_lock_det_en: u1,
        mipipll_lock_clk_sel: u2,
        reserved11: u1,
        mipipll_lock_clk_inv_en: u1,
        reserved13: u2,
        mipipll_lock_win_sel: u2,
        reserved17: u15,
    }),

    // 0x7a4
    mipi_pll_cfg5: mmio.Mmio(packed struct(u32) {
        mipipll_vco_speed: u3,
        mipipll_vco_vdd_ctrl: u2,
        mipipll_vco_vdd_ctrl_extra: u1,
        reserved6: u1,
        mipipll_vco_postdiv_sel: u3,
        mipipll_vco_postdiv_clk_en: u1,
        reserved11: u21,
    }),

    // 0x7a8
    mipi_pll_cfg6: mmio.Mmio(packed struct(u32) {
        mipipll_sdmin: u19,
        reserved19: u5,
        mipipll_sdm_bypass: u1,
        reserved25: u7,
    }),

    // 0x7ac
    mipi_pll_cfg7: mmio.Mmio(packed struct(u32) {
        mipipll_sdm_order_sel: u1,
        mipipll_sdm_dith_sel: u2,
        reserved3: u29,
    }),

    // 0x7b0
    mipi_pll_cfg8: mmio.Mmio(packed struct(u32) {
        mipipll_dc_tp_out_en: u1,
        mipipll_ten: u1,
        mipipll_ten_sfreg: u1,
        reserved3: u1,
        mipipll_dten_ckin: u1,
        mipipll_dten_fref: u1,
        mipipll_dten_fsdm: u1,
        mipipll_dten_pupll: u1,
        mipipll_dten_pll_locked: u1,
        reserved9: u1,
        mipipll_dtest_pull_down: u1,
        reserved11: u21,
    }),

    // 0x7b4
    mipi_pll_cfg9: mmio.Mmio(packed struct(u32) {
        mipipll_ssc_en: u1,
        reserved1: u3,
        mipipll_ssc_cnt: u8,
        mipipll_ssc_gain: u3,
        reserved15: u1,
        mipipll_ssc_start_gate_en: u1,
        reserved17: u15,
    }),

    padding1976: [6]u32,
    // 0x7d0
    uhs_pll_cfg0: mmio.Mmio(packed struct(u32) {
        uhspll_sdm_rstb: u1,
        reserved1: u1,
        uhspll_fbdv_rstb: u1,
        reserved3: u2,
        pu_uhspll_fbdv: u1,
        reserved6: u2,
        pu_uhspll_cp: u1,
        pu_uhspll_sfreg: u1,
        pu_uhspll: u1,
        reserved11: u21,
    }),

    // 0x7d4
    uhs_pll_cfg1: mmio.Mmio(packed struct(u32) {
        uhspll_even_div_ratio: u7,
        uhspll_even_div_en: u1,
        uhspll_refdiv_ratio: u4,
        reserved12: u4,
        uhspll_refclk_sel: u2,
        reserved18: u2,
        uhspll_vg11_sel: u2,
        reserved22: u2,
        uhspll_vg13_sel: u2,
        reserved26: u6,
    }),

    // 0x7d8
    uhs_pll_cfg2: mmio.Mmio(packed struct(u32) {
        uhspll_sel_cp_bias: u1,
        reserved1: u3,
        uhspll_icp_5u: u2,
        uhspll_icp_1u: u2,
        uhspll_int_frac_sw: u1,
        uhspll_cp_startup_en: u1,
        uhspll_cp_opamp_en: u1,
        uhspll_cp_ota_en: u1,
        uhspll_pfd_en: u1,
        reserved13: u19,
    }),

    // 0x7dc
    uhs_pll_cfg3: mmio.Mmio(packed struct(u32) {
        uhspll_c4_en: u1,
        reserved1: u3,
        uhspll_r4: u2,
        reserved6: u2,
        uhspll_r4_short: u1,
        reserved9: u3,
        uhspll_c3: u2,
        uhspll_cz: u2,
        uhspll_rz: u3,
        uhspll_lf_test_en: u1,
        uhspll_fast_lock_en: u1,
        reserved21: u11,
    }),

    // 0x7e0
    uhs_pll_cfg4: mmio.Mmio(packed struct(u32) {
        uhspll_sel_sample_clk: u2,
        reserved2: u2,
        uhspll_sel_fb_clk: u2,
        reserved6: u2,
        uhspll_lock_det_en: u1,
        uhspll_lock_clk_sel: u2,
        reserved11: u1,
        uhspll_lock_clk_inv_en: u1,
        reserved13: u2,
        uhspll_lock_win_sel: u2,
        reserved17: u15,
    }),

    // 0x7e4
    uhs_pll_cfg5: mmio.Mmio(packed struct(u32) {
        uhspll_vco_speed: u3,
        uhspll_vco_vdd_ctrl: u2,
        uhspll_vco_vdd_ctrl_extra: u1,
        reserved6: u1,
        uhspll_vco_postdiv_sel: u3,
        uhspll_vco_postdiv_clk_en: u1,
        reserved11: u21,
    }),

    // 0x7e8
    uhs_pll_cfg6: mmio.Mmio(packed struct(u32) {
        uhspll_sdmin: u19,
        reserved19: u5,
        uhspll_sdm_bypass: u1,
        reserved25: u7,
    }),

    // 0x7ec
    uhs_pll_cfg7: mmio.Mmio(packed struct(u32) {
        uhspll_sdm_order_sel: u1,
        uhspll_sdm_dith_sel: u2,
        reserved3: u29,
    }),

    // 0x7f0
    uhs_pll_cfg8: mmio.Mmio(packed struct(u32) {
        uhspll_dc_tp_out_en: u1,
        uhspll_ten: u1,
        uhspll_ten_sfreg: u1,
        reserved3: u1,
        uhspll_dten_ckin: u1,
        uhspll_dten_fref: u1,
        uhspll_dten_fsdm: u1,
        uhspll_dten_pupll: u1,
        uhspll_dten_pll_locked: u1,
        reserved9: u1,
        uhspll_dtest_pull_down: u1,
        reserved11: u21,
    }),

    // 0x7f4
    uhs_pll_cfg9: mmio.Mmio(packed struct(u32) {
        uhspll_ssc_en: u1,
        reserved1: u3,
        uhspll_ssc_cnt: u8,
        uhspll_ssc_gain: u3,
        reserved15: u1,
        uhspll_ssc_start_gate_en: u1,
        reserved17: u15,
    }),

    padding2040: [6]u32,
    // 0x810
    wifi_pll_cfg0: mmio.Mmio(packed struct(u32) {
        wifipll_sdm_rstb: u1,
        wifipll_postdiv_rstb: u1,
        wifipll_fbdv_rstb: u1,
        wifipll_refdiv_rstb: u1,
        pu_wifipll_postdiv: u1,
        pu_wifipll_fbdv: u1,
        pu_wifipll_clamp_op: u1,
        pu_wifipll_pfd: u1,
        pu_wifipll_cp: u1,
        pu_wifipll_sfreg: u1,
        pu_wifipll: u1,
        pu_wifipll_clktree: u1,
        reserved12: u20,
    }),

    // 0x814
    wifi_pll_cfg1: mmio.Mmio(packed struct(u32) {
        wifipll_postdiv: u7,
        reserved7: u1,
        wifipll_refdiv_ratio: u4,
        reserved12: u4,
        wifipll_refclk_sel: u2,
        reserved18: u2,
        wifipll_vg11_sel: u2,
        reserved22: u2,
        wifipll_vg13_sel: u2,
        reserved26: u6,
    }),

    // 0x818
    wifi_pll_cfg2: mmio.Mmio(packed struct(u32) {
        wifipll_sel_cp_bias: u1,
        reserved1: u3,
        wifipll_icp_5u: u2,
        wifipll_icp_1u: u2,
        wifipll_int_frac_sw: u1,
        wifipll_cp_startup_en: u1,
        wifipll_cp_opamp_en: u1,
        reserved11: u21,
    }),

    // 0x81c
    wifi_pll_cfg3: mmio.Mmio(packed struct(u32) {
        wifipll_c4_en: u1,
        reserved1: u3,
        wifipll_r4: u2,
        reserved6: u2,
        wifipll_r4_short: u1,
        reserved9: u3,
        wifipll_c3: u2,
        wifipll_cz: u2,
        wifipll_rz: u3,
        reserved19: u13,
    }),

    // 0x820
    wifi_pll_cfg4: mmio.Mmio(packed struct(u32) {
        wifipll_sel_sample_clk: u2,
        reserved2: u2,
        wifipll_sel_fb_clk: u2,
        reserved6: u2,
        wifipll_sdmclk_sel: u1,
        reserved9: u23,
    }),

    // 0x824
    wifi_pll_cfg5: mmio.Mmio(packed struct(u32) {
        wifipll_vco_speed: u3,
        reserved3: u1,
        wifipll_vco_div1_en: u1,
        reserved5: u3,
        wifipll_vco_div2_en: u1,
        reserved9: u3,
        wifipll_vco_div3_en: u1,
        reserved13: u19,
    }),

    // 0x828
    wifi_pll_cfg6: mmio.Mmio(packed struct(u32) {
        wifipll_sdmin: u26,
        reserved26: u2,
        wifipll_sdm_bypass: u1,
        wifipll_sdm_bypass_hw: u1,
        reserved30: u1,
        wifipll_sdm_ctrl_hw: u1,
    }),

    // 0x82c
    wifi_pll_cfg7: mmio.Mmio(packed struct(u32) {
        wifipll_sdm_order_sel: u2,
        reserved2: u2,
        wifipll_sdm_noi_prbs_sel: u2,
        reserved6: u2,
        wifipll_sdm_noi_prbs_en: u1,
        reserved9: u3,
        wifipll_sdm_sig_prbs_sel: u2,
        reserved14: u2,
        wifipll_sdm_sig_dith_sel: u2,
        reserved18: u14,
    }),

    // 0x830
    wifi_pll_cfg8: mmio.Mmio(packed struct(u32) {
        wifipll_en_div2: u1,
        wifipll_en_div4: u1,
        wifipll_en_div5: u1,
        wifipll_en_div6: u1,
        wifipll_en_div8: u1,
        wifipll_en_div10: u1,
        wifipll_en_div12: u1,
        wifipll_en_div20: u1,
        wifipll_en_div30: u1,
        wifipll_sel_div2_div4: u1,
        en_wifipll_div30_bz_adc: u1,
        reserved11: u1,
        wifipll_en_div2_hw: u1,
        reserved13: u18,
        wifipll_en_ctrl_hw: u1,
    }),

    // 0x834
    wifi_pll_cfg9: mmio.Mmio(packed struct(u32) {
        wifipll_dc_tp_out_en: u1,
        ten_wifipll: u1,
        ten_wifipll_sfreg: u1,
        reserved3: u1,
        dten_wifipll_fin: u1,
        dten_wifipll_fref: u1,
        dten_wifipll_fsdm: u1,
        dten_wifipll_div30: u1,
        dten_wifipll_div10: u1,
        dten_wifipll_postdiv_clk: u1,
        usbpll_dtest_pclk_en: u1,
        usbpll_dtest_clkout_en: u1,
        dtest_wifipll_pulldown: u1,
        reserved13: u19,
    }),

    // 0x838
    wifi_pll_cfg10: mmio.Mmio(packed struct(u32) {
        reserved0: u2,
        usbpll_ssc_start: u1,
        usbpll_ssc_start_gate_en: u1,
        usbpll_ssc_gain: u3,
        reserved7: u1,
        usbpll_ssc_en: u1,
        usbpll_sdm_bypass: u1,
        usbpll_sdm_order_sel: u1,
        reserved11: u5,
        usbpll_sdm_sig_dith_sel: u2,
        reserved18: u2,
        usbpll_div2_en: u1,
        usbpll_clkout_en: u1,
        reserved22: u2,
        usbpll_sel_sample_clk: u2,
        reserved26: u2,
        usbpll_rstb: u1,
        pu_usbpll_mmdiv: u1,
        reserved30: u2,
    }),

    // 0x83c
    wifi_pll_cfg11: mmio.Mmio(packed struct(u32) {
        usbpll_sdmin: u19,
        reserved19: u13,
    }),

    // 0x840
    wifi_pll_cfg12: mmio.Mmio(packed struct(u32) {
        usbpll_ssc_cnt: u9,
        reserved9: u23,
    }),

    // 0x844
    wifi_pll_cfg13: mmio.Mmio(packed struct(u32) {
        wifipll_resv: u16,
        reserved16: u5,
        usbpll_dl_ctrl: u1,
        wifipll_dl_ctrl_30_bz_adc: u1,
        wifipll_dl_ctrl_30: u1,
        wifipll_dl_ctrl_20: u1,
        wifipll_dl_ctrl_12: u1,
        wifipll_dl_ctrl_10: u1,
        wifipll_dl_ctrl_8: u1,
        wifipll_dl_ctrl_6: u1,
        wifipll_dl_ctrl_5: u1,
        wifipll_dl_ctrl_4: u1,
        wifipll_dl_ctrl_2: u1,
    }),

    padding2120: [23]u32,
    // 0x8a4
    gauge: mmio.Mmio(packed struct(u32) {
        gauge_reserve: u3,
        gauge_ictrl_adc: u2,
        gauge_dem_en: u1,
        gauge_ckb_en: u1,
        gauge_chop_phas: u1,
        gauge_chop_freq: u3,
        gauge_chop_en: u1,
        gauge_sel_edge: u1,
        gauge_quan_gain: u2,
        gauge_sdm_pu: u1,
        gauge_channel_sel: u1,
        gauge_channel_en: u1,
        gauge_lp_mode: u1,
        reserved19: u1,
        tmux_gauge_power: u3,
        ten_gauge_power: u1,
        ntc_bias_sel: u4,
        ntc_bias_en: u1,
        gauge_ldo_pu: u1,
        gauge_vcm_pu: u1,
        gauge_bg_pu: u1,
    }),

    padding2216: [4]u32,
    // 0x8b8
    gauge_rx_fifo_ctrl: mmio.Mmio(packed struct(u32) {
        gauge_rx_fifo_flush: u1,
        gauge_rxo_int_en: u1,
        gauge_rxu_int_en: u1,
        gauge_rxa_int_en: u1,
        gauge_rx_drq_en: u1,
        gauge_rx_data_res: u1,
        reserved6: u2,
        gauge_rx_ch_en: u1,
        reserved9: u5,
        gauge_rx_drq_cnt: u2,
        gauge_rx_trg_level: u3,
        reserved19: u5,
        gauge_rx_data_mode: u2,
        reserved26: u6,
    }),

    // 0x8bc
    gauge_rx_fifo_status: mmio.Mmio(packed struct(u32) {
        reserved0: u1,
        gauge_rxo_int: u1,
        gauge_rxu_int: u1,
        reserved3: u1,
        gauge_rxa_int: u1,
        reserved5: u11,
        gauge_rxa_cnt: u3,
        reserved19: u5,
        gauge_rxa: u1,
        reserved25: u7,
    }),

    // 0x8c0
    gauge_rx_fifo_data: mmio.Mmio(packed struct(u32) {
        gauge_rx_data: u32,
    }),

    // 0x8c4
    gpio_cfg0: mmio.Mmio(packed struct(u32) {
        reg_gpio_0_ie: u1,
        reg_gpio_0_smt: u1,
        reg_gpio_0_drv: u2,
        reg_gpio_0_pu: u1,
        reg_gpio_0_pd: u1,
        reg_gpio_0_oe: u1,
        reserved7: u1,
        reg_gpio_0_func_sel: u5,
        reserved13: u3,
        reg_gpio_0_int_mode_set: u4,
        reg_gpio_0_int_clr: u1,
        gpio_0_int_stat: u1,
        reg_gpio_0_int_mask: u1,
        reserved23: u1,
        reg_gpio_0_o: u1,
        reg_gpio_0_set: u1,
        reg_gpio_0_clr: u1,
        reserved27: u1,
        reg_gpio_0_i: u1,
        reserved29: u1,
        reg_gpio_0_mode: u2,
    }),

    // 0x8c8
    gpio_cfg1: mmio.Mmio(packed struct(u32) {
        reg_gpio_1_ie: u1,
        reg_gpio_1_smt: u1,
        reg_gpio_1_drv: u2,
        reg_gpio_1_pu: u1,
        reg_gpio_1_pd: u1,
        reg_gpio_1_oe: u1,
        reserved7: u1,
        reg_gpio_1_func_sel: u5,
        reserved13: u3,
        reg_gpio_1_int_mode_set: u4,
        reg_gpio_1_int_clr: u1,
        gpio_1_int_stat: u1,
        reg_gpio_1_int_mask: u1,
        reserved23: u1,
        reg_gpio_1_o: u1,
        reg_gpio_1_set: u1,
        reg_gpio_1_clr: u1,
        reserved27: u1,
        reg_gpio_1_i: u1,
        reserved29: u1,
        reg_gpio_1_mode: u2,
    }),

    // 0x8cc
    gpio_cfg2: mmio.Mmio(packed struct(u32) {
        reg_gpio_2_ie: u1,
        reg_gpio_2_smt: u1,
        reg_gpio_2_drv: u2,
        reg_gpio_2_pu: u1,
        reg_gpio_2_pd: u1,
        reg_gpio_2_oe: u1,
        reserved7: u1,
        reg_gpio_2_func_sel: u5,
        reserved13: u3,
        reg_gpio_2_int_mode_set: u4,
        reg_gpio_2_int_clr: u1,
        gpio_2_int_stat: u1,
        reg_gpio_2_int_mask: u1,
        reserved23: u1,
        reg_gpio_2_o: u1,
        reg_gpio_2_set: u1,
        reg_gpio_2_clr: u1,
        reserved27: u1,
        reg_gpio_2_i: u1,
        reserved29: u1,
        reg_gpio_2_mode: u2,
    }),

    // 0x8d0
    gpio_cfg3: mmio.Mmio(packed struct(u32) {
        reg_gpio_3_ie: u1,
        reg_gpio_3_smt: u1,
        reg_gpio_3_drv: u2,
        reg_gpio_3_pu: u1,
        reg_gpio_3_pd: u1,
        reg_gpio_3_oe: u1,
        reserved7: u1,
        reg_gpio_3_func_sel: u5,
        reserved13: u3,
        reg_gpio_3_int_mode_set: u4,
        reg_gpio_3_int_clr: u1,
        gpio_3_int_stat: u1,
        reg_gpio_3_int_mask: u1,
        reserved23: u1,
        reg_gpio_3_o: u1,
        reg_gpio_3_set: u1,
        reg_gpio_3_clr: u1,
        reserved27: u1,
        reg_gpio_3_i: u1,
        reserved29: u1,
        reg_gpio_3_mode: u2,
    }),

    // 0x8d4
    gpio_cfg4: mmio.Mmio(packed struct(u32) {
        reg_gpio_4_ie: u1,
        reg_gpio_4_smt: u1,
        reg_gpio_4_drv: u2,
        reg_gpio_4_pu: u1,
        reg_gpio_4_pd: u1,
        reg_gpio_4_oe: u1,
        reserved7: u1,
        reg_gpio_4_func_sel: u5,
        reserved13: u3,
        reg_gpio_4_int_mode_set: u4,
        reg_gpio_4_int_clr: u1,
        gpio_4_int_stat: u1,
        reg_gpio_4_int_mask: u1,
        reserved23: u1,
        reg_gpio_4_o: u1,
        reg_gpio_4_set: u1,
        reg_gpio_4_clr: u1,
        reserved27: u1,
        reg_gpio_4_i: u1,
        reserved29: u1,
        reg_gpio_4_mode: u2,
    }),

    // 0x8d8
    gpio_cfg5: mmio.Mmio(packed struct(u32) {
        reg_gpio_5_ie: u1,
        reg_gpio_5_smt: u1,
        reg_gpio_5_drv: u2,
        reg_gpio_5_pu: u1,
        reg_gpio_5_pd: u1,
        reg_gpio_5_oe: u1,
        reserved7: u1,
        reg_gpio_5_func_sel: u5,
        reserved13: u3,
        reg_gpio_5_int_mode_set: u4,
        reg_gpio_5_int_clr: u1,
        gpio_5_int_stat: u1,
        reg_gpio_5_int_mask: u1,
        reserved23: u1,
        reg_gpio_5_o: u1,
        reg_gpio_5_set: u1,
        reg_gpio_5_clr: u1,
        reserved27: u1,
        reg_gpio_5_i: u1,
        reserved29: u1,
        reg_gpio_5_mode: u2,
    }),

    // 0x8dc
    gpio_cfg6: mmio.Mmio(packed struct(u32) {
        reg_gpio_6_ie: u1,
        reg_gpio_6_smt: u1,
        reg_gpio_6_drv: u2,
        reg_gpio_6_pu: u1,
        reg_gpio_6_pd: u1,
        reg_gpio_6_oe: u1,
        reserved7: u1,
        reg_gpio_6_func_sel: u5,
        reserved13: u3,
        reg_gpio_6_int_mode_set: u4,
        reg_gpio_6_int_clr: u1,
        gpio_6_int_stat: u1,
        reg_gpio_6_int_mask: u1,
        reserved23: u1,
        reg_gpio_6_o: u1,
        reg_gpio_6_set: u1,
        reg_gpio_6_clr: u1,
        reserved27: u1,
        reg_gpio_6_i: u1,
        reserved29: u1,
        reg_gpio_6_mode: u2,
    }),

    // 0x8e0
    gpio_cfg7: mmio.Mmio(packed struct(u32) {
        reg_gpio_7_ie: u1,
        reg_gpio_7_smt: u1,
        reg_gpio_7_drv: u2,
        reg_gpio_7_pu: u1,
        reg_gpio_7_pd: u1,
        reg_gpio_7_oe: u1,
        reserved7: u1,
        reg_gpio_7_func_sel: u5,
        reserved13: u3,
        reg_gpio_7_int_mode_set: u4,
        reg_gpio_7_int_clr: u1,
        gpio_7_int_stat: u1,
        reg_gpio_7_int_mask: u1,
        reserved23: u1,
        reg_gpio_7_o: u1,
        reg_gpio_7_set: u1,
        reg_gpio_7_clr: u1,
        reserved27: u1,
        reg_gpio_7_i: u1,
        reserved29: u1,
        reg_gpio_7_mode: u2,
    }),

    // 0x8e4
    gpio_cfg8: mmio.Mmio(packed struct(u32) {
        reg_gpio_8_ie: u1,
        reg_gpio_8_smt: u1,
        reg_gpio_8_drv: u2,
        reg_gpio_8_pu: u1,
        reg_gpio_8_pd: u1,
        reg_gpio_8_oe: u1,
        reserved7: u1,
        reg_gpio_8_func_sel: u5,
        reserved13: u3,
        reg_gpio_8_int_mode_set: u4,
        reg_gpio_8_int_clr: u1,
        gpio_8_int_stat: u1,
        reg_gpio_8_int_mask: u1,
        reserved23: u1,
        reg_gpio_8_o: u1,
        reg_gpio_8_set: u1,
        reg_gpio_8_clr: u1,
        reserved27: u1,
        reg_gpio_8_i: u1,
        reserved29: u1,
        reg_gpio_8_mode: u2,
    }),

    // 0x8e8
    gpio_cfg9: mmio.Mmio(packed struct(u32) {
        reg_gpio_9_ie: u1,
        reg_gpio_9_smt: u1,
        reg_gpio_9_drv: u2,
        reg_gpio_9_pu: u1,
        reg_gpio_9_pd: u1,
        reg_gpio_9_oe: u1,
        reserved7: u1,
        reg_gpio_9_func_sel: u5,
        reserved13: u3,
        reg_gpio_9_int_mode_set: u4,
        reg_gpio_9_int_clr: u1,
        gpio_9_int_stat: u1,
        reg_gpio_9_int_mask: u1,
        reserved23: u1,
        reg_gpio_9_o: u1,
        reg_gpio_9_set: u1,
        reg_gpio_9_clr: u1,
        reserved27: u1,
        reg_gpio_9_i: u1,
        reserved29: u1,
        reg_gpio_9_mode: u2,
    }),

    // 0x8ec
    gpio_cfg10: mmio.Mmio(packed struct(u32) {
        reg_gpio_10_ie: u1,
        reg_gpio_10_smt: u1,
        reg_gpio_10_drv: u2,
        reg_gpio_10_pu: u1,
        reg_gpio_10_pd: u1,
        reg_gpio_10_oe: u1,
        reserved7: u1,
        reg_gpio_10_func_sel: u5,
        reserved13: u3,
        reg_gpio_10_int_mode_set: u4,
        reg_gpio_10_int_clr: u1,
        gpio_10_int_stat: u1,
        reg_gpio_10_int_mask: u1,
        reserved23: u1,
        reg_gpio_10_o: u1,
        reg_gpio_10_set: u1,
        reg_gpio_10_clr: u1,
        reserved27: u1,
        reg_gpio_10_i: u1,
        reserved29: u1,
        reg_gpio_10_mode: u2,
    }),

    // 0x8f0
    gpio_cfg11: mmio.Mmio(packed struct(u32) {
        reg_gpio_11_ie: u1,
        reg_gpio_11_smt: u1,
        reg_gpio_11_drv: u2,
        reg_gpio_11_pu: u1,
        reg_gpio_11_pd: u1,
        reg_gpio_11_oe: u1,
        reserved7: u1,
        reg_gpio_11_func_sel: u5,
        reserved13: u3,
        reg_gpio_11_int_mode_set: u4,
        reg_gpio_11_int_clr: u1,
        gpio_11_int_stat: u1,
        reg_gpio_11_int_mask: u1,
        reserved23: u1,
        reg_gpio_11_o: u1,
        reg_gpio_11_set: u1,
        reg_gpio_11_clr: u1,
        reserved27: u1,
        reg_gpio_11_i: u1,
        reserved29: u1,
        reg_gpio_11_mode: u2,
    }),

    // 0x8f4
    gpio_cfg12: mmio.Mmio(packed struct(u32) {
        reg_gpio_12_ie: u1,
        reg_gpio_12_smt: u1,
        reg_gpio_12_drv: u2,
        reg_gpio_12_pu: u1,
        reg_gpio_12_pd: u1,
        reg_gpio_12_oe: u1,
        reserved7: u1,
        reg_gpio_12_func_sel: u5,
        reserved13: u3,
        reg_gpio_12_int_mode_set: u4,
        reg_gpio_12_int_clr: u1,
        gpio_12_int_stat: u1,
        reg_gpio_12_int_mask: u1,
        reserved23: u1,
        reg_gpio_12_o: u1,
        reg_gpio_12_set: u1,
        reg_gpio_12_clr: u1,
        reserved27: u1,
        reg_gpio_12_i: u1,
        reserved29: u1,
        reg_gpio_12_mode: u2,
    }),

    // 0x8f8
    gpio_cfg13: mmio.Mmio(packed struct(u32) {
        reg_gpio_13_ie: u1,
        reg_gpio_13_smt: u1,
        reg_gpio_13_drv: u2,
        reg_gpio_13_pu: u1,
        reg_gpio_13_pd: u1,
        reg_gpio_13_oe: u1,
        reserved7: u1,
        reg_gpio_13_func_sel: u5,
        reserved13: u3,
        reg_gpio_13_int_mode_set: u4,
        reg_gpio_13_int_clr: u1,
        gpio_13_int_stat: u1,
        reg_gpio_13_int_mask: u1,
        reserved23: u1,
        reg_gpio_13_o: u1,
        reg_gpio_13_set: u1,
        reg_gpio_13_clr: u1,
        reserved27: u1,
        reg_gpio_13_i: u1,
        reserved29: u1,
        reg_gpio_13_mode: u2,
    }),

    // 0x8fc
    gpio_cfg14: mmio.Mmio(packed struct(u32) {
        reg_gpio_14_ie: u1,
        reg_gpio_14_smt: u1,
        reg_gpio_14_drv: u2,
        reg_gpio_14_pu: u1,
        reg_gpio_14_pd: u1,
        reg_gpio_14_oe: u1,
        reserved7: u1,
        reg_gpio_14_func_sel: u5,
        reserved13: u3,
        reg_gpio_14_int_mode_set: u4,
        reg_gpio_14_int_clr: u1,
        gpio_14_int_stat: u1,
        reg_gpio_14_int_mask: u1,
        reserved23: u1,
        reg_gpio_14_o: u1,
        reg_gpio_14_set: u1,
        reg_gpio_14_clr: u1,
        reserved27: u1,
        reg_gpio_14_i: u1,
        reserved29: u1,
        reg_gpio_14_mode: u2,
    }),

    // 0x900
    gpio_cfg15: mmio.Mmio(packed struct(u32) {
        reg_gpio_15_ie: u1,
        reg_gpio_15_smt: u1,
        reg_gpio_15_drv: u2,
        reg_gpio_15_pu: u1,
        reg_gpio_15_pd: u1,
        reg_gpio_15_oe: u1,
        reserved7: u1,
        reg_gpio_15_func_sel: u5,
        reserved13: u3,
        reg_gpio_15_int_mode_set: u4,
        reg_gpio_15_int_clr: u1,
        gpio_15_int_stat: u1,
        reg_gpio_15_int_mask: u1,
        reserved23: u1,
        reg_gpio_15_o: u1,
        reg_gpio_15_set: u1,
        reg_gpio_15_clr: u1,
        reserved27: u1,
        reg_gpio_15_i: u1,
        reserved29: u1,
        reg_gpio_15_mode: u2,
    }),

    // 0x904
    gpio_cfg16: mmio.Mmio(packed struct(u32) {
        reg_gpio_16_ie: u1,
        reg_gpio_16_smt: u1,
        reg_gpio_16_drv: u2,
        reg_gpio_16_pu: u1,
        reg_gpio_16_pd: u1,
        reg_gpio_16_oe: u1,
        reserved7: u1,
        reg_gpio_16_func_sel: u5,
        reserved13: u3,
        reg_gpio_16_int_mode_set: u4,
        reg_gpio_16_int_clr: u1,
        gpio_16_int_stat: u1,
        reg_gpio_16_int_mask: u1,
        reserved23: u1,
        reg_gpio_16_o: u1,
        reg_gpio_16_set: u1,
        reg_gpio_16_clr: u1,
        reserved27: u1,
        reg_gpio_16_i: u1,
        reserved29: u1,
        reg_gpio_16_mode: u2,
    }),

    // 0x908
    gpio_cfg17: mmio.Mmio(packed struct(u32) {
        reg_gpio_17_ie: u1,
        reg_gpio_17_smt: u1,
        reg_gpio_17_drv: u2,
        reg_gpio_17_pu: u1,
        reg_gpio_17_pd: u1,
        reg_gpio_17_oe: u1,
        reserved7: u1,
        reg_gpio_17_func_sel: u5,
        reserved13: u3,
        reg_gpio_17_int_mode_set: u4,
        reg_gpio_17_int_clr: u1,
        gpio_17_int_stat: u1,
        reg_gpio_17_int_mask: u1,
        reserved23: u1,
        reg_gpio_17_o: u1,
        reg_gpio_17_set: u1,
        reg_gpio_17_clr: u1,
        reserved27: u1,
        reg_gpio_17_i: u1,
        reserved29: u1,
        reg_gpio_17_mode: u2,
    }),

    // 0x90c
    gpio_cfg18: mmio.Mmio(packed struct(u32) {
        reg_gpio_18_ie: u1,
        reg_gpio_18_smt: u1,
        reg_gpio_18_drv: u2,
        reg_gpio_18_pu: u1,
        reg_gpio_18_pd: u1,
        reg_gpio_18_oe: u1,
        reserved7: u1,
        reg_gpio_18_func_sel: u5,
        reserved13: u3,
        reg_gpio_18_int_mode_set: u4,
        reg_gpio_18_int_clr: u1,
        gpio_18_int_stat: u1,
        reg_gpio_18_int_mask: u1,
        reserved23: u1,
        reg_gpio_18_o: u1,
        reg_gpio_18_set: u1,
        reg_gpio_18_clr: u1,
        reserved27: u1,
        reg_gpio_18_i: u1,
        reserved29: u1,
        reg_gpio_18_mode: u2,
    }),

    // 0x910
    gpio_cfg19: mmio.Mmio(packed struct(u32) {
        reg_gpio_19_ie: u1,
        reg_gpio_19_smt: u1,
        reg_gpio_19_drv: u2,
        reg_gpio_19_pu: u1,
        reg_gpio_19_pd: u1,
        reg_gpio_19_oe: u1,
        reserved7: u1,
        reg_gpio_19_func_sel: u5,
        reserved13: u3,
        reg_gpio_19_int_mode_set: u4,
        reg_gpio_19_int_clr: u1,
        gpio_19_int_stat: u1,
        reg_gpio_19_int_mask: u1,
        reserved23: u1,
        reg_gpio_19_o: u1,
        reg_gpio_19_set: u1,
        reg_gpio_19_clr: u1,
        reserved27: u1,
        reg_gpio_19_i: u1,
        reserved29: u1,
        reg_gpio_19_mode: u2,
    }),

    // 0x914
    gpio_cfg20: mmio.Mmio(packed struct(u32) {
        reg_gpio_20_ie: u1,
        reg_gpio_20_smt: u1,
        reg_gpio_20_drv: u2,
        reg_gpio_20_pu: u1,
        reg_gpio_20_pd: u1,
        reg_gpio_20_oe: u1,
        reserved7: u1,
        reg_gpio_20_func_sel: u5,
        reserved13: u3,
        reg_gpio_20_int_mode_set: u4,
        reg_gpio_20_int_clr: u1,
        gpio_20_int_stat: u1,
        reg_gpio_20_int_mask: u1,
        reserved23: u1,
        reg_gpio_20_o: u1,
        reg_gpio_20_set: u1,
        reg_gpio_20_clr: u1,
        reserved27: u1,
        reg_gpio_20_i: u1,
        reserved29: u1,
        reg_gpio_20_mode: u2,
    }),

    // 0x918
    gpio_cfg21: mmio.Mmio(packed struct(u32) {
        reg_gpio_21_ie: u1,
        reg_gpio_21_smt: u1,
        reg_gpio_21_drv: u2,
        reg_gpio_21_pu: u1,
        reg_gpio_21_pd: u1,
        reg_gpio_21_oe: u1,
        reserved7: u1,
        reg_gpio_21_func_sel: u5,
        reserved13: u3,
        reg_gpio_21_int_mode_set: u4,
        reg_gpio_21_int_clr: u1,
        gpio_21_int_stat: u1,
        reg_gpio_21_int_mask: u1,
        reserved23: u1,
        reg_gpio_21_o: u1,
        reg_gpio_21_set: u1,
        reg_gpio_21_clr: u1,
        reserved27: u1,
        reg_gpio_21_i: u1,
        reserved29: u1,
        reg_gpio_21_mode: u2,
    }),

    // 0x91c
    gpio_cfg22: mmio.Mmio(packed struct(u32) {
        reg_gpio_22_ie: u1,
        reg_gpio_22_smt: u1,
        reg_gpio_22_drv: u2,
        reg_gpio_22_pu: u1,
        reg_gpio_22_pd: u1,
        reg_gpio_22_oe: u1,
        reserved7: u1,
        reg_gpio_22_func_sel: u5,
        reserved13: u3,
        reg_gpio_22_int_mode_set: u4,
        reg_gpio_22_int_clr: u1,
        gpio_22_int_stat: u1,
        reg_gpio_22_int_mask: u1,
        reserved23: u1,
        reg_gpio_22_o: u1,
        reg_gpio_22_set: u1,
        reg_gpio_22_clr: u1,
        reserved27: u1,
        reg_gpio_22_i: u1,
        reserved29: u1,
        reg_gpio_22_mode: u2,
    }),

    // 0x920
    gpio_cfg23: mmio.Mmio(packed struct(u32) {
        reg_gpio_23_ie: u1,
        reg_gpio_23_smt: u1,
        reg_gpio_23_drv: u2,
        reg_gpio_23_pu: u1,
        reg_gpio_23_pd: u1,
        reg_gpio_23_oe: u1,
        reserved7: u1,
        reg_gpio_23_func_sel: u5,
        reserved13: u3,
        reg_gpio_23_int_mode_set: u4,
        reg_gpio_23_int_clr: u1,
        gpio_23_int_stat: u1,
        reg_gpio_23_int_mask: u1,
        reserved23: u1,
        reg_gpio_23_o: u1,
        reg_gpio_23_set: u1,
        reg_gpio_23_clr: u1,
        reserved27: u1,
        reg_gpio_23_i: u1,
        reserved29: u1,
        reg_gpio_23_mode: u2,
    }),

    // 0x924
    gpio_cfg24: mmio.Mmio(packed struct(u32) {
        reg_gpio_24_ie: u1,
        reg_gpio_24_smt: u1,
        reg_gpio_24_drv: u2,
        reg_gpio_24_pu: u1,
        reg_gpio_24_pd: u1,
        reg_gpio_24_oe: u1,
        reserved7: u1,
        reg_gpio_24_func_sel: u5,
        reserved13: u3,
        reg_gpio_24_int_mode_set: u4,
        reg_gpio_24_int_clr: u1,
        gpio_24_int_stat: u1,
        reg_gpio_24_int_mask: u1,
        reserved23: u1,
        reg_gpio_24_o: u1,
        reg_gpio_24_set: u1,
        reg_gpio_24_clr: u1,
        reserved27: u1,
        reg_gpio_24_i: u1,
        reserved29: u1,
        reg_gpio_24_mode: u2,
    }),

    // 0x928
    gpio_cfg25: mmio.Mmio(packed struct(u32) {
        reg_gpio_25_ie: u1,
        reg_gpio_25_smt: u1,
        reg_gpio_25_drv: u2,
        reg_gpio_25_pu: u1,
        reg_gpio_25_pd: u1,
        reg_gpio_25_oe: u1,
        reserved7: u1,
        reg_gpio_25_func_sel: u5,
        reserved13: u3,
        reg_gpio_25_int_mode_set: u4,
        reg_gpio_25_int_clr: u1,
        gpio_25_int_stat: u1,
        reg_gpio_25_int_mask: u1,
        reserved23: u1,
        reg_gpio_25_o: u1,
        reg_gpio_25_set: u1,
        reg_gpio_25_clr: u1,
        reserved27: u1,
        reg_gpio_25_i: u1,
        reserved29: u1,
        reg_gpio_25_mode: u2,
    }),

    // 0x92c
    gpio_cfg26: mmio.Mmio(packed struct(u32) {
        reg_gpio_26_ie: u1,
        reg_gpio_26_smt: u1,
        reg_gpio_26_drv: u2,
        reg_gpio_26_pu: u1,
        reg_gpio_26_pd: u1,
        reg_gpio_26_oe: u1,
        reserved7: u1,
        reg_gpio_26_func_sel: u5,
        reserved13: u3,
        reg_gpio_26_int_mode_set: u4,
        reg_gpio_26_int_clr: u1,
        gpio_26_int_stat: u1,
        reg_gpio_26_int_mask: u1,
        reserved23: u1,
        reg_gpio_26_o: u1,
        reg_gpio_26_set: u1,
        reg_gpio_26_clr: u1,
        reserved27: u1,
        reg_gpio_26_i: u1,
        reserved29: u1,
        reg_gpio_26_mode: u2,
    }),

    // 0x930
    gpio_cfg27: mmio.Mmio(packed struct(u32) {
        reg_gpio_27_ie: u1,
        reg_gpio_27_smt: u1,
        reg_gpio_27_drv: u2,
        reg_gpio_27_pu: u1,
        reg_gpio_27_pd: u1,
        reg_gpio_27_oe: u1,
        reserved7: u1,
        reg_gpio_27_func_sel: u5,
        reserved13: u3,
        reg_gpio_27_int_mode_set: u4,
        reg_gpio_27_int_clr: u1,
        gpio_27_int_stat: u1,
        reg_gpio_27_int_mask: u1,
        reserved23: u1,
        reg_gpio_27_o: u1,
        reg_gpio_27_set: u1,
        reg_gpio_27_clr: u1,
        reserved27: u1,
        reg_gpio_27_i: u1,
        reserved29: u1,
        reg_gpio_27_mode: u2,
    }),

    // 0x934
    gpio_cfg28: mmio.Mmio(packed struct(u32) {
        reg_gpio_28_ie: u1,
        reg_gpio_28_smt: u1,
        reg_gpio_28_drv: u2,
        reg_gpio_28_pu: u1,
        reg_gpio_28_pd: u1,
        reg_gpio_28_oe: u1,
        reserved7: u1,
        reg_gpio_28_func_sel: u5,
        reserved13: u3,
        reg_gpio_28_int_mode_set: u4,
        reg_gpio_28_int_clr: u1,
        gpio_28_int_stat: u1,
        reg_gpio_28_int_mask: u1,
        reserved23: u1,
        reg_gpio_28_o: u1,
        reg_gpio_28_set: u1,
        reg_gpio_28_clr: u1,
        reserved27: u1,
        reg_gpio_28_i: u1,
        reserved29: u1,
        reg_gpio_28_mode: u2,
    }),

    // 0x938
    gpio_cfg29: mmio.Mmio(packed struct(u32) {
        reg_gpio_29_ie: u1,
        reg_gpio_29_smt: u1,
        reg_gpio_29_drv: u2,
        reg_gpio_29_pu: u1,
        reg_gpio_29_pd: u1,
        reg_gpio_29_oe: u1,
        reserved7: u1,
        reg_gpio_29_func_sel: u5,
        reserved13: u3,
        reg_gpio_29_int_mode_set: u4,
        reg_gpio_29_int_clr: u1,
        gpio_29_int_stat: u1,
        reg_gpio_29_int_mask: u1,
        reserved23: u1,
        reg_gpio_29_o: u1,
        reg_gpio_29_set: u1,
        reg_gpio_29_clr: u1,
        reserved27: u1,
        reg_gpio_29_i: u1,
        reserved29: u1,
        reg_gpio_29_mode: u2,
    }),

    // 0x93c
    gpio_cfg30: mmio.Mmio(packed struct(u32) {
        reg_gpio_30_ie: u1,
        reg_gpio_30_smt: u1,
        reg_gpio_30_drv: u2,
        reg_gpio_30_pu: u1,
        reg_gpio_30_pd: u1,
        reg_gpio_30_oe: u1,
        reserved7: u1,
        reg_gpio_30_func_sel: u5,
        reserved13: u3,
        reg_gpio_30_int_mode_set: u4,
        reg_gpio_30_int_clr: u1,
        gpio_30_int_stat: u1,
        reg_gpio_30_int_mask: u1,
        reserved23: u1,
        reg_gpio_30_o: u1,
        reg_gpio_30_set: u1,
        reg_gpio_30_clr: u1,
        reserved27: u1,
        reg_gpio_30_i: u1,
        reserved29: u1,
        reg_gpio_30_mode: u2,
    }),

    // 0x940
    gpio_cfg31: mmio.Mmio(packed struct(u32) {
        reg_gpio_31_ie: u1,
        reg_gpio_31_smt: u1,
        reg_gpio_31_drv: u2,
        reg_gpio_31_pu: u1,
        reg_gpio_31_pd: u1,
        reg_gpio_31_oe: u1,
        reserved7: u1,
        reg_gpio_31_func_sel: u5,
        reserved13: u3,
        reg_gpio_31_int_mode_set: u4,
        reg_gpio_31_int_clr: u1,
        gpio_31_int_stat: u1,
        reg_gpio_31_int_mask: u1,
        reserved23: u1,
        reg_gpio_31_o: u1,
        reg_gpio_31_set: u1,
        reg_gpio_31_clr: u1,
        reserved27: u1,
        reg_gpio_31_i: u1,
        reserved29: u1,
        reg_gpio_31_mode: u2,
    }),

    // 0x944
    gpio_cfg32: mmio.Mmio(packed struct(u32) {
        reg_gpio_32_ie: u1,
        reg_gpio_32_smt: u1,
        reg_gpio_32_drv: u2,
        reg_gpio_32_pu: u1,
        reg_gpio_32_pd: u1,
        reg_gpio_32_oe: u1,
        reserved7: u1,
        reg_gpio_32_func_sel: u5,
        reserved13: u3,
        reg_gpio_32_int_mode_set: u4,
        reg_gpio_32_int_clr: u1,
        gpio_32_int_stat: u1,
        reg_gpio_32_int_mask: u1,
        reserved23: u1,
        reg_gpio_32_o: u1,
        reg_gpio_32_set: u1,
        reg_gpio_32_clr: u1,
        reserved27: u1,
        reg_gpio_32_i: u1,
        reserved29: u1,
        reg_gpio_32_mode: u2,
    }),

    // 0x948
    gpio_cfg33: mmio.Mmio(packed struct(u32) {
        reg_gpio_33_ie: u1,
        reg_gpio_33_smt: u1,
        reg_gpio_33_drv: u2,
        reg_gpio_33_pu: u1,
        reg_gpio_33_pd: u1,
        reg_gpio_33_oe: u1,
        reserved7: u1,
        reg_gpio_33_func_sel: u5,
        reserved13: u3,
        reg_gpio_33_int_mode_set: u4,
        reg_gpio_33_int_clr: u1,
        gpio_33_int_stat: u1,
        reg_gpio_33_int_mask: u1,
        reserved23: u1,
        reg_gpio_33_o: u1,
        reg_gpio_33_set: u1,
        reg_gpio_33_clr: u1,
        reserved27: u1,
        reg_gpio_33_i: u1,
        reserved29: u1,
        reg_gpio_33_mode: u2,
    }),

    // 0x94c
    gpio_cfg34: mmio.Mmio(packed struct(u32) {
        reg_gpio_34_ie: u1,
        reg_gpio_34_smt: u1,
        reg_gpio_34_drv: u2,
        reg_gpio_34_pu: u1,
        reg_gpio_34_pd: u1,
        reg_gpio_34_oe: u1,
        reserved7: u1,
        reg_gpio_34_func_sel: u5,
        reserved13: u3,
        reg_gpio_34_int_mode_set: u4,
        reg_gpio_34_int_clr: u1,
        gpio_34_int_stat: u1,
        reg_gpio_34_int_mask: u1,
        reserved23: u1,
        reg_gpio_34_o: u1,
        reg_gpio_34_set: u1,
        reg_gpio_34_clr: u1,
        reserved27: u1,
        reg_gpio_34_i: u1,
        reserved29: u1,
        reg_gpio_34_mode: u2,
    }),

    // 0x950
    gpio_cfg35: mmio.Mmio(packed struct(u32) {
        reg_gpio_35_ie: u1,
        reg_gpio_35_smt: u1,
        reg_gpio_35_drv: u2,
        reg_gpio_35_pu: u1,
        reg_gpio_35_pd: u1,
        reg_gpio_35_oe: u1,
        reserved7: u1,
        reg_gpio_35_func_sel: u5,
        reserved13: u3,
        reg_gpio_35_int_mode_set: u4,
        reg_gpio_35_int_clr: u1,
        gpio_35_int_stat: u1,
        reg_gpio_35_int_mask: u1,
        reserved23: u1,
        reg_gpio_35_o: u1,
        reg_gpio_35_set: u1,
        reg_gpio_35_clr: u1,
        reserved27: u1,
        reg_gpio_35_i: u1,
        reserved29: u1,
        reg_gpio_35_mode: u2,
    }),

    // 0x954
    gpio_cfg36: mmio.Mmio(packed struct(u32) {
        reg_gpio_36_ie: u1,
        reg_gpio_36_smt: u1,
        reg_gpio_36_drv: u2,
        reg_gpio_36_pu: u1,
        reg_gpio_36_pd: u1,
        reg_gpio_36_oe: u1,
        reserved7: u1,
        reg_gpio_36_func_sel: u5,
        reserved13: u3,
        reg_gpio_36_int_mode_set: u4,
        reg_gpio_36_int_clr: u1,
        gpio_36_int_stat: u1,
        reg_gpio_36_int_mask: u1,
        reserved23: u1,
        reg_gpio_36_o: u1,
        reg_gpio_36_set: u1,
        reg_gpio_36_clr: u1,
        reserved27: u1,
        reg_gpio_36_i: u1,
        reserved29: u1,
        reg_gpio_36_mode: u2,
    }),

    // 0x958
    gpio_cfg37: mmio.Mmio(packed struct(u32) {
        reg_gpio_37_ie: u1,
        reg_gpio_37_smt: u1,
        reg_gpio_37_drv: u2,
        reg_gpio_37_pu: u1,
        reg_gpio_37_pd: u1,
        reg_gpio_37_oe: u1,
        reserved7: u1,
        reg_gpio_37_func_sel: u5,
        reserved13: u3,
        reg_gpio_37_int_mode_set: u4,
        reg_gpio_37_int_clr: u1,
        gpio_37_int_stat: u1,
        reg_gpio_37_int_mask: u1,
        reserved23: u1,
        reg_gpio_37_o: u1,
        reg_gpio_37_set: u1,
        reg_gpio_37_clr: u1,
        reserved27: u1,
        reg_gpio_37_i: u1,
        reserved29: u1,
        reg_gpio_37_mode: u2,
    }),

    // 0x95c
    gpio_cfg38: mmio.Mmio(packed struct(u32) {
        reg_gpio_38_ie: u1,
        reg_gpio_38_smt: u1,
        reg_gpio_38_drv: u2,
        reg_gpio_38_pu: u1,
        reg_gpio_38_pd: u1,
        reg_gpio_38_oe: u1,
        reserved7: u1,
        reg_gpio_38_func_sel: u5,
        reserved13: u3,
        reg_gpio_38_int_mode_set: u4,
        reg_gpio_38_int_clr: u1,
        gpio_38_int_stat: u1,
        reg_gpio_38_int_mask: u1,
        reserved23: u1,
        reg_gpio_38_o: u1,
        reg_gpio_38_set: u1,
        reg_gpio_38_clr: u1,
        reserved27: u1,
        reg_gpio_38_i: u1,
        reserved29: u1,
        reg_gpio_38_mode: u2,
    }),

    // 0x960
    gpio_cfg39: mmio.Mmio(packed struct(u32) {
        reg_gpio_39_ie: u1,
        reg_gpio_39_smt: u1,
        reg_gpio_39_drv: u2,
        reg_gpio_39_pu: u1,
        reg_gpio_39_pd: u1,
        reg_gpio_39_oe: u1,
        reserved7: u1,
        reg_gpio_39_func_sel: u5,
        reserved13: u3,
        reg_gpio_39_int_mode_set: u4,
        reg_gpio_39_int_clr: u1,
        gpio_39_int_stat: u1,
        reg_gpio_39_int_mask: u1,
        reserved23: u1,
        reg_gpio_39_o: u1,
        reg_gpio_39_set: u1,
        reg_gpio_39_clr: u1,
        reserved27: u1,
        reg_gpio_39_i: u1,
        reserved29: u1,
        reg_gpio_39_mode: u2,
    }),

    // 0x964
    gpio_cfg40: mmio.Mmio(packed struct(u32) {
        reg_gpio_40_ie: u1,
        reg_gpio_40_smt: u1,
        reg_gpio_40_drv: u2,
        reg_gpio_40_pu: u1,
        reg_gpio_40_pd: u1,
        reg_gpio_40_oe: u1,
        reserved7: u1,
        reg_gpio_40_func_sel: u5,
        reserved13: u3,
        reg_gpio_40_int_mode_set: u4,
        reg_gpio_40_int_clr: u1,
        gpio_40_int_stat: u1,
        reg_gpio_40_int_mask: u1,
        reserved23: u1,
        reg_gpio_40_o: u1,
        reg_gpio_40_set: u1,
        reg_gpio_40_clr: u1,
        reserved27: u1,
        reg_gpio_40_i: u1,
        reserved29: u1,
        reg_gpio_40_mode: u2,
    }),

    // 0x968
    gpio_cfg41: mmio.Mmio(packed struct(u32) {
        reg_gpio_41_ie: u1,
        reg_gpio_41_smt: u1,
        reg_gpio_41_drv: u2,
        reg_gpio_41_pu: u1,
        reg_gpio_41_pd: u1,
        reg_gpio_41_oe: u1,
        reserved7: u1,
        reg_gpio_41_func_sel: u5,
        reserved13: u3,
        reg_gpio_41_int_mode_set: u4,
        reg_gpio_41_int_clr: u1,
        gpio_41_int_stat: u1,
        reg_gpio_41_int_mask: u1,
        reserved23: u1,
        reg_gpio_41_o: u1,
        reg_gpio_41_set: u1,
        reg_gpio_41_clr: u1,
        reserved27: u1,
        reg_gpio_41_i: u1,
        reserved29: u1,
        reg_gpio_41_mode: u2,
    }),

    // 0x96c
    gpio_cfg42: mmio.Mmio(packed struct(u32) {
        reg_gpio_42_ie: u1,
        reg_gpio_42_smt: u1,
        reg_gpio_42_drv: u2,
        reg_gpio_42_pu: u1,
        reg_gpio_42_pd: u1,
        reg_gpio_42_oe: u1,
        reserved7: u1,
        reg_gpio_42_func_sel: u5,
        reserved13: u3,
        reg_gpio_42_int_mode_set: u4,
        reg_gpio_42_int_clr: u1,
        gpio_42_int_stat: u1,
        reg_gpio_42_int_mask: u1,
        reserved23: u1,
        reg_gpio_42_o: u1,
        reg_gpio_42_set: u1,
        reg_gpio_42_clr: u1,
        reserved27: u1,
        reg_gpio_42_i: u1,
        reserved29: u1,
        reg_gpio_42_mode: u2,
    }),

    // 0x970
    gpio_cfg43: mmio.Mmio(packed struct(u32) {
        reg_gpio_43_ie: u1,
        reg_gpio_43_smt: u1,
        reg_gpio_43_drv: u2,
        reg_gpio_43_pu: u1,
        reg_gpio_43_pd: u1,
        reg_gpio_43_oe: u1,
        reserved7: u1,
        reg_gpio_43_func_sel: u5,
        reserved13: u3,
        reg_gpio_43_int_mode_set: u4,
        reg_gpio_43_int_clr: u1,
        gpio_43_int_stat: u1,
        reg_gpio_43_int_mask: u1,
        reserved23: u1,
        reg_gpio_43_o: u1,
        reg_gpio_43_set: u1,
        reg_gpio_43_clr: u1,
        reserved27: u1,
        reg_gpio_43_i: u1,
        reserved29: u1,
        reg_gpio_43_mode: u2,
    }),

    // 0x974
    gpio_cfg44: mmio.Mmio(packed struct(u32) {
        reg_gpio_44_ie: u1,
        reg_gpio_44_smt: u1,
        reg_gpio_44_drv: u2,
        reg_gpio_44_pu: u1,
        reg_gpio_44_pd: u1,
        reg_gpio_44_oe: u1,
        reserved7: u1,
        reg_gpio_44_func_sel: u5,
        reserved13: u3,
        reg_gpio_44_int_mode_set: u4,
        reg_gpio_44_int_clr: u1,
        gpio_44_int_stat: u1,
        reg_gpio_44_int_mask: u1,
        reserved23: u1,
        reg_gpio_44_o: u1,
        reg_gpio_44_set: u1,
        reg_gpio_44_clr: u1,
        reserved27: u1,
        reg_gpio_44_i: u1,
        reserved29: u1,
        reg_gpio_44_mode: u2,
    }),

    // 0x978
    gpio_cfg45: mmio.Mmio(packed struct(u32) {
        reg_gpio_45_ie: u1,
        reg_gpio_45_smt: u1,
        reg_gpio_45_drv: u2,
        reg_gpio_45_pu: u1,
        reg_gpio_45_pd: u1,
        reg_gpio_45_oe: u1,
        reserved7: u1,
        reg_gpio_45_func_sel: u5,
        reserved13: u3,
        reg_gpio_45_int_mode_set: u4,
        reg_gpio_45_int_clr: u1,
        gpio_45_int_stat: u1,
        reg_gpio_45_int_mask: u1,
        reserved23: u1,
        reg_gpio_45_o: u1,
        reg_gpio_45_set: u1,
        reg_gpio_45_clr: u1,
        reserved27: u1,
        reg_gpio_45_i: u1,
        reserved29: u1,
        reg_gpio_45_mode: u2,
    }),

    // 0x97c
    gpio_cfg46: mmio.Mmio(packed struct(u32) {
        reg_gpio_46_ie: u1,
        reg_gpio_46_smt: u1,
        reg_gpio_46_drv: u2,
        reg_gpio_46_pu: u1,
        reg_gpio_46_pd: u1,
        reserved6: u26,
    }),

    // 0x980
    gpio_cfg47: mmio.Mmio(packed struct(u32) {
        reg_gpio_47_ie: u1,
        reg_gpio_47_smt: u1,
        reg_gpio_47_drv: u2,
        reg_gpio_47_pu: u1,
        reg_gpio_47_pd: u1,
        reserved6: u26,
    }),

    // 0x984
    gpio_cfg48: mmio.Mmio(packed struct(u32) {
        reg_gpio_48_ie: u1,
        reg_gpio_48_smt: u1,
        reg_gpio_48_drv: u2,
        reg_gpio_48_pu: u1,
        reg_gpio_48_pd: u1,
        reserved6: u26,
    }),

    // 0x988
    gpio_cfg49: mmio.Mmio(packed struct(u32) {
        reg_gpio_49_ie: u1,
        reg_gpio_49_smt: u1,
        reg_gpio_49_drv: u2,
        reg_gpio_49_pu: u1,
        reg_gpio_49_pd: u1,
        reserved6: u26,
    }),

    // 0x98c
    gpio_cfg50: mmio.Mmio(packed struct(u32) {
        reg_gpio_50_ie: u1,
        reg_gpio_50_smt: u1,
        reg_gpio_50_drv: u2,
        reg_gpio_50_pu: u1,
        reg_gpio_50_pd: u1,
        reserved6: u26,
    }),

    // 0x990
    gpio_cfg51: mmio.Mmio(packed struct(u32) {
        reg_gpio_51_ie: u1,
        reg_gpio_51_smt: u1,
        reg_gpio_51_drv: u2,
        reg_gpio_51_pu: u1,
        reg_gpio_51_pd: u1,
        reserved6: u26,
    }),

    // 0x994
    gpio_cfg52: mmio.Mmio(packed struct(u32) {
        reg_gpio_52_ie: u1,
        reg_gpio_52_smt: u1,
        reg_gpio_52_drv: u2,
        reg_gpio_52_pu: u1,
        reg_gpio_52_pd: u1,
        reserved6: u26,
    }),

    // 0x998
    gpio_cfg53: mmio.Mmio(packed struct(u32) {
        reg_gpio_53_ie: u1,
        reg_gpio_53_smt: u1,
        reg_gpio_53_drv: u2,
        reg_gpio_53_pu: u1,
        reg_gpio_53_pd: u1,
        reserved6: u26,
    }),

    // 0x99c
    gpio_cfg54: mmio.Mmio(packed struct(u32) {
        reg_gpio_54_ie: u1,
        reg_gpio_54_smt: u1,
        reg_gpio_54_drv: u2,
        reg_gpio_54_pu: u1,
        reg_gpio_54_pd: u1,
        reserved6: u26,
    }),

    // 0x9a0
    gpio_cfg55: mmio.Mmio(packed struct(u32) {
        reg_gpio_55_ie: u1,
        reg_gpio_55_smt: u1,
        reg_gpio_55_drv: u2,
        reg_gpio_55_pu: u1,
        reg_gpio_55_pd: u1,
        reserved6: u26,
    }),

    // 0x9a4
    gpio_cfg56: mmio.Mmio(packed struct(u32) {
        reg_gpio_56_ie: u1,
        reg_gpio_56_smt: u1,
        reg_gpio_56_drv: u2,
        reg_gpio_56_pu: u1,
        reg_gpio_56_pd: u1,
        reserved6: u26,
    }),

    // 0x9a8
    gpio_cfg57: mmio.Mmio(packed struct(u32) {
        reg_gpio_57_ie: u1,
        reg_gpio_57_smt: u1,
        reg_gpio_57_drv: u2,
        reg_gpio_57_pu: u1,
        reg_gpio_57_pd: u1,
        reserved6: u26,
    }),

    // 0x9ac
    gpio_cfg58: mmio.Mmio(packed struct(u32) {
        reg_gpio_58_ie: u1,
        reg_gpio_58_smt: u1,
        reg_gpio_58_drv: u2,
        reg_gpio_58_pu: u1,
        reg_gpio_58_pd: u1,
        reserved6: u26,
    }),

    // 0x9b0
    gpio_cfg59: mmio.Mmio(packed struct(u32) {
        reg_gpio_59_ie: u1,
        reg_gpio_59_smt: u1,
        reg_gpio_59_drv: u2,
        reg_gpio_59_pu: u1,
        reg_gpio_59_pd: u1,
        reserved6: u26,
    }),

    // 0x9b4
    gpio_cfg60: mmio.Mmio(packed struct(u32) {
        reg_gpio_60_ie: u1,
        reg_gpio_60_smt: u1,
        reg_gpio_60_drv: u2,
        reg_gpio_60_pu: u1,
        reg_gpio_60_pd: u1,
        reserved6: u26,
    }),

    // 0x9b8
    gpio_cfg61: mmio.Mmio(packed struct(u32) {
        reg_gpio_61_ie: u1,
        reg_gpio_61_smt: u1,
        reg_gpio_61_drv: u2,
        reg_gpio_61_pu: u1,
        reg_gpio_61_pd: u1,
        reserved6: u26,
    }),

    // 0x9bc
    gpio_cfg62: mmio.Mmio(packed struct(u32) {
        reg_gpio_62_ie: u1,
        reg_gpio_62_smt: u1,
        reg_gpio_62_drv: u2,
        reg_gpio_62_pu: u1,
        reg_gpio_62_pd: u1,
        reserved6: u26,
    }),

    // 0x9c0
    gpio_cfg63: mmio.Mmio(packed struct(u32) {
        reg_gpio_63_ie: u1,
        reg_gpio_63_smt: u1,
        reg_gpio_63_drv: u2,
        reg_gpio_63_pu: u1,
        reg_gpio_63_pd: u1,
        reserved6: u26,
    }),

    padding2500: [64]u32,
    // 0xac4
    gpio_cfg128: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_i: u1,
        reg2_gpio_1_i: u1,
        reg2_gpio_2_i: u1,
        reg2_gpio_3_i: u1,
        reg2_gpio_4_i: u1,
        reg2_gpio_5_i: u1,
        reg2_gpio_6_i: u1,
        reg2_gpio_7_i: u1,
        reg2_gpio_8_i: u1,
        reg2_gpio_9_i: u1,
        reg2_gpio_10_i: u1,
        reg2_gpio_11_i: u1,
        reg2_gpio_12_i: u1,
        reg2_gpio_13_i: u1,
        reg2_gpio_14_i: u1,
        reg2_gpio_15_i: u1,
        reg2_gpio_16_i: u1,
        reg2_gpio_17_i: u1,
        reg2_gpio_18_i: u1,
        reg2_gpio_19_i: u1,
        reg2_gpio_20_i: u1,
        reg2_gpio_21_i: u1,
        reg2_gpio_22_i: u1,
        reg2_gpio_23_i: u1,
        reg2_gpio_24_i: u1,
        reg2_gpio_25_i: u1,
        reg2_gpio_26_i: u1,
        reg2_gpio_27_i: u1,
        reg2_gpio_28_i: u1,
        reg2_gpio_29_i: u1,
        reg2_gpio_30_i: u1,
        reg2_gpio_31_i: u1,
    }),

    // 0xac8
    gpio_cfg129: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_i: u1,
        reg2_gpio_33_i: u1,
        reg2_gpio_34_i: u1,
        reg2_gpio_35_i: u1,
        reg2_gpio_36_i: u1,
        reg2_gpio_37_i: u1,
        reg2_gpio_38_i: u1,
        reg2_gpio_39_i: u1,
        reg2_gpio_40_i: u1,
        reg2_gpio_41_i: u1,
        reg2_gpio_42_i: u1,
        reg2_gpio_43_i: u1,
        reg2_gpio_44_i: u1,
        reg2_gpio_45_i: u1,
        reserved14: u18,
    }),

    padding2764: [6]u32,
    // 0xae4
    gpio_cfg136: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_o: u1,
        reg2_gpio_1_o: u1,
        reg2_gpio_2_o: u1,
        reg2_gpio_3_o: u1,
        reg2_gpio_4_o: u1,
        reg2_gpio_5_o: u1,
        reg2_gpio_6_o: u1,
        reg2_gpio_7_o: u1,
        reg2_gpio_8_o: u1,
        reg2_gpio_9_o: u1,
        reg2_gpio_10_o: u1,
        reg2_gpio_11_o: u1,
        reg2_gpio_12_o: u1,
        reg2_gpio_13_o: u1,
        reg2_gpio_14_o: u1,
        reg2_gpio_15_o: u1,
        reg2_gpio_16_o: u1,
        reg2_gpio_17_o: u1,
        reg2_gpio_18_o: u1,
        reg2_gpio_19_o: u1,
        reg2_gpio_20_o: u1,
        reg2_gpio_21_o: u1,
        reg2_gpio_22_o: u1,
        reg2_gpio_23_o: u1,
        reg2_gpio_24_o: u1,
        reg2_gpio_25_o: u1,
        reg2_gpio_26_o: u1,
        reg2_gpio_27_o: u1,
        reg2_gpio_28_o: u1,
        reg2_gpio_29_o: u1,
        reg2_gpio_30_o: u1,
        reg2_gpio_31_o: u1,
    }),

    // 0xae8
    gpio_cfg137: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_o: u1,
        reg2_gpio_33_o: u1,
        reg2_gpio_34_o: u1,
        reg2_gpio_35_o: u1,
        reg2_gpio_36_o: u1,
        reg2_gpio_37_o: u1,
        reg2_gpio_38_o: u1,
        reg2_gpio_39_o: u1,
        reg2_gpio_40_o: u1,
        reg2_gpio_41_o: u1,
        reg2_gpio_42_o: u1,
        reg2_gpio_43_o: u1,
        reg2_gpio_44_o: u1,
        reg2_gpio_45_o: u1,
        reserved14: u18,
    }),

    // 0xaec
    gpio_cfg138: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_set: u1,
        reg2_gpio_1_set: u1,
        reg2_gpio_2_set: u1,
        reg2_gpio_3_set: u1,
        reg2_gpio_4_set: u1,
        reg2_gpio_5_set: u1,
        reg2_gpio_6_set: u1,
        reg2_gpio_7_set: u1,
        reg2_gpio_8_set: u1,
        reg2_gpio_9_set: u1,
        reg2_gpio_10_set: u1,
        reg2_gpio_11_set: u1,
        reg2_gpio_12_set: u1,
        reg2_gpio_13_set: u1,
        reg2_gpio_14_set: u1,
        reg2_gpio_15_set: u1,
        reg2_gpio_16_set: u1,
        reg2_gpio_17_set: u1,
        reg2_gpio_18_set: u1,
        reg2_gpio_19_set: u1,
        reg2_gpio_20_set: u1,
        reg2_gpio_21_set: u1,
        reg2_gpio_22_set: u1,
        reg2_gpio_23_set: u1,
        reg2_gpio_24_set: u1,
        reg2_gpio_25_set: u1,
        reg2_gpio_26_set: u1,
        reg2_gpio_27_set: u1,
        reg2_gpio_28_set: u1,
        reg2_gpio_29_set: u1,
        reg2_gpio_30_set: u1,
        reg2_gpio_31_set: u1,
    }),

    // 0xaf0
    gpio_cfg139: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_set: u1,
        reg2_gpio_33_set: u1,
        reg2_gpio_34_set: u1,
        reg2_gpio_35_set: u1,
        reg2_gpio_36_set: u1,
        reg2_gpio_37_set: u1,
        reg2_gpio_38_set: u1,
        reg2_gpio_39_set: u1,
        reg2_gpio_40_set: u1,
        reg2_gpio_41_set: u1,
        reg2_gpio_42_set: u1,
        reg2_gpio_43_set: u1,
        reg2_gpio_44_set: u1,
        reg2_gpio_45_set: u1,
        reserved14: u18,
    }),

    // 0xaf4
    gpio_cfg140: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_clr: u1,
        reg2_gpio_1_clr: u1,
        reg2_gpio_2_clr: u1,
        reg2_gpio_3_clr: u1,
        reg2_gpio_4_clr: u1,
        reg2_gpio_5_clr: u1,
        reg2_gpio_6_clr: u1,
        reg2_gpio_7_clr: u1,
        reg2_gpio_8_clr: u1,
        reg2_gpio_9_clr: u1,
        reg2_gpio_10_clr: u1,
        reg2_gpio_11_clr: u1,
        reg2_gpio_12_clr: u1,
        reg2_gpio_13_clr: u1,
        reg2_gpio_14_clr: u1,
        reg2_gpio_15_clr: u1,
        reg2_gpio_16_clr: u1,
        reg2_gpio_17_clr: u1,
        reg2_gpio_18_clr: u1,
        reg2_gpio_19_clr: u1,
        reg2_gpio_20_clr: u1,
        reg2_gpio_21_clr: u1,
        reg2_gpio_22_clr: u1,
        reg2_gpio_23_clr: u1,
        reg2_gpio_24_clr: u1,
        reg2_gpio_25_clr: u1,
        reg2_gpio_26_clr: u1,
        reg2_gpio_27_clr: u1,
        reg2_gpio_28_clr: u1,
        reg2_gpio_29_clr: u1,
        reg2_gpio_30_clr: u1,
        reg2_gpio_31_clr: u1,
    }),

    // 0xaf8
    gpio_cfg141: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_clr: u1,
        reg2_gpio_33_clr: u1,
        reg2_gpio_34_clr: u1,
        reg2_gpio_35_clr: u1,
        reg2_gpio_36_clr: u1,
        reg2_gpio_37_clr: u1,
        reg2_gpio_38_clr: u1,
        reg2_gpio_39_clr: u1,
        reg2_gpio_40_clr: u1,
        reg2_gpio_41_clr: u1,
        reg2_gpio_42_clr: u1,
        reg2_gpio_43_clr: u1,
        reg2_gpio_44_clr: u1,
        reg2_gpio_45_clr: u1,
        reserved14: u18,
    }),

    // 0xafc
    gpio_cfg142: mmio.Mmio(packed struct(u32) {
        cr_gpio_tx_en: u1,
        cr_invert_code0_high: u1,
        cr_invert_code1_high: u1,
        reserved3: u4,
        cr_code_total_time: u9,
        cr_code0_high_time: u8,
        cr_code1_high_time: u8,
    }),

    // 0xb00
    gpio_cfg143: mmio.Mmio(packed struct(u32) {
        cr_gpio_dma_tx_en: u1,
        cr_gpio_dma_out_sel_latch: u1,
        gpio_tx_fifo_clr: u1,
        gpio_tx_end_clr: u1,
        gpio_tx_fifo_overflow: u1,
        gpio_tx_fifo_underflow: u1,
        reserved6: u1,
        cr_gpio_dma_park_value: u1,
        gpio_tx_fifo_cnt: u8,
        cr_gpio_tx_fifo_th: u7,
        cr_gpio_tx_end_mask: u1,
        cr_gpio_tx_fifo_mask: u1,
        cr_gpio_tx_fer_mask: u1,
        r_gpio_tx_end_int: u1,
        r_gpio_tx_fifo_int: u1,
        r_gpio_tx_fer_int: u1,
        cr_gpio_tx_end_en: u1,
        cr_gpio_tx_fifo_en: u1,
        cr_gpio_tx_fer_en: u1,
    }),

    // 0xb04
    gpio_cfg144: mmio.Mmio(packed struct(u32) {
        gpio_tx_data_to_fifo: u16,
        reserved16: u16,
    }),
};
