// Seed: 2287799730
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    inout id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    output id_12,
    input id_13,
    input id_14,
    input logic id_15,
    output id_16,
    output id_17,
    output id_18,
    output id_19,
    input logic id_20,
    output logic id_21
);
  assign id_16 = id_14 - id_1;
endmodule
