* ******************************************************************************

* iCEcube Router

* Version:            2014.08.26723

* Build Date:         Sep 19 2014 11:26:39

* File Generated:     May 28 2016 00:10:56

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : pr1.counterZ0Z_3
T_7_5_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_5/in_0

End 

Net : new_clk_e_RNIF4BP1
T_8_6_wire_logic_cluster/lc_6/out
T_8_3_sp4_v_t_36
T_9_7_sp4_h_l_7
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_7/cen

T_8_6_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_23
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_23
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_23
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_23
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_23
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_23
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

End 

Net : pr1.un8_counter_5
T_7_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_11
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_2/cen

End 

Net : pr1.counterZ0Z_1
T_7_5_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g1_1
T_7_6_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g1_1
T_7_6_input_2_4
T_7_6_wire_logic_cluster/lc_4/in_2

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g3_1
T_7_5_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g1_1
T_7_6_wire_logic_cluster/lc_5/in_1

End 

Net : pr1.counterZ0Z_0
T_7_5_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_input_2_3
T_7_6_wire_logic_cluster/lc_3/in_2

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g3_0
T_7_5_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g0_0
T_7_6_wire_logic_cluster/lc_6/in_0

End 

Net : pr1.counterZ0Z_8
T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_0/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_0/in_0

End 

Net : pr1.CLK_out_i
T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_4/in_0

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_7/in_0

End 

Net : pr1.G_2_xx_mm_a0_1
T_7_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_6/in_0

End 

Net : pr1.counterZ0Z_5
T_7_5_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g0_5
T_7_6_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g0_5
T_7_6_wire_logic_cluster/lc_1/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_5/in_1

End 

Net : counter_RNI0QOM4_0
T_8_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_8_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_8_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_8_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_8_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_8_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

End 

Net : g0_9
T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_2/in_3

End 

Net : pwm0.brojacZ0Z_4
T_8_7_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_37
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_4/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : pr1.counter_RNI6IFO2Z0Z_0_cascade_
T_8_6_wire_logic_cluster/lc_1/ltout
T_8_6_wire_logic_cluster/lc_2/in_2

End 

Net : pr1.g0_11
T_7_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_8
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_1/in_0

End 

Net : pr1.g0_10
T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_1/in_3

End 

Net : pr1.counterZ0Z_2
T_7_5_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g1_2
T_7_6_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_36
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_4/in_3

End 

Net : pr1.counterZ0Z_4
T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_9_5_sp4_v_t_40
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_sp4_v_t_40
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_sp4_v_t_40
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_6/in_1

End 

Net : pr1.counterZ0Z_6
T_7_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_input_2_3
T_8_6_wire_logic_cluster/lc_3/in_2

T_7_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g0_6
T_7_6_wire_logic_cluster/lc_1/in_3

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g1_6
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : pr1.counterZ0Z_7
T_7_5_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g3_7
T_8_6_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

T_7_5_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g1_7
T_7_6_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_7/in_1

End 

Net : pr1.new_clkZ0
T_7_7_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g1_4
T_7_6_wire_logic_cluster/lc_4/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_4/in_0

T_7_7_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g0_4
T_7_6_wire_logic_cluster/lc_7/in_3

End 

Net : pwm0_brojac_0
T_8_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_0/in_1

End 

Net : pwm0.un8_brojac
T_9_7_wire_logic_cluster/lc_5/cout
T_9_7_wire_logic_cluster/lc_6/in_3

End 

Net : pwm0.brojac_i_0
T_9_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : pr1.G_2_xx_mm_a0_2_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : pwm0_brojac_1
T_8_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_1/in_1

End 

Net : pwm0.brojac_i_1
T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : pwm0.brojacZ0Z_3
T_8_7_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_3/in_1

End 

Net : pwm0.brojacZ0Z_5
T_8_7_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_input_2_4
T_8_6_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_5/in_0

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : pwm0.brojacZ0Z_2
T_8_7_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g1_2
T_9_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_2/in_1

End 

Net : pwm0.brojac_i_2
T_9_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_2/in_1

End 

Net : pwm0.brojac_i_3
T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g1_3
T_9_7_wire_logic_cluster/lc_3/in_1

End 

Net : pr1.counter_RNIM7991Z0Z_8_cascade_
T_8_6_wire_logic_cluster/lc_0/ltout
T_8_6_wire_logic_cluster/lc_1/in_2

End 

Net : pwm0.brojac_i_4
T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_7_6_0_
T_7_6_wire_logic_cluster/carry_in_mux/cout
T_7_6_wire_logic_cluster/lc_0/in_3

End 

Net : pwm0.brojac_i_5
T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : pr1.counter_cry_6
T_7_5_wire_logic_cluster/lc_6/cout
T_7_5_wire_logic_cluster/lc_7/in_3

Net : pwm0.positionZ0Z_2
T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_7_lc_trk_g2_0
T_9_7_input_2_2
T_9_7_wire_logic_cluster/lc_2/in_2

T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : pr1.un8_counter_0_0
T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_7/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g1_1
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : pr1.counter_cry_5
T_7_5_wire_logic_cluster/lc_5/cout
T_7_5_wire_logic_cluster/lc_6/in_3

Net : pwm0.positionZ0Z_0
T_9_6_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g0_0
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_0/in_1

End 

Net : pwm0.positionZ0Z_3
T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_7_lc_trk_g2_3
T_9_7_input_2_3
T_9_7_wire_logic_cluster/lc_3/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : pr1.counter_cry_4
T_7_5_wire_logic_cluster/lc_4/cout
T_7_5_wire_logic_cluster/lc_5/in_3

Net : pwm0.position_cry_4
T_9_6_wire_logic_cluster/lc_4/cout
T_9_6_wire_logic_cluster/lc_5/in_3

End 

Net : pwm0.brojac_cry_4
T_8_7_wire_logic_cluster/lc_4/cout
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : pwm0.positionZ0Z_1
T_9_6_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g0_1
T_9_7_input_2_1
T_9_7_wire_logic_cluster/lc_1/in_2

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_1/in_1

End 

Net : pr1.counter_cry_3
T_7_5_wire_logic_cluster/lc_3/cout
T_7_5_wire_logic_cluster/lc_4/in_3

Net : pwm0.brojac_cry_3
T_8_7_wire_logic_cluster/lc_3/cout
T_8_7_wire_logic_cluster/lc_4/in_3

Net : pwm0.position_cry_3
T_9_6_wire_logic_cluster/lc_3/cout
T_9_6_wire_logic_cluster/lc_4/in_3

Net : pwm0.positionZ0Z_5
T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_7_lc_trk_g2_7
T_9_7_input_2_5
T_9_7_wire_logic_cluster/lc_5/in_2

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_5/in_1

End 

Net : pr1.CLK_out_RNOZ0Z_1_cascade_
T_7_6_wire_logic_cluster/lc_5/ltout
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : pr1.un8_counter_1_cascade_
T_7_6_wire_logic_cluster/lc_6/ltout
T_7_6_wire_logic_cluster/lc_7/in_2

End 

Net : pwm0.position_cry_2
T_9_6_wire_logic_cluster/lc_2/cout
T_9_6_wire_logic_cluster/lc_3/in_3

Net : pr1.counter_cry_2
T_7_5_wire_logic_cluster/lc_2/cout
T_7_5_wire_logic_cluster/lc_3/in_3

Net : pwm0.brojac_cry_2
T_8_7_wire_logic_cluster/lc_2/cout
T_8_7_wire_logic_cluster/lc_3/in_3

Net : pwm0.position_cry_1
T_9_6_wire_logic_cluster/lc_1/cout
T_9_6_wire_logic_cluster/lc_2/in_3

Net : pr1.counter_cry_1
T_7_5_wire_logic_cluster/lc_1/cout
T_7_5_wire_logic_cluster/lc_2/in_3

Net : pwm0.brojac_cry_1
T_8_7_wire_logic_cluster/lc_1/cout
T_8_7_wire_logic_cluster/lc_2/in_3

Net : pwm0.positionZ0Z_4
T_9_6_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : pr1.counter_cry_0
T_7_5_wire_logic_cluster/lc_0/cout
T_7_5_wire_logic_cluster/lc_1/in_3

Net : pwm0.brojac_cry_0
T_8_7_wire_logic_cluster/lc_0/cout
T_8_7_wire_logic_cluster/lc_1/in_3

Net : pwm0.position_cry_0
T_9_6_wire_logic_cluster/lc_0/cout
T_9_6_wire_logic_cluster/lc_1/in_3

Net : bfn_9_6_0_
Net : bfn_8_7_0_
Net : bfn_7_5_0_
Net : LED0_c
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_sp12_h_l_0
T_13_7_lc_trk_g0_3
T_13_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_12_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g1_6
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

