<profile>

<section name = "Vitis HLS Report for 'filter_kernel'" level="0">
<item name = "Date">Mon Mar 24 04:06:42 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">filter</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272">filter_kernel_Pipeline_VITIS_LOOP_119_2, 1922, 1922, 19.220 us, 19.220 us, 1921, 1921, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282">filter_kernel_Pipeline_VITIS_LOOP_119_21, 1922, 1922, 19.220 us, 19.220 us, 1921, 1921, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292">filter_kernel_Pipeline_VITIS_LOOP_119_22, 1922, 1922, 19.220 us, 19.220 us, 1921, 1921, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302">filter_kernel_Pipeline_VITIS_LOOP_139_8, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_138_7">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 418, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 135, 16636, 22740, -</column>
<column name="Memory">27, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 1104, -</column>
<column name="Register">-, -, 1109, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">9, 61, 16, 45, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 294, 307, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272">filter_kernel_Pipeline_VITIS_LOOP_119_2, 0, 0, 13, 51, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282">filter_kernel_Pipeline_VITIS_LOOP_119_21, 0, 0, 13, 51, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292">filter_kernel_Pipeline_VITIS_LOOP_119_22, 0, 0, 13, 51, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302">filter_kernel_Pipeline_VITIS_LOOP_139_8, 0, 135, 15527, 21812, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U192">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U193">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U194">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U195">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U196">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U197">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U198">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U199">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U200">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U201">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="urem_31ns_3ns_2_35_seq_1_U203">urem_31ns_3ns_2_35_seq_1, 0, 0, 382, 230, 0</column>
<column name="urem_32ns_3ns_2_36_seq_1_U202">urem_32ns_3ns_2_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_1_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_2_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_3_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_4_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_5_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_6_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_7_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
<column name="line_buffer_8_U">line_buffer_RAM_1WNR_AUTO_1R1W, 3, 0, 0, 0, 1920, 8, 1, 15360</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln138_1_fu_504_p2">+, 0, 0, 38, 31, 1</column>
<column name="row_2_fu_418_p2">+, 0, 0, 38, 31, 1</column>
<column name="src_row_fu_433_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub14_i_fu_388_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub23_i_fu_397_p2">+, 0, 0, 39, 32, 2</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="cmp62_fu_424_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln138_1_fu_510_p2">icmp, 0, 0, 38, 31, 2</column>
<column name="icmp_ln138_fu_413_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="slt_fu_453_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="empty_29_fu_485_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln138_fu_516_p3">select, 0, 0, 31, 1, 1</column>
<column name="src_row_3_fu_464_p3">select, 0, 0, 31, 1, 31</column>
<column name="rev_fu_458_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">241, 56, 1, 56</column>
<column name="input_stream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="kernel_address0_local">53, 10, 4, 40</column>
<column name="line_buffer_1_address0">14, 3, 11, 33</column>
<column name="line_buffer_1_ce0">14, 3, 1, 3</column>
<column name="line_buffer_1_ce1">9, 2, 1, 2</column>
<column name="line_buffer_1_ce2">9, 2, 1, 2</column>
<column name="line_buffer_1_ce3">9, 2, 1, 2</column>
<column name="line_buffer_1_d0">14, 3, 8, 24</column>
<column name="line_buffer_1_we0">14, 3, 1, 3</column>
<column name="line_buffer_2_address0">14, 3, 11, 33</column>
<column name="line_buffer_2_ce0">14, 3, 1, 3</column>
<column name="line_buffer_2_ce1">9, 2, 1, 2</column>
<column name="line_buffer_2_ce2">9, 2, 1, 2</column>
<column name="line_buffer_2_ce3">9, 2, 1, 2</column>
<column name="line_buffer_2_d0">14, 3, 8, 24</column>
<column name="line_buffer_2_we0">14, 3, 1, 3</column>
<column name="line_buffer_3_address0">14, 3, 11, 33</column>
<column name="line_buffer_3_ce0">14, 3, 1, 3</column>
<column name="line_buffer_3_ce1">9, 2, 1, 2</column>
<column name="line_buffer_3_ce2">9, 2, 1, 2</column>
<column name="line_buffer_3_ce3">9, 2, 1, 2</column>
<column name="line_buffer_3_d0">14, 3, 8, 24</column>
<column name="line_buffer_3_we0">14, 3, 1, 3</column>
<column name="line_buffer_4_address0">14, 3, 11, 33</column>
<column name="line_buffer_4_ce0">14, 3, 1, 3</column>
<column name="line_buffer_4_ce1">9, 2, 1, 2</column>
<column name="line_buffer_4_ce2">9, 2, 1, 2</column>
<column name="line_buffer_4_ce3">9, 2, 1, 2</column>
<column name="line_buffer_4_d0">14, 3, 8, 24</column>
<column name="line_buffer_4_we0">14, 3, 1, 3</column>
<column name="line_buffer_5_address0">14, 3, 11, 33</column>
<column name="line_buffer_5_ce0">14, 3, 1, 3</column>
<column name="line_buffer_5_ce1">9, 2, 1, 2</column>
<column name="line_buffer_5_ce2">9, 2, 1, 2</column>
<column name="line_buffer_5_ce3">9, 2, 1, 2</column>
<column name="line_buffer_5_d0">14, 3, 8, 24</column>
<column name="line_buffer_5_we0">14, 3, 1, 3</column>
<column name="line_buffer_6_address0">14, 3, 11, 33</column>
<column name="line_buffer_6_ce0">14, 3, 1, 3</column>
<column name="line_buffer_6_ce1">9, 2, 1, 2</column>
<column name="line_buffer_6_ce2">9, 2, 1, 2</column>
<column name="line_buffer_6_ce3">9, 2, 1, 2</column>
<column name="line_buffer_6_d0">14, 3, 8, 24</column>
<column name="line_buffer_6_we0">14, 3, 1, 3</column>
<column name="line_buffer_7_address0">14, 3, 11, 33</column>
<column name="line_buffer_7_ce0">14, 3, 1, 3</column>
<column name="line_buffer_7_ce1">9, 2, 1, 2</column>
<column name="line_buffer_7_ce2">9, 2, 1, 2</column>
<column name="line_buffer_7_ce3">9, 2, 1, 2</column>
<column name="line_buffer_7_d0">14, 3, 8, 24</column>
<column name="line_buffer_7_we0">14, 3, 1, 3</column>
<column name="line_buffer_8_address0">14, 3, 11, 33</column>
<column name="line_buffer_8_ce0">14, 3, 1, 3</column>
<column name="line_buffer_8_ce1">9, 2, 1, 2</column>
<column name="line_buffer_8_ce2">9, 2, 1, 2</column>
<column name="line_buffer_8_ce3">9, 2, 1, 2</column>
<column name="line_buffer_8_d0">14, 3, 8, 24</column>
<column name="line_buffer_8_we0">14, 3, 1, 3</column>
<column name="line_buffer_address0">14, 3, 11, 33</column>
<column name="line_buffer_ce0">14, 3, 1, 3</column>
<column name="line_buffer_ce1">9, 2, 1, 2</column>
<column name="line_buffer_ce2">9, 2, 1, 2</column>
<column name="line_buffer_ce3">9, 2, 1, 2</column>
<column name="line_buffer_d0">14, 3, 8, 24</column>
<column name="line_buffer_we0">14, 3, 1, 3</column>
<column name="output_stream_TDATA_int_regslice">9, 2, 32, 64</column>
<column name="output_stream_TKEEP_int_regslice">9, 2, 4, 8</column>
<column name="output_stream_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="output_stream_TSTRB_int_regslice">9, 2, 4, 8</column>
<column name="phi_urem_fu_124">9, 2, 31, 62</column>
<column name="row_fu_128">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">55, 0, 55, 0</column>
<column name="buffer_row_reg_749">2, 0, 2, 0</column>
<column name="cmp62_reg_724">1, 0, 1, 0</column>
<column name="conv17_i_1_1_reg_696">32, 0, 32, 0</column>
<column name="conv17_i_1_2_reg_701">32, 0, 32, 0</column>
<column name="conv17_i_1_reg_691">32, 0, 32, 0</column>
<column name="conv17_i_2_1_reg_711">32, 0, 32, 0</column>
<column name="conv17_i_2_2_reg_716">32, 0, 32, 0</column>
<column name="conv17_i_2_reg_706">32, 0, 32, 0</column>
<column name="conv17_i_3_reg_686">32, 0, 32, 0</column>
<column name="conv17_i_reg_676">32, 0, 32, 0</column>
<column name="conv17_i_s_reg_681">32, 0, 32, 0</column>
<column name="conv18_i_reg_671">32, 0, 32, 0</column>
<column name="empty_27_reg_666">11, 0, 11, 0</column>
<column name="empty_29_reg_744">2, 0, 2, 0</column>
<column name="empty_30_reg_759">2, 0, 2, 0</column>
<column name="empty_reg_656">31, 0, 31, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start_reg">1, 0, 1, 0</column>
<column name="image_height_0_data_reg">32, 0, 32, 0</column>
<column name="image_height_0_vld_reg">0, 0, 1, 1</column>
<column name="image_height_read_reg_633">32, 0, 32, 0</column>
<column name="image_width_0_data_reg">32, 0, 32, 0</column>
<column name="image_width_0_vld_reg">0, 0, 1, 1</column>
<column name="image_width_read_reg_640">32, 0, 32, 0</column>
<column name="kernel_factor_0_data_reg">32, 0, 32, 0</column>
<column name="kernel_factor_0_vld_reg">0, 0, 1, 1</column>
<column name="kernel_factor_read_reg_628">32, 0, 32, 0</column>
<column name="kernel_load_1_reg_563">32, 0, 32, 0</column>
<column name="kernel_load_2_reg_573">32, 0, 32, 0</column>
<column name="kernel_load_3_reg_583">32, 0, 32, 0</column>
<column name="kernel_load_4_reg_593">32, 0, 32, 0</column>
<column name="kernel_load_5_reg_603">32, 0, 32, 0</column>
<column name="kernel_load_6_reg_613">32, 0, 32, 0</column>
<column name="kernel_load_7_reg_623">32, 0, 32, 0</column>
<column name="kernel_load_8_reg_646">32, 0, 32, 0</column>
<column name="kernel_load_reg_553">32, 0, 32, 0</column>
<column name="output_stream_TDATA_reg">32, 0, 32, 0</column>
<column name="output_stream_TKEEP_reg">4, 0, 4, 0</column>
<column name="output_stream_TLAST_reg">1, 0, 1, 0</column>
<column name="output_stream_TSTRB_reg">4, 0, 4, 0</column>
<column name="phi_urem_fu_124">31, 0, 31, 0</column>
<column name="row_fu_128">31, 0, 31, 0</column>
<column name="src_row_3_reg_739">31, 0, 31, 0</column>
<column name="sub14_i_reg_651">32, 0, 32, 0</column>
<column name="sub23_i_reg_661">32, 0, 32, 0</column>
<column name="tmp_reg_734">1, 0, 1, 0</column>
<column name="trunc_ln138_reg_754">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, filter_kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, filter_kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, filter_kernel, return value</column>
<column name="input_stream_TDATA">in, 32, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TKEEP">in, 4, axis, input_stream_V_keep_V, pointer</column>
<column name="input_stream_TSTRB">in, 4, axis, input_stream_V_strb_V, pointer</column>
<column name="output_stream_TDATA">out, 32, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TVALID">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TREADY">in, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TKEEP">out, 4, axis, output_stream_V_keep_V, pointer</column>
<column name="output_stream_TSTRB">out, 4, axis, output_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
