#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 25 16:24:55 2017
# Process ID: 22996
# Current directory: /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0.dcp' for cell 'design_1_i/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/design_1_c_shift_ram_1_0.dcp' for cell 'design_1_i/c_shift_ram_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_2_0/design_1_c_shift_ram_2_0.dcp' for cell 'design_1_i/c_shift_ram_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_3_0/design_1_c_shift_ram_3_0.dcp' for cell 'design_1_i/c_shift_ram_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_div32p2_0_0/design_1_div32p2_0_0.dcp' for cell 'design_1_i/div32p2_0'
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1/.Xil/Vivado-22996-ispc2016/dcp_3/design_1_clk_wiz_0_0.edf:332]
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1763.422 ; gain = 481.449 ; free physical = 7710 ; free virtual = 27361
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/design_1_c_shift_ram_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_2_0/design_1_c_shift_ram_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_3_0/design_1_c_shift_ram_3_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1763.422 ; gain = 760.531 ; free physical = 7716 ; free virtual = 27360
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1795.438 ; gain = 0.000 ; free physical = 7715 ; free virtual = 27359
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1811.438 ; gain = 0.000 ; free physical = 7713 ; free virtual = 27357

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ee3c542

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.438 ; gain = 16.000 ; free physical = 7712 ; free virtual = 27356

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 152f30a3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.078 ; gain = 26.641 ; free physical = 7700 ; free virtual = 27344

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 152f30a3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.078 ; gain = 26.641 ; free physical = 7700 ; free virtual = 27344
Phase 1 Placer Initialization | Checksum: 152f30a3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.078 ; gain = 26.641 ; free physical = 7699 ; free virtual = 27343

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e473b6a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7692 ; free virtual = 27336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e473b6a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7692 ; free virtual = 27336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3aacbdc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7692 ; free virtual = 27336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dd141f41

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7692 ; free virtual = 27336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a0200820

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7692 ; free virtual = 27336

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13d5dce4c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7692 ; free virtual = 27336

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a326467c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7691 ; free virtual = 27335

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 137501861

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7691 ; free virtual = 27336

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 133312755

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 133312755

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1eee8cae3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335
Phase 3 Detail Placement | Checksum: 1eee8cae3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-45.270. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d9195ca3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335
Phase 4.1 Post Commit Optimization | Checksum: 1d9195ca3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9195ca3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d9195ca3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14133a2ec

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14133a2ec

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335
Ending Placer Task | Checksum: ad388636

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.090 ; gain = 50.652 ; free physical = 7690 ; free virtual = 27335
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1846.090 ; gain = 82.664 ; free physical = 7690 ; free virtual = 27335
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1846.090 ; gain = 0.000 ; free physical = 7686 ; free virtual = 27335
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1846.090 ; gain = 0.000 ; free physical = 7685 ; free virtual = 27331
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1846.090 ; gain = 0.000 ; free physical = 7684 ; free virtual = 27330
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1846.090 ; gain = 0.000 ; free physical = 7683 ; free virtual = 27329
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7469b923 ConstDB: 0 ShapeSum: 38cecd13 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 97070ba3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1906.754 ; gain = 60.664 ; free physical = 7582 ; free virtual = 27229

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 97070ba3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1906.758 ; gain = 60.668 ; free physical = 7581 ; free virtual = 27230

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 97070ba3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1906.758 ; gain = 60.668 ; free physical = 7567 ; free virtual = 27216

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 97070ba3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1906.758 ; gain = 60.668 ; free physical = 7567 ; free virtual = 27216
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15605b916

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7556 ; free virtual = 27206
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-43.474| TNS=-3428.179| WHS=-0.241 | THS=-12.741|

Phase 2 Router Initialization | Checksum: 1d74d9327

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7556 ; free virtual = 27205

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15fc8f17a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1576
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1528893d3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-49.743| TNS=-3926.478| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 184883d58

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1d21a14e1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
Phase 4.1.2 GlobIterForTiming | Checksum: 86a4f45b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
Phase 4.1 Global Iteration 0 | Checksum: 86a4f45b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 408
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 14758eaa2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-48.505| TNS=-3822.585| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 20c0606d4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 2022b7ab6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
Phase 4.2.2 GlobIterForTiming | Checksum: 1a602dec6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
Phase 4.2 Global Iteration 1 | Checksum: 1a602dec6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7550 ; free virtual = 27200

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2112
 Number of Nodes with overlaps = 852
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 21f9ea424

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-48.465| TNS=-3793.717| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 178c8cb1d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202
Phase 4 Rip-up And Reroute | Checksum: 178c8cb1d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18940f08b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-48.386| TNS=-3786.370| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17a45cd00

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27201

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17a45cd00

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27201
Phase 5 Delay and Skew Optimization | Checksum: 17a45cd00

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27201

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 170fe8767

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-48.217| TNS=-3775.768| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b98cf620

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202
Phase 6 Post Hold Fix | Checksum: 1b98cf620

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.78713 %
  Global Horizontal Routing Utilization  = 2.39615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 15ab6f992

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7553 ; free virtual = 27202

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ab6f992

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d177a99

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-48.217| TNS=-3775.768| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18d177a99

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 1908.754 ; gain = 62.664 ; free physical = 7551 ; free virtual = 27200
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1908.754 ; gain = 0.000 ; free physical = 7545 ; free virtual = 27200
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu May 25 16:26:30 2017...
