/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2021 Samsung Electronics Co., Ltd.
 */

#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	AOC_CMU_AOC_QCH = QCH_TYPE,
	AOC_SYSCTRL_APB_QCH,
	BAAW_AOC_QCH,
	D_TZPC_AOC_QCH,
	GPC_AOC_QCH,
	LH_ATB_MI_LT_AOC_CD_QCH,
	LH_ATB_SI_LT_AOC_QCH,
	LH_ATB_SI_LT_AOC_CD_QCH,
	LH_AXI_MI_LD_HSI0_AOC_QCH,
	LH_AXI_MI_LP0_AOC_CD_QCH,
	LH_AXI_MI_LP1_AOC_CD_QCH,
	LH_AXI_MI_P_AOC_CU_QCH,
	LH_AXI_SI_D_AOC_QCH,
	LH_AXI_SI_LP0_AOC_CD_QCH,
	LH_AXI_SI_LP1_AOC_CD_QCH,
	LH_AXI_SI_P_AOC_CU_QCH,
	PPMU_AOC_QCH,
	PPMU_USB_QCH,
	SLH_AXI_MI_LG_AOC_QCH,
	SLH_AXI_MI_P_AOC_QCH,
	SLH_AXI_SI_LP0_AOC_QCH,
	SLH_AXI_SI_LP1_AOC_QCH,
	SSMT_AOC_QCH,
	SYSMMU_AOC_QCH_S1,
	SYSMMU_AOC_QCH_S2,
	SYSREG_AOC_QCH,
	UASC_AOC_QCH,
	APBIF_GPIO_ALIVE_QCH,
	APBIF_GPIO_FAR_ALIVE_QCH,
	APBIF_INTCOMB_VGPIO2AP_QCH,
	APBIF_INTCOMB_VGPIO2APM_QCH,
	APBIF_INTCOMB_VGPIO2PMU_QCH,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_TRTC_QCH,
	APM_CMU_APM_QCH,
	APM_I3C_PMIC_QCH_P,
	APM_I3C_PMIC_QCH_S,
	APM_USI0_UART_QCH,
	APM_USI0_USI_QCH,
	APM_USI1_UART_QCH,
	D_TZPC_APM_QCH,
	GPC_APM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	INTMEM_QCH,
	LH_AXI_MI_IG_SWD_QCH,
	LH_AXI_MI_LG_DBGCORE_CD_QCH,
	LH_AXI_MI_LG_SCAN2DRAM_CD_QCH,
	LH_AXI_MI_LP0_AOC_CU_QCH,
	LH_AXI_MI_P_ALIVE_CU_QCH,
	LH_AXI_SI_D_APM_QCH,
	LH_AXI_SI_LG_DBGCORE_CD_QCH,
	LH_AXI_SI_LG_SCAN2DRAM_CD_QCH,
	LH_AXI_SI_LP0_AOC_CU_QCH,
	LH_AXI_SI_P_ALIVE_CU_QCH,
	MAILBOX_APM_AOC_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_AUR_QCH,
	MAILBOX_APM_GSA_QCH,
	MAILBOX_APM_SWD_QCH,
	MAILBOX_APM_TPU_QCH,
	MAILBOX_AP_AOCA32_QCH,
	MAILBOX_AP_AOCF1_QCH,
	MAILBOX_AP_AOCP6_QCH,
	MAILBOX_AP_AUR0_QCH,
	MAILBOX_AP_AUR1_QCH,
	MAILBOX_AP_AUR2_QCH,
	MAILBOX_AP_AUR3_QCH,
	MAILBOX_AP_DBGCORE_QCH,
	PMU_INTR_GEN_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_APM_GREBE_QCH,
	RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH,
	SLH_AXI_MI_LP0_AOC_QCH,
	SLH_AXI_MI_P_ALIVE_QCH,
	SLH_AXI_SI_LG_DBGCORE_QCH,
	SLH_AXI_SI_LG_SCAN2DRAM_QCH,
	SSMT_D_APM_QCH,
	SSMT_LG_DBGCORE_QCH,
	SS_DBGCORE_QCH_GREBE,
	SS_DBGCORE_QCH_DBG,
	SYSMMU_D_APM_QCH,
	SYSREG_APM_QCH,
	UASC_APM_QCH,
	UASC_DBGCORE_QCH,
	UASC_IG_SWD_QCH,
	UASC_LP0_AOC_QCH,
	UASC_P_ALIVE_QCH,
	WDT_APM_QCH,
	ADD_APBIF_AUR_QCH,
	ADD_AUR_QCH,
	AUR_QCH,
	AUR_CMU_AUR_QCH,
	BAAW_AUR_QCH,
	D_TZPC_AUR_QCH,
	GPC_AUR_QCH,
	LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH,
	LH_ATB_SI_LT_AUR_CPUCL0_QCH,
	LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH,
	LH_AXI_MI_P_AUR_CU_QCH,
	LH_AXI_SI_D0_AUR_QCH,
	LH_AXI_SI_D1_AUR_QCH,
	LH_AXI_SI_P_AUR_CU_QCH,
	PPMU_D0_AUR_QCH,
	PPMU_D1_AUR_QCH,
	SLH_AXI_MI_P_AUR_QCH,
	SSMT_D0_AUR_QCH,
	SSMT_D1_AUR_QCH,
	SYSMMU_D0_AUR_WP_QCH_S1,
	SYSMMU_D0_AUR_WP_QCH_S2,
	SYSMMU_D1_AUR_WP_QCH_S1,
	SYSMMU_D1_AUR_WP_QCH_S2,
	SYSREG_AUR_QCH,
	UASC_AUR_QCH,
	BO_QCH,
	BO_CMU_BO_QCH,
	D_TZPC_BO_QCH,
	GPC_BO_QCH,
	LH_AXI_MI_IP_BO_QCH,
	LH_AXI_SI_D_BO_QCH,
	LH_AXI_SI_IP_BO_QCH,
	PPMU_BO_QCH,
	SLH_AXI_MI_P_BO_QCH,
	SSMT_BO_QCH,
	SYSMMU_BO_QCH_S1,
	SYSMMU_BO_QCH_S2,
	SYSREG_BO_QCH,
	UASC_BO_QCH,
	CMU_TOP_CMUREF_QCH,
	DFTMUX_CMU_QCH_CIS_CLK0,
	DFTMUX_CMU_QCH_CIS_CLK1,
	DFTMUX_CMU_QCH_CIS_CLK2,
	DFTMUX_CMU_QCH_CIS_CLK3,
	DFTMUX_CMU_QCH_CIS_CLK4,
	DFTMUX_CMU_QCH_CIS_CLK5,
	DFTMUX_CMU_QCH_CIS_CLK6,
	DFTMUX_CMU_QCH_CIS_CLK7,
	OTP_QCH,
	ADM_APB_G_CLUSTER0_QCH,
	BPS_CPUCL0_QCH,
	CLUSTER0_QCH_SCLK,
	CLUSTER0_QCH_ATCLK,
	CLUSTER0_QCH_GIC,
	CLUSTER0_QCH_PCLK,
	CLUSTER0_QCH_PERIPHCLK,
	CLUSTER0_QCH_DBG_PD,
	CLUSTER0_QCH_PDBGCLK,
	CMU_CPUCL0_CMUREF_QCH,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_QCH,
	D_TZPC_CPUCL0_QCH,
	GPC_CPUCL0_QCH,
	HPM_APBIF_CPUCL0_QCH,
	LH_ACE_SI_D0_CPUCL0_QCH,
	LH_ACE_SI_D1_CPUCL0_QCH,
	LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH,
	LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH,
	LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH,
	LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH,
	LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH,
	LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH,
	LH_ATB_MI_IT0_CLUSTER0_QCH,
	LH_ATB_MI_IT1_CLUSTER0_QCH,
	LH_ATB_MI_IT2_CLUSTER0_QCH,
	LH_ATB_MI_IT3_CLUSTER0_QCH,
	LH_ATB_MI_IT4_CLUSTER0_QCH,
	LH_ATB_MI_IT5_CLUSTER0_QCH,
	LH_ATB_MI_IT6_CLUSTER0_QCH,
	LH_ATB_MI_IT7_CLUSTER0_QCH,
	LH_ATB_MI_LT0_TPU_CPUCL0_QCH,
	LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH,
	LH_ATB_MI_LT1_TPU_CPUCL0_QCH,
	LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH,
	LH_ATB_MI_LT_AOC_QCH,
	LH_ATB_MI_LT_AOC_CU_QCH,
	LH_ATB_MI_LT_AUR_CPUCL0_QCH,
	LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH,
	LH_ATB_MI_LT_GSA_CPUCL0_QCH,
	LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH,
	LH_ATB_MI_T_BDU_QCH,
	LH_ATB_MI_T_BDU_CU_QCH,
	LH_ATB_MI_T_SLC_QCH,
	LH_ATB_MI_T_SLC_CU_QCH,
	LH_ATB_SI_IT0_CLUSTER0_QCH,
	LH_ATB_SI_IT1_CLUSTER0_QCH,
	LH_ATB_SI_IT2_CLUSTER0_QCH,
	LH_ATB_SI_IT3_CLUSTER0_QCH,
	LH_ATB_SI_IT4_CLUSTER0_QCH,
	LH_ATB_SI_IT5_CLUSTER0_QCH,
	LH_ATB_SI_IT6_CLUSTER0_QCH,
	LH_ATB_SI_IT7_CLUSTER0_QCH,
	LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH,
	LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH,
	LH_ATB_SI_LT_AOC_CU_QCH,
	LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH,
	LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH,
	LH_ATB_SI_T_BDU_CU_QCH,
	LH_ATB_SI_T_SLC_CU_QCH,
	LH_AXI_MI_G_CSSYS_CD_QCH,
	LH_AXI_MI_IG_CSSYS_QCH,
	LH_AXI_MI_IG_DBGCORE_QCH,
	LH_AXI_MI_IG_HSI0_QCH,
	LH_AXI_MI_IG_STM_QCH,
	LH_AXI_MI_LG_DBGCORE_CU_QCH,
	LH_AXI_MI_LG_ETR_HSI0_CD_QCH,
	LH_AXI_MI_P_CPUCL0_CU_QCH,
	LH_AXI_SI_G_CSSYS_CD_QCH,
	LH_AXI_SI_IG_CSSYS_QCH,
	LH_AXI_SI_IG_DBGCORE_QCH,
	LH_AXI_SI_IG_HSI0_QCH,
	LH_AXI_SI_IG_STM_QCH,
	LH_AXI_SI_LG_DBGCORE_CU_QCH,
	LH_AXI_SI_LG_ETR_HSI0_CD_QCH,
	LH_AXI_SI_P_CPUCL0_CU_QCH,
	SLH_AXI_MI_LG_DBGCORE_QCH,
	SLH_AXI_MI_P_CPUCL0_QCH,
	SLH_AXI_SI_G_CSSYS_QCH,
	SLH_AXI_SI_LG_ETR_HSI0_QCH,
	SSMT_CPUCL0_QCH,
	SYSMMU_S2_CPUCL0_QCH,
	SYSREG_CPUCL0_QCH,
	CMU_CPUCL1_CMUREF_QCH,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_QCH_MID,
	CPUCL1_CMU_CPUCL1_QCH,
	CMU_CPUCL2_CMUREF_QCH,
	CMU_CPUCL2_SHORTSTOP_QCH,
	CPUCL2_QCH_BIG,
	CPUCL2_CMU_CPUCL2_QCH,
	CSISX8_QCH_C2_CSIS,
	CSISX8_QCH_CSIS_DMA,
	CSISX8_QCH_EBUF,
	CSIS_CMU_CSIS_QCH,
	D_TZPC_CSIS_QCH,
	GPC_CSIS_QCH,
	LH_AST_MI_L_OTF0_PDP_CSIS_QCH,
	LH_AST_MI_L_OTF1_PDP_CSIS_QCH,
	LH_AST_MI_L_OTF2_PDP_CSIS_QCH,
	LH_AST_MI_L_SOTF0_IPP_CSIS_QCH,
	LH_AST_MI_L_SOTF1_IPP_CSIS_QCH,
	LH_AST_MI_L_SOTF2_IPP_CSIS_QCH,
	LH_AST_MI_L_VO_MCSC_CSIS_QCH,
	LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH,
	LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH,
	LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH,
	LH_AST_SI_L_OTF0_CSIS_PDP_QCH,
	LH_AST_SI_L_OTF1_CSIS_PDP_QCH,
	LH_AST_SI_L_OTF2_CSIS_PDP_QCH,
	LH_AST_SI_L_VO_CSIS_PDP_QCH,
	LH_AXI_MI_LD_PDP_CSIS_QCH,
	LH_AXI_SI_D0_CSIS_QCH,
	LH_AXI_SI_D1_CSIS_QCH,
	MIPI_PHY_LINK_WRAP_QCH_CSIS0,
	MIPI_PHY_LINK_WRAP_QCH_CSIS1,
	MIPI_PHY_LINK_WRAP_QCH_CSIS2,
	MIPI_PHY_LINK_WRAP_QCH_CSIS3,
	MIPI_PHY_LINK_WRAP_QCH_CSIS4,
	MIPI_PHY_LINK_WRAP_QCH_CSIS5,
	MIPI_PHY_LINK_WRAP_QCH_CSIS6,
	MIPI_PHY_LINK_WRAP_QCH_CSIS7,
	PPMU_D0_QCH,
	PPMU_D1_QCH,
	QE_CSIS_DMA0_QCH,
	QE_CSIS_DMA1_QCH,
	QE_CSIS_DMA2_QCH,
	QE_CSIS_DMA3_QCH,
	QE_STRP0_QCH,
	QE_STRP1_QCH,
	QE_STRP2_QCH,
	QE_ZSL0_QCH,
	QE_ZSL1_QCH,
	QE_ZSL2_QCH,
	SLH_AXI_MI_P_CSIS_QCH,
	SSMT_D0_QCH,
	SSMT_D1_QCH,
	SYSMMU_D0_CSIS_QCH_S1,
	SYSMMU_D0_CSIS_QCH_S2,
	SYSMMU_D1_CSIS_QCH_S1,
	SYSMMU_D1_CSIS_QCH_S2,
	SYSREG_CSIS_QCH,
	DISP_CMU_DISP_QCH,
	DPUB_QCH,
	D_TZPC_DISP_QCH,
	GPC_DISP_QCH,
	SLH_AXI_MI_P_DISP_QCH,
	SYSREG_DISP_QCH,
	DNS_QCH_00,
	DNS_QCH_01,
	DNS_CMU_DNS_QCH,
	D_TZPC_DNS_QCH,
	GPC_DNS_QCH,
	LH_AST_MI_L_OTF_IPP_DNS_QCH,
	LH_AST_MI_L_OTF_ITP_DNS_QCH,
	LH_AST_MI_L_VO_IPP_DNS_QCH,
	LH_AST_SI_L_OTF0_DNS_ITP_QCH,
	LH_AST_SI_L_OTF0_DNS_MCSC_QCH,
	LH_AST_SI_L_OTF1_DNS_ITP_QCH,
	LH_AST_SI_L_OTF1_DNS_MCSC_QCH,
	LH_AST_SI_L_OTF2_DNS_MCSC_QCH,
	LH_AST_SI_L_OTF_DNS_GDC_QCH,
	LH_AST_SI_L_VO_DNS_TNR_QCH,
	LH_AXI_MI_LD_IPP_DNS_QCH,
	LH_AXI_MI_LD_ITP_DNS_QCH,
	LH_AXI_MI_LD_MCSC_DNS_QCH,
	LH_AXI_MI_LD_PDP_DNS_QCH,
	LH_AXI_SI_D_DNS_QCH,
	PPMU_D0_DNS_QCH,
	PPMU_D1_DNS_QCH,
	QE_D0_DNS_QCH,
	QE_D1_DNS_QCH,
	SLH_AXI_MI_P_DNS_QCH,
	SSMT_D0_DNS_QCH,
	SSMT_D1_DNS_QCH,
	SYSMMU_DNS_QCH_S1,
	SYSMMU_DNS_QCH_S2,
	SYSREG_DNS_QCH,
	DPUF_QCH_DPU_DMA,
	DPUF_QCH_DPU_DPP,
	DPU_CMU_DPU_QCH,
	D_TZPC_DPU_QCH,
	GPC_DPU_QCH,
	LH_AXI_SI_D0_DPU_QCH,
	LH_AXI_SI_D1_DPU_QCH,
	LH_AXI_SI_D2_DPU_QCH,
	PPMU_DPUD0_QCH,
	PPMU_DPUD1_QCH,
	PPMU_DPUD2_QCH,
	SLH_AXI_MI_P_DPU_QCH,
	SSMT_DPU0_QCH,
	SSMT_DPU1_QCH,
	SSMT_DPU2_QCH,
	SYSMMU_DPUD0_QCH_S1,
	SYSMMU_DPUD0_QCH_S2,
	SYSMMU_DPUD1_QCH_S1,
	SYSMMU_DPUD1_QCH_S2,
	SYSMMU_DPUD2_QCH_S1,
	SYSMMU_DPUD2_QCH_S2,
	SYSREG_DPU_QCH,
	D_TZPC_EH_QCH,
	EH_QCH,
	EH_CMU_EH_QCH,
	GPC_EH_QCH,
	LH_ACEL_SI_D_EH_QCH,
	LH_AXI_MI_IP_EH_QCH,
	LH_AXI_MI_P_EH_CU_QCH,
	LH_AXI_SI_IP_EH_QCH,
	LH_AXI_SI_P_EH_CU_QCH,
	PPMU_EH_QCH,
	QE_EH_QCH,
	SLH_AXI_MI_P_EH_QCH,
	SSMT_EH_QCH,
	SYSMMU_EH_QCH,
	SYSREG_EH_QCH,
	UASC_EH_QCH,
	D_TZPC_G2D_QCH,
	G2D_QCH,
	G2D_CMU_G2D_QCH,
	GPC_G2D_QCH,
	JPEG_QCH,
	LH_ACEL_SI_D2_G2D_QCH,
	LH_AXI_SI_D0_G2D_QCH,
	LH_AXI_SI_D1_G2D_QCH,
	PPMU_D0_G2D_QCH,
	PPMU_D1_G2D_QCH,
	PPMU_D2_G2D_QCH,
	SLH_AXI_MI_P_G2D_QCH,
	SSMT_D0_G2D_QCH,
	SSMT_D1_G2D_QCH,
	SSMT_D2_G2D_QCH,
	SYSMMU_D0_G2D_QCH_0,
	SYSMMU_D0_G2D_QCH_1,
	SYSMMU_D1_G2D_QCH_0,
	SYSMMU_D1_G2D_QCH_1,
	SYSMMU_D2_G2D_QCH_0,
	SYSMMU_D2_G2D_QCH_1,
	SYSREG_G2D_QCH,
	D_TZPC_G3AA_QCH,
	G3AA_QCH,
	G3AA_CMU_G3AA_QCH,
	GPC_G3AA_QCH,
	LH_AST_MI_L_OTF0_PDP_G3AA_QCH,
	LH_AST_MI_L_OTF1_PDP_G3AA_QCH,
	LH_AST_MI_L_OTF2_PDP_G3AA_QCH,
	LH_AST_MI_L_YOTF0_PDP_G3AA_QCH,
	LH_AST_MI_L_YOTF1_PDP_G3AA_QCH,
	LH_AXI_SI_D_G3AA_QCH,
	PPMU_G3AA_QCH,
	SLH_AXI_MI_P_G3AA_QCH,
	SSMT_G3AA_QCH,
	SYSMMU_G3AA_QCH_S1,
	SYSMMU_G3AA_QCH_S2,
	SYSREG_G3AA_QCH,
	ADD_APBIF_G3D_QCH,
	ADD_G3D_QCH,
	ADM_AHB_G_GPU_QCH,
	ASB_G3D_QCH_LH_D0_G3D,
	ASB_G3D_QCH_LH_D1_G3D,
	ASB_G3D_QCH_LH_D2_G3D,
	ASB_G3D_QCH_LH_D3_G3D,
	BUSIF_HPMG3D_QCH,
	D_TZPC_G3D_QCH,
	G3D_CMU_G3D_QCH,
	GPC_G3D_QCH,
	GPU_QCH,
	LH_AXI_MI_IP_G3D_QCH,
	LH_AXI_MI_P_G3D_CU_QCH,
	LH_AXI_SI_IP_G3D_QCH,
	LH_AXI_SI_P_G3D_CU_QCH,
	RSTNSYNC_CLK_G3D_DD_QCH,
	SLH_AXI_MI_P_G3D_QCH,
	SYSREG_G3D_QCH,
	UASC_G3D_QCH,
	D_TZPC_GDC_QCH,
	GDC0_QCH_CLK,
	GDC0_QCH_C2CLK,
	GDC1_QCH_CLK,
	GDC1_QCH_C2CLK,
	GDC_CMU_GDC_QCH,
	GPC_GDC_QCH,
	LH_AST_MI_I_GDC0_GDC1_QCH,
	LH_AST_MI_I_GDC1_SCSC_QCH,
	LH_AST_MI_L_OTF_DNS_GDC_QCH,
	LH_AST_MI_L_OTF_TNR_GDC_QCH,
	LH_AST_MI_L_VO_TNR_GDC_QCH,
	LH_AST_SI_I_GDC0_GDC1_QCH,
	LH_AST_SI_I_GDC1_SCSC_QCH,
	LH_AST_SI_L_VO_GDC_MCSC_QCH,
	LH_AXI_MI_ID_SCSC_GDC1_QCH,
	LH_AXI_SI_D0_GDC_QCH,
	LH_AXI_SI_D1_GDC_QCH,
	LH_AXI_SI_D2_GDC_QCH,
	LH_AXI_SI_ID_SCSC_GDC1_QCH,
	PPMU_D0_GDC_QCH,
	PPMU_D0_SCSC_QCH,
	PPMU_D1_GDC_QCH,
	PPMU_D1_SCSC_QCH,
	PPMU_D2_GDC_QCH,
	PPMU_D2_SCSC_QCH,
	PPMU_D3_GDC_QCH,
	QE_D0_GDC_QCH,
	QE_D0_SCSC_QCH,
	QE_D1_GDC_QCH,
	QE_D1_SCSC_QCH,
	QE_D2_GDC_QCH,
	QE_D2_SCSC_QCH,
	QE_D3_GDC_QCH,
	SCSC_QCH_CLK,
	SCSC_QCH_C2CLK,
	SLH_AXI_MI_P_GDC_QCH,
	SSMT_D0_GDC_QCH,
	SSMT_D0_SCSC_QCH,
	SSMT_D1_GDC_QCH,
	SSMT_D1_SCSC_QCH,
	SSMT_D2_GDC_QCH,
	SSMT_D2_SCSC_QCH,
	SSMT_D3_GDC_QCH,
	SYSMMU_D0_GDC_QCH_S1,
	SYSMMU_D0_GDC_QCH_S2,
	SYSMMU_D1_GDC_QCH_S1,
	SYSMMU_D1_GDC_QCH_S2,
	SYSMMU_D2_GDC_QCH_S1,
	SYSMMU_D2_GDC_QCH_S2,
	SYSREG_GDC_QCH,
	AD_APB_SYSMMU_GSACORE_NS_QCH,
	BAAW_GSACORE_QCH,
	CA32_GSACORE_QCH,
	DMA_GSACORE_QCH,
	GIC_GSACORE_QCH,
	GPIO_GSACORE_QCH,
	GSACORE_CMU_GSACORE_QCH,
	INTMEM_GSACORE_QCH,
	KDN_GSACORE_QCH,
	LH_AST_MI_I_CA32_GIC_QCH,
	LH_AST_MI_I_GIC_CA32_QCH,
	LH_AST_SI_I_CA32_GIC_QCH,
	LH_AST_SI_I_GIC_CA32_QCH,
	LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH,
	LH_ATB_SI_LT_GSA_CPUCL0_QCH,
	LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH,
	LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH,
	LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH,
	LH_AXI_MI_IP_GME_QCH,
	LH_AXI_MI_I_DAP_GSA_QCH,
	LH_AXI_SI_D_GSA_QCH,
	LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH,
	LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH,
	LH_AXI_SI_IP_GME_QCH,
	LH_AXI_SI_IP_GSA_QCH,
	OTP_CON_GSACORE_QCH,
	PPMU_GSACORE_QCH,
	PUF_GSACORE_QCH,
	QE_CA32_GSACORE_QCH,
	QE_DMA_GSACORE_QCH,
	QE_SSS_GSACORE_QCH,
	RESETMON_GSACORE_QCH,
	RSTNSYNC_CLK_SSS_ARESETN_QCH,
	RSTNSYNC_CLK_SSS_HRESETN_QCH,
	RSTNSYNC_CLK_SSS_PORRESETN_QCH,
	SPI_FPS_GSACORE_QCH,
	SPI_GSC_GSACORE_QCH,
	SSMT_GSACORE_QCH,
	SSS_GSACORE_QCH,
	SYSMMU_GSACORE_QCH_S1,
	SYSMMU_GSACORE_QCH_S2,
	SYSREG_GSACORE_QCH,
	UART_GSACORE_QCH,
	WDT_GSACORE_QCH,
	UDAP_SSS_AHB_ASYNC_QCH,
	UGME_QCH,
	APBIF_GPIO_GSACTRL_QCH,
	DAP_GSACTRL_QCH,
	GPC_GSACTRL_QCH,
	GSACTRL_CMU_GSACTRL_QCH,
	INTMEM_GSACTRL_QCH,
	LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH,
	LH_AXI_MI_IP_GSA_QCH,
	LH_AXI_MI_P_GSA_CU_QCH,
	LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH,
	LH_AXI_SI_I_DAP_GSA_QCH,
	LH_AXI_SI_P_GSA_CU_QCH,
	MAILBOX_GSA2AOC_QCH,
	MAILBOX_GSA2AUR_QCH,
	MAILBOX_GSA2NONTZ_QCH,
	MAILBOX_GSA2TPU_QCH,
	MAILBOX_GSA2TZ_QCH,
	PMU_GSA_QCH,
	SECJTAG_GSACTRL_QCH,
	SLH_AXI_MI_P_GSA_QCH,
	SYSREG_GSACTRL_QCH,
	SYSREG_GSACTRLEXT_QCH,
	TIMER_GSACTRL_QCH,
	TZPC_GSACTRL_QCH,
	DP_LINK_QCH_PCLK,
	DP_LINK_QCH_GTC_CLK,
	D_TZPC_HSI0_QCH,
	ETR_MIU_QCH_ACLK,
	ETR_MIU_QCH_PCLK,
	GPC_HSI0_QCH,
	HSI0_CMU_HSI0_QCH,
	LH_ACEL_SI_D_HSI0_QCH,
	LH_AXI_MI_LG_ETR_HSI0_CU_QCH,
	LH_AXI_MI_LP1_AOC_CU_QCH,
	LH_AXI_MI_P_HSI0_CU_QCH,
	LH_AXI_SI_LD_HSI0_AOC_QCH,
	LH_AXI_SI_LG_ETR_HSI0_CU_QCH,
	LH_AXI_SI_LP1_AOC_CU_QCH,
	LH_AXI_SI_P_HSI0_CU_QCH,
	PPMU_HSI0_AOC_QCH,
	PPMU_HSI0_NOCL1B_QCH,
	SLH_AXI_MI_LG_ETR_HSI0_QCH,
	SLH_AXI_MI_LP1_AOC_QCH,
	SLH_AXI_MI_P_HSI0_QCH,
	SSMT_USB_QCH,
	SYSMMU_USB_QCH_S2,
	SYSMMU_USB_QCH_S1,
	SYSREG_HSI0_QCH,
	UASC_HSI0_CTRL_QCH,
	UASC_HSI0_LINK_QCH,
	USB31DRD_QCH_REF,
	USB31DRD_QCH_SLV_CTRL,
	USB31DRD_QCH_SLV_LINK,
	USB31DRD_QCH_APB,
	USB31DRD_QCH_PCS,
	USB31DRD_QCH_DBG,
	USB31DRD_QCH,
	D_TZPC_HSI1_QCH,
	GPC_HSI1_QCH,
	GPIO_HSI1_QCH,
	HSI1_CMU_HSI1_QCH,
	LH_ACEL_SI_D_HSI1_QCH,
	LH_AXI_MI_P_HSI1_CU_QCH,
	LH_AXI_SI_P_HSI1_CU_QCH,
	PCIE_GEN4_0_QCH_DBG_1,
	PCIE_GEN4_0_QCH_AXI_1,
	PCIE_GEN4_0_QCH_APB_1,
	PCIE_GEN4_0_QCH_SCLK_1,
	PCIE_GEN4_0_QCH_PCS_APB,
	PCIE_GEN4_0_QCH_PMA_APB,
	PCIE_GEN4_0_QCH_DBG_2,
	PCIE_GEN4_0_QCH_AXI_2,
	PCIE_GEN4_0_QCH_APB_2,
	PCIE_GEN4_0_QCH_UDBG,
	PCIE_GEN4_0_QCH,
	PCIE_IA_GEN4A_0_QCH,
	PCIE_IA_GEN4B_0_QCH,
	PPMU_HSI1_QCH,
	QE_PCIE_GEN4A_HSI1_QCH,
	QE_PCIE_GEN4B_HSI1_QCH,
	SLH_AXI_MI_P_HSI1_QCH,
	SSMT_HSI1_QCH,
	SSMT_PCIE_IA_GEN4A_0_QCH,
	SSMT_PCIE_IA_GEN4B_0_QCH,
	SYSMMU_HSI1_QCH_S2,
	SYSMMU_HSI1_QCH_S1,
	SYSREG_HSI1_QCH,
	UASC_PCIE_GEN4A_DBI_0_QCH,
	UASC_PCIE_GEN4A_SLV_0_QCH,
	UASC_PCIE_GEN4B_DBI_0_QCH,
	UASC_PCIE_GEN4B_SLV_0_QCH,
	D_TZPC_HSI2_QCH,
	GPC_HSI2_QCH,
	GPIO_HSI2_QCH,
	GPIO_HSI2UFS_QCH,
	HSI2_CMU_HSI2_QCH,
	LH_ACEL_SI_D_HSI2_QCH,
	LH_AXI_MI_P_HSI2_CU_QCH,
	LH_AXI_SI_P_HSI2_CU_QCH,
	MMC_CARD_QCH,
	PCIE_GEN4_1_QCH_AXI_1,
	PCIE_GEN4_1_QCH_APB_1,
	PCIE_GEN4_1_QCH_DBG_1,
	PCIE_GEN4_1_QCH_PCS_APB,
	PCIE_GEN4_1_QCH_REF0,
	PCIE_GEN4_1_QCH_PMA_APB,
	PCIE_GEN4_1_QCH_AXI_2,
	PCIE_GEN4_1_QCH_DBG_2,
	PCIE_GEN4_1_QCH_APB_2,
	PCIE_GEN4_1_QCH_UDBG,
	PCIE_GEN4_1_QCH_REF1,
	PCIE_IA_GEN4A_1_QCH,
	PCIE_IA_GEN4B_1_QCH,
	PPMU_HSI2_QCH,
	QE_MMC_CARD_HSI2_QCH,
	QE_PCIE_GEN4A_HSI2_QCH,
	QE_PCIE_GEN4B_HSI2_QCH,
	QE_UFS_EMBD_HSI2_QCH,
	SLH_AXI_MI_P_HSI2_QCH,
	SSMT_HSI2_QCH,
	SSMT_PCIE_IA_GEN4A_1_QCH,
	SSMT_PCIE_IA_GEN4B_1_QCH,
	SYSMMU_HSI2_QCH_S2,
	SYSMMU_HSI2_QCH_S1,
	SYSREG_HSI2_QCH,
	UASC_PCIE_GEN4A_DBI_1_QCH,
	UASC_PCIE_GEN4A_SLV_1_QCH,
	UASC_PCIE_GEN4B_DBI_1_QCH,
	UASC_PCIE_GEN4B_SLV_1_QCH,
	UFS_EMBD_QCH,
	UFS_EMBD_QCH_FMP,
	D_TZPC_IPP_QCH,
	GPC_IPP_QCH,
	IPP_CMU_IPP_QCH,
	LH_AST_MI_L_OTF0_PDP_IPP_QCH,
	LH_AST_MI_L_OTF1_PDP_IPP_QCH,
	LH_AST_MI_L_OTF2_PDP_IPP_QCH,
	LH_AST_MI_L_VO_PDP_IPP_QCH,
	LH_AST_SI_L_OTF_IPP_DNS_QCH,
	LH_AST_SI_L_SOTF0_IPP_CSIS_QCH,
	LH_AST_SI_L_SOTF1_IPP_CSIS_QCH,
	LH_AST_SI_L_SOTF2_IPP_CSIS_QCH,
	LH_AST_SI_L_VO_IPP_DNS_QCH,
	LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH,
	LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH,
	LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH,
	LH_AXI_SI_D_IPP_QCH,
	LH_AXI_SI_LD_IPP_DNS_QCH,
	PPMU_IPP_QCH,
	PPMU_MSA_QCH,
	QE_ALIGN0_QCH,
	QE_ALIGN1_QCH,
	QE_ALIGN2_QCH,
	QE_ALIGN3_QCH,
	QE_ALN_STAT_QCH,
	QE_FDPIG_QCH,
	QE_RGBH0_QCH,
	QE_RGBH1_QCH,
	QE_RGBH2_QCH,
	QE_THSTAT_QCH,
	QE_TNR_MSA0_QCH,
	QE_TNR_MSA1_QCH,
	SIPU_IPP_QCH,
	SLH_AXI_MI_P_IPP_QCH,
	SSMT_ALIGN0_QCH,
	SSMT_ALIGN1_QCH,
	SSMT_ALIGN2_QCH,
	SSMT_ALIGN3_QCH,
	SSMT_ALN_STAT_QCH,
	SSMT_FDPIG_QCH,
	SSMT_RGBH0_QCH,
	SSMT_RGBH1_QCH,
	SSMT_RGBH2_QCH,
	SSMT_THSTAT_QCH,
	SSMT_TNR_MSA0_QCH,
	SSMT_TNR_MSA1_QCH,
	SYSMMU_IPP_QCH_S1,
	SYSMMU_IPP_QCH_S2,
	SYSREG_IPP_QCH,
	TNR_A_QCH,
	D_TZPC_ITP_QCH,
	GPC_ITP_QCH,
	ITP_QCH,
	ITP_CMU_ITP_QCH,
	LH_AST_MI_L_OTF0_DNS_ITP_QCH,
	LH_AST_MI_L_OTF1_DNS_ITP_QCH,
	LH_AST_SI_L_OTF_ITP_DNS_QCH,
	LH_AXI_SI_LD_ITP_DNS_QCH,
	PPMU_ITP_QCH,
	QE_ITP_QCH,
	SLH_AXI_MI_P_ITP_QCH,
	SSMT_ITP_QCH,
	SYSREG_ITP_QCH,
	C2R_MCSC_QCH,
	D_TZPC_MCSC_QCH,
	GPC_MCSC_QCH,
	ITSC_QCH_CLK,
	ITSC_QCH_C2,
	LH_AST_MI_I_ITSC_MCSC_QCH,
	LH_AST_MI_L_OTF0_DNS_MCSC_QCH,
	LH_AST_MI_L_OTF1_DNS_MCSC_QCH,
	LH_AST_MI_L_OTF2_DNS_MCSC_QCH,
	LH_AST_MI_L_OTF_TNR_MCSC_QCH,
	LH_AST_MI_L_VO_GDC_MCSC_QCH,
	LH_AST_SI_I_ITSC_MCSC_QCH,
	LH_AST_SI_L_OTF_MCSC_TNR_QCH,
	LH_AST_SI_L_VO_MCSC_CSIS_QCH,
	LH_AXI_SI_D0_MCSC_QCH,
	LH_AXI_SI_D1_MCSC_QCH,
	LH_AXI_SI_D2_MCSC_QCH,
	LH_AXI_SI_LD_MCSC_DNS_QCH,
	MCSC_QCH_CLK,
	MCSC_QCH_C2CLK,
	MCSC_CMU_MCSC_QCH,
	PPMU_D0_ITSC_QCH,
	PPMU_D0_MCSC_QCH,
	PPMU_D1_ITSC_QCH,
	PPMU_D1_MCSC_QCH,
	QE_D0_MCSC_QCH,
	QE_D1_ITSC_QCH,
	QE_D1_MCSC_QCH,
	QE_D2_ITSC_QCH,
	QE_D2_MCSC_QCH,
	QE_D3_ITSC_QCH,
	QE_D3_MCSC_QCH,
	QE_D4_MCSC_QCH,
	QE_D5_MCSC_QCH,
	SLH_AXI_MI_P_MCSC_QCH,
	SSMT_D0_ITSC_QCH,
	SSMT_D0_MCSC_QCH,
	SSMT_D1_ITSC_QCH,
	SSMT_D1_MCSC_QCH,
	SYSMMU_D0_MCSC_QCH_S1,
	SYSMMU_D0_MCSC_QCH_S2,
	SYSMMU_D1_MCSC_QCH_S1,
	SYSMMU_D1_MCSC_QCH_S2,
	SYSMMU_D2_MCSC_QCH_S1,
	SYSMMU_D2_MCSC_QCH_S2,
	SYSREG_MCSC_QCH,
	D_TZPC_MFC_QCH,
	GPC_MFC_QCH,
	LH_AXI_SI_D0_MFC_QCH,
	LH_AXI_SI_D1_MFC_QCH,
	MFC_QCH,
	MFC_CMU_MFC_QCH,
	PPMU_D0_MFC_QCH,
	PPMU_D1_MFC_QCH,
	RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH,
	SLH_AXI_MI_P_MFC_QCH,
	SSMT_D0_MFC_QCH,
	SSMT_D1_MFC_QCH,
	SYSMMU_D0_MFC_QCH_0,
	SYSMMU_D0_MFC_QCH_1,
	SYSMMU_D1_MFC_QCH_0,
	SYSMMU_D1_MFC_QCH_1,
	SYSREG_MFC_QCH,
	APBBR_DDRPHY_QCH,
	APBBR_DMC_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	D_TZPC_MIF_QCH,
	GEN_WREN_SECURE_QCH,
	GPC_MIF_QCH,
	LH_AST_MI_G_DMC_CD_QCH,
	LH_AST_SI_G_DMC_QCH,
	LH_AST_SI_G_DMC_CD_QCH,
	LH_AXI_MI_P_MIF_CU_QCH,
	LH_AXI_SI_P_MIF_CU_QCH,
	MIF_CMU_MIF_QCH,
	QCH_ADAPTER_PPC_DEBUG_QCH,
	SLH_AXI_MI_P_MIF_QCH,
	SYSREG_MIF_QCH,
	ADM_AHB_G_SSS_QCH,
	DIT_QCH,
	D_TZPC_MISC_QCH,
	GIC_QCH,
	GPC_MISC_QCH,
	LH_ACEL_SI_D_MISC_QCH,
	LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH,
	LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH,
	LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH,
	LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH,
	LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH,
	LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH,
	LH_AXI_MI_ID_SSS_QCH,
	LH_AXI_MI_P_GIC_CU_QCH,
	LH_AXI_MI_P_MISC_CU_QCH,
	LH_AXI_SI_ID_SSS_QCH,
	LH_AXI_SI_P_GIC_CU_QCH,
	LH_AXI_SI_P_MISC_CU_QCH,
	MCT_QCH,
	MISC_CMU_MISC_QCH,
	OTP_CON_BIRA_QCH,
	OTP_CON_BISR_QCH,
	OTP_CON_TOP_QCH,
	PDMA0_QCH,
	PDMA1_QCH,
	PPMU_MISC_QCH,
	PUF_QCH,
	QE_DIT_QCH,
	QE_PDMA0_QCH,
	QE_PDMA1_QCH,
	QE_RTIC_QCH,
	QE_SPDMA0_QCH,
	QE_SPDMA1_QCH,
	QE_SSS_QCH,
	RTIC_QCH,
	SLH_AXI_MI_P_GIC_QCH,
	SLH_AXI_MI_P_MISC_QCH,
	SPDMA0_QCH,
	SPDMA1_QCH,
	SSMT_DIT_QCH,
	SSMT_PDMA0_QCH,
	SSMT_PDMA1_QCH,
	SSMT_RTIC_QCH,
	SSMT_SPDMA0_QCH,
	SSMT_SPDMA1_QCH,
	SSMT_SSS_QCH,
	SSS_QCH,
	SYSMMU_MISC_QCH,
	SYSMMU_SSS_QCH,
	SYSREG_MISC_QCH,
	TMU_SUB_QCH,
	TMU_TOP_QCH,
	WDT_CLUSTER0_QCH,
	WDT_CLUSTER1_QCH,
	ASYNCSFR_WR_SMC_QCH,
	BDU_QCH,
	CCI_QCH,
	CMU_NOCL0_CMUREF_QCH,
	CPE425_QCH,
	D_TZPC_NOCL0_QCH,
	GPC_NOCL0_QCH,
	LH_ACEL_MI_D_EH_QCH,
	LH_ACE_MI_D0_CPUCL0_QCH,
	LH_ACE_MI_D1_CPUCL0_QCH,
	LH_AST_MI_G_DMC0_QCH,
	LH_AST_MI_G_DMC0_CU_QCH,
	LH_AST_MI_G_DMC1_QCH,
	LH_AST_MI_G_DMC1_CU_QCH,
	LH_AST_MI_G_DMC2_QCH,
	LH_AST_MI_G_DMC2_CU_QCH,
	LH_AST_MI_G_DMC3_QCH,
	LH_AST_MI_G_DMC3_CU_QCH,
	LH_AST_MI_G_NOCL1A_QCH,
	LH_AST_MI_G_NOCL1A_CU_QCH,
	LH_AST_MI_G_NOCL1B_QCH,
	LH_AST_MI_G_NOCL1B_CU_QCH,
	LH_AST_MI_G_NOCL2A_QCH,
	LH_AST_MI_G_NOCL2A_CU_QCH,
	LH_AST_SI_G_DMC0_CU_QCH,
	LH_AST_SI_G_DMC1_CU_QCH,
	LH_AST_SI_G_DMC2_CU_QCH,
	LH_AST_SI_G_DMC3_CU_QCH,
	LH_AST_SI_G_NOCL1A_CU_QCH,
	LH_AST_SI_G_NOCL1B_CU_QCH,
	LH_AST_SI_G_NOCL2A_CU_QCH,
	LH_ATB_MI_T_BDU_CD_QCH,
	LH_ATB_MI_T_SLC_CD_QCH,
	LH_ATB_SI_T_BDU_QCH,
	LH_ATB_SI_T_BDU_CD_QCH,
	LH_ATB_SI_T_SLC_QCH,
	LH_ATB_SI_T_SLC_CD_QCH,
	LH_AXI_MI_P_ALIVE_CD_QCH,
	LH_AXI_MI_P_CPUCL0_CD_QCH,
	LH_AXI_MI_P_EH_CD_QCH,
	LH_AXI_MI_P_GIC_CD_QCH,
	LH_AXI_MI_P_MIF0_CD_QCH,
	LH_AXI_MI_P_MIF1_CD_QCH,
	LH_AXI_MI_P_MIF2_CD_QCH,
	LH_AXI_MI_P_MIF3_CD_QCH,
	LH_AXI_MI_P_MISC_CD_QCH,
	LH_AXI_MI_P_PERIC0_CD_QCH,
	LH_AXI_MI_P_PERIC1_CD_QCH,
	LH_AXI_SI_P_ALIVE_CD_QCH,
	LH_AXI_SI_P_CPUCL0_CD_QCH,
	LH_AXI_SI_P_EH_CD_QCH,
	LH_AXI_SI_P_GIC_CD_QCH,
	LH_AXI_SI_P_MIF0_CD_QCH,
	LH_AXI_SI_P_MIF1_CD_QCH,
	LH_AXI_SI_P_MIF2_CD_QCH,
	LH_AXI_SI_P_MIF3_CD_QCH,
	LH_AXI_SI_P_MISC_CD_QCH,
	LH_AXI_SI_P_PERIC0_CD_QCH,
	LH_AXI_SI_P_PERIC1_CD_QCH,
	NOCL0_CMU_NOCL0_QCH,
	PPC_CCI_M1_CYCLE_QCH,
	PPC_CCI_M1_EVENT_QCH,
	PPC_CCI_M2_EVENT_QCH,
	PPC_CCI_M3_EVENT_QCH,
	PPC_CCI_M4_EVENT_QCH,
	PPC_CPUCL0_D0_CYCLE_QCH,
	PPC_CPUCL0_D0_EVENT_QCH,
	PPC_CPUCL0_D1_EVENT_QCH,
	PPC_DBG_CC_QCH,
	PPC_EH_CYCLE_QCH,
	PPC_EH_EVENT_QCH,
	PPC_IO_CYCLE_QCH,
	PPC_IO_EVENT_QCH,
	PPC_NOCL1A_M0_CYCLE_QCH,
	PPC_NOCL1A_M0_EVENT_QCH,
	PPC_NOCL1A_M1_EVENT_QCH,
	PPC_NOCL1A_M2_EVENT_QCH,
	PPC_NOCL1A_M3_EVENT_QCH,
	PPC_NOCL1B_M0_CYCLE_QCH,
	PPC_NOCL1B_M0_EVENT_QCH,
	PPMU_ACE_CPUCL0_D0_QCH,
	PPMU_ACE_CPUCL0_D1_QCH,
	SFR_APBIF_CMU_TOPC_QCH,
	SLC_CB_TOP_QCH,
	SLC_CH1_QCH,
	SLC_CH2_QCH,
	SLC_CH3_QCH,
	SLC_CH_TOP_QCH,
	SLH_AXI_MI_G_NOCL0_QCH,
	SLH_AXI_SI_P_ALIVE_QCH,
	SLH_AXI_SI_P_CPUCL0_QCH,
	SLH_AXI_SI_P_EH_QCH,
	SLH_AXI_SI_P_GIC_QCH,
	SLH_AXI_SI_P_MIF0_QCH,
	SLH_AXI_SI_P_MIF1_QCH,
	SLH_AXI_SI_P_MIF2_QCH,
	SLH_AXI_SI_P_MIF3_QCH,
	SLH_AXI_SI_P_MISC_QCH,
	SLH_AXI_SI_P_PERIC0_QCH,
	SLH_AXI_SI_P_PERIC1_QCH,
	SYSREG_NOCL0_QCH,
	TREX_D_NOCL0_QCH,
	TREX_P_NOCL0_QCH,
	CMU_NOCL1A_CMUREF_QCH,
	D_TZPC_NOCL1A_QCH,
	GPC_NOCL1A_QCH,
	LH_ACEL_MI_D0_G3D_QCH,
	LH_ACEL_MI_D1_G3D_QCH,
	LH_ACEL_MI_D2_G3D_QCH,
	LH_ACEL_MI_D3_G3D_QCH,
	LH_ACEL_MI_D_TPU_QCH,
	LH_AST_MI_G_NOCL1A_CD_QCH,
	LH_AST_SI_G_NOCL1A_QCH,
	LH_AST_SI_G_NOCL1A_CD_QCH,
	LH_AXI_MI_D0_AUR_QCH,
	LH_AXI_MI_D1_AUR_QCH,
	LH_AXI_MI_P_AUR_CD_QCH,
	LH_AXI_MI_P_G3D_CD_QCH,
	LH_AXI_MI_P_TPU_CD_QCH,
	LH_AXI_SI_P_AUR_CD_QCH,
	LH_AXI_SI_P_G3D_CD_QCH,
	LH_AXI_SI_P_TPU_CD_QCH,
	NOCL1A_CMU_NOCL1A_QCH,
	PPCFW_G3D0_QCH,
	PPCFW_G3D1_QCH,
	PPC_AUR_D0_CYCLE_QCH,
	PPC_AUR_D0_EVENT_QCH,
	PPC_AUR_D1_EVENT_QCH,
	PPC_G3D_D0_CYCLE_QCH,
	PPC_G3D_D0_EVENT_QCH,
	PPC_G3D_D1_EVENT_QCH,
	PPC_G3D_D2_EVENT_QCH,
	PPC_G3D_D3_EVENT_QCH,
	PPC_NOCL2A_M0_CYCLE_QCH,
	PPC_NOCL2A_M0_EVENT_QCH,
	PPC_NOCL2A_M1_EVENT_QCH,
	PPC_NOCL2A_M2_EVENT_QCH,
	PPC_NOCL2A_M3_EVENT_QCH,
	PPC_TPU_CYCLE_QCH,
	PPC_TPU_EVENT_QCH,
	SLH_AXI_SI_P_AUR_QCH,
	SLH_AXI_SI_P_G3D_QCH,
	SLH_AXI_SI_P_TPU_QCH,
	SSMT_G3D0_QCH,
	SSMT_G3D1_QCH,
	SSMT_G3D2_QCH,
	SSMT_G3D3_QCH,
	SYSMMU_G3D_QCH_D0,
	SYSMMU_G3D_QCH_D1,
	SYSMMU_G3D_QCH_D2,
	SYSMMU_G3D_QCH_D3,
	SYSMMU_G3D_QCH_MPTW,
	SYSREG_NOCL1A_QCH,
	TREX_D_NOCL1A_QCH,
	TREX_P_NOCL1A_QCH,
	CMU_NOCL1B_CMUREF_QCH,
	D_TZPC_NOCL1B_QCH,
	GPC_NOCL1B_QCH,
	LH_ACEL_MI_D_HSI0_QCH,
	LH_ACEL_MI_D_HSI1_QCH,
	LH_AST_MI_G_NOCL1B_CD_QCH,
	LH_AST_SI_G_NOCL1B_QCH,
	LH_AST_SI_G_NOCL1B_CD_QCH,
	LH_AXI_MI_D_AOC_QCH,
	LH_AXI_MI_D_APM_QCH,
	LH_AXI_MI_D_GSA_QCH,
	LH_AXI_MI_G_CSSYS_CU_QCH,
	LH_AXI_MI_P_AOC_CD_QCH,
	LH_AXI_MI_P_GSA_CD_QCH,
	LH_AXI_MI_P_HSI0_CD_QCH,
	LH_AXI_MI_P_HSI1_CD_QCH,
	LH_AXI_SI_G_CSSYS_CU_QCH,
	LH_AXI_SI_P_AOC_CD_QCH,
	LH_AXI_SI_P_GSA_CD_QCH,
	LH_AXI_SI_P_HSI0_CD_QCH,
	LH_AXI_SI_P_HSI1_CD_QCH,
	NOCL1B_CMU_NOCL1B_QCH,
	PPC_AOC_CYCLE_QCH,
	PPC_AOC_EVENT_QCH,
	SLH_AXI_MI_G_CSSYS_QCH,
	SLH_AXI_SI_P_AOC_QCH,
	SLH_AXI_SI_P_GSA_QCH,
	SLH_AXI_SI_P_HSI0_QCH,
	SLH_AXI_SI_P_HSI1_QCH,
	SYSREG_NOCL1B_QCH,
	TREX_D_NOCL1B_QCH,
	TREX_P_NOCL1B_QCH,
	CMU_NOCL2A_CMUREF_QCH,
	D_TZPC_NOCL2A_QCH,
	GPC_NOCL2A_QCH,
	LH_ACEL_MI_D2_G2D_QCH,
	LH_ACEL_MI_D_HSI2_QCH,
	LH_ACEL_MI_D_MISC_QCH,
	LH_AST_MI_G_NOCL2A_CD_QCH,
	LH_AST_SI_G_NOCL2A_QCH,
	LH_AST_SI_G_NOCL2A_CD_QCH,
	LH_AXI_MI_D0_CSIS_QCH,
	LH_AXI_MI_D0_DPU_QCH,
	LH_AXI_MI_D0_G2D_QCH,
	LH_AXI_MI_D0_GDC_QCH,
	LH_AXI_MI_D0_MCSC_QCH,
	LH_AXI_MI_D0_MFC_QCH,
	LH_AXI_MI_D0_TNR_QCH,
	LH_AXI_MI_D1_CSIS_QCH,
	LH_AXI_MI_D1_DPU_QCH,
	LH_AXI_MI_D1_G2D_QCH,
	LH_AXI_MI_D1_GDC_QCH,
	LH_AXI_MI_D1_MCSC_QCH,
	LH_AXI_MI_D1_MFC_QCH,
	LH_AXI_MI_D1_TNR_QCH,
	LH_AXI_MI_D2_DPU_QCH,
	LH_AXI_MI_D2_GDC_QCH,
	LH_AXI_MI_D2_MCSC_QCH,
	LH_AXI_MI_D2_TNR_QCH,
	LH_AXI_MI_D3_TNR_QCH,
	LH_AXI_MI_D4_TNR_QCH,
	LH_AXI_MI_D_BO_QCH,
	LH_AXI_MI_D_DNS_QCH,
	LH_AXI_MI_D_G3AA_QCH,
	LH_AXI_MI_D_IPP_QCH,
	LH_AXI_MI_P_HSI2_CD_QCH,
	LH_AXI_SI_P_HSI2_CD_QCH,
	NOCL2A_CMU_NOCL2A_QCH,
	SLH_AXI_SI_P_BO_QCH,
	SLH_AXI_SI_P_CSIS_QCH,
	SLH_AXI_SI_P_DISP_QCH,
	SLH_AXI_SI_P_DNS_QCH,
	SLH_AXI_SI_P_DPU_QCH,
	SLH_AXI_SI_P_G2D_QCH,
	SLH_AXI_SI_P_G3AA_QCH,
	SLH_AXI_SI_P_GDC_QCH,
	SLH_AXI_SI_P_HSI2_QCH,
	SLH_AXI_SI_P_IPP_QCH,
	SLH_AXI_SI_P_ITP_QCH,
	SLH_AXI_SI_P_MCSC_QCH,
	SLH_AXI_SI_P_MFC_QCH,
	SLH_AXI_SI_P_PDP_QCH,
	SLH_AXI_SI_P_TNR_QCH,
	SYSREG_NOCL2A_QCH,
	TREX_D_NOCL2A_QCH,
	TREX_P_NOCL2A_QCH,
	D_TZPC_PDP_QCH,
	GPC_PDP_QCH,
	LH_AST_MI_L_OTF0_CSIS_PDP_QCH,
	LH_AST_MI_L_OTF1_CSIS_PDP_QCH,
	LH_AST_MI_L_OTF2_CSIS_PDP_QCH,
	LH_AST_MI_L_VO_CSIS_PDP_QCH,
	LH_AST_SI_L_OTF0_PDP_CSIS_QCH,
	LH_AST_SI_L_OTF0_PDP_G3AA_QCH,
	LH_AST_SI_L_OTF0_PDP_IPP_QCH,
	LH_AST_SI_L_OTF1_PDP_CSIS_QCH,
	LH_AST_SI_L_OTF1_PDP_G3AA_QCH,
	LH_AST_SI_L_OTF1_PDP_IPP_QCH,
	LH_AST_SI_L_OTF2_PDP_CSIS_QCH,
	LH_AST_SI_L_OTF2_PDP_G3AA_QCH,
	LH_AST_SI_L_OTF2_PDP_IPP_QCH,
	LH_AST_SI_L_VO_PDP_IPP_QCH,
	LH_AST_SI_L_YOTF0_PDP_G3AA_QCH,
	LH_AST_SI_L_YOTF1_PDP_G3AA_QCH,
	LH_AXI_SI_LD_PDP_CSIS_QCH,
	LH_AXI_SI_LD_PDP_DNS_QCH,
	PDP_CMU_PDP_QCH,
	PDP_TOP_QCH_C2_PDP,
	PDP_TOP_QCH_PDP_TOP,
	PPMU_VRA_QCH,
	QE_PDP_AF0_QCH,
	QE_PDP_AF1_QCH,
	QE_PDP_STAT0_QCH,
	QE_PDP_STAT1_QCH,
	QE_VRA_QCH,
	SLH_AXI_MI_P_PDP_QCH,
	SSMT_PDP_STAT_QCH,
	SSMT_VRA_QCH,
	SYSREG_PDP_QCH,
	VRA_QCH,
	D_TZPC_PERIC0_QCH,
	GPC_PERIC0_QCH,
	GPIO_PERIC0_QCH,
	I3C1_QCH_SCLK,
	I3C1_QCH_PCLK,
	I3C2_QCH_SCLK,
	I3C2_QCH_PCLK,
	I3C3_QCH_SCLK,
	I3C3_QCH_PCLK,
	I3C4_QCH_SCLK,
	I3C4_QCH_PCLK,
	I3C5_QCH_SCLK,
	I3C5_QCH_PCLK,
	I3C6_QCH_SCLK,
	I3C6_QCH_PCLK,
	I3C7_QCH_SCLK,
	I3C7_QCH_PCLK,
	I3C8_QCH_SCLK,
	I3C8_QCH_PCLK,
	LH_AXI_MI_P_PERIC0_CU_QCH,
	LH_AXI_SI_P_PERIC0_CU_QCH,
	PERIC0_CMU_PERIC0_QCH,
	SLH_AXI_MI_P_PERIC0_QCH,
	SYSREG_PERIC0_QCH,
	USI0_UART_QCH,
	USI14_USI_QCH,
	USI1_USI_QCH,
	USI2_USI_QCH,
	USI3_USI_QCH,
	USI4_USI_QCH,
	USI5_USI_QCH,
	USI6_USI_QCH,
	USI7_USI_QCH,
	USI8_USI_QCH,
	D_TZPC_PERIC1_QCH,
	GPC_PERIC1_QCH,
	GPIO_PERIC1_QCH,
	I3C0_QCH_SCLK,
	I3C0_QCH_PCLK,
	LH_AXI_MI_P_PERIC1_CU_QCH,
	LH_AXI_SI_P_PERIC1_CU_QCH,
	PERIC1_CMU_PERIC1_QCH,
	PWM_QCH,
	SLH_AXI_MI_P_PERIC1_QCH,
	SYSREG_PERIC1_QCH,
	USI0_USI_QCH,
	USI10_USI_QCH,
	USI11_USI_QCH,
	USI12_USI_QCH,
	USI13_USI_QCH,
	USI15_USI_QCH,
	USI16_USI_QCH,
	USI9_USI_QCH,
	BIS_S2D_QCH,
	LH_AXI_MI_LG_SCAN2DRAM_CU_QCH,
	LH_AXI_SI_LG_SCAN2DRAM_CU_QCH,
	S2D_CMU_S2D_QCH,
	SLH_AXI_MI_LG_SCAN2DRAM_QCH,
	D_TZPC_TNR_QCH,
	GPC_TNR_QCH,
	LH_AST_MI_L_OTF_MCSC_TNR_QCH,
	LH_AST_MI_L_VO_DNS_TNR_QCH,
	LH_AST_SI_L_OTF_TNR_GDC_QCH,
	LH_AST_SI_L_OTF_TNR_MCSC_QCH,
	LH_AST_SI_L_VO_TNR_GDC_QCH,
	LH_AXI_SI_D0_TNR_QCH,
	LH_AXI_SI_D1_TNR_QCH,
	LH_AXI_SI_D2_TNR_QCH,
	LH_AXI_SI_D3_TNR_QCH,
	LH_AXI_SI_D4_TNR_QCH,
	PPMU_D0_TNR_QCH,
	PPMU_D1_TNR_QCH,
	PPMU_D2_TNR_QCH,
	PPMU_D3_TNR_QCH,
	PPMU_D4_TNR_QCH,
	PPMU_D5_TNR_QCH,
	PPMU_D6_TNR_QCH,
	PPMU_D7_TNR_QCH,
	PPMU_D8_TNR_QCH,
	QE_D0_TNR_QCH,
	QE_D1_TNR_QCH,
	QE_D5_TNR_QCH,
	QE_D6_TNR_QCH,
	QE_D7_TNR_QCH,
	QE_D8_TNR_QCH,
	SLH_AXI_MI_P_TNR_QCH,
	SSMT_D0_TNR_QCH,
	SSMT_D1_TNR_QCH,
	SSMT_D2_TNR_QCH,
	SSMT_D3_TNR_QCH,
	SSMT_D4_TNR_QCH,
	SSMT_D5_TNR_QCH,
	SSMT_D6_TNR_QCH,
	SSMT_D7_TNR_QCH,
	SSMT_D8_TNR_QCH,
	SYSMMU_D0_TNR_QCH_S1,
	SYSMMU_D0_TNR_QCH_S2,
	SYSMMU_D1_TNR_QCH_S1,
	SYSMMU_D1_TNR_QCH_S2,
	SYSMMU_D2_TNR_QCH_S2,
	SYSMMU_D2_TNR_QCH_S1,
	SYSMMU_D3_TNR_QCH_S2,
	SYSMMU_D3_TNR_QCH_S1,
	SYSMMU_D4_TNR_QCH_S1,
	SYSMMU_D4_TNR_QCH_S2,
	SYSREG_TNR_QCH,
	TNR_QCH_C2,
	TNR_QCH_ACLK,
	TNR_CMU_TNR_QCH,
	BUSIF_HPMTPU_QCH,
	D_TZPC_TPU_QCH,
	GPC_TPU_QCH,
	LH_ACEL_SI_D_TPU_QCH,
	LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH,
	LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH,
	LH_ATB_SI_LT0_TPU_CPUCL0_QCH,
	LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH,
	LH_ATB_SI_LT1_TPU_CPUCL0_QCH,
	LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH,
	LH_AXI_MI_P_TPU_CU_QCH,
	LH_AXI_SI_P_TPU_CU_QCH,
	PPMU_TPU_QCH,
	SLH_AXI_MI_P_TPU_QCH,
	SSMT_TPU_QCH,
	SYSMMU_TPU_QCH_S1,
	SYSMMU_TPU_QCH_S2,
	SYSREG_TPU_QCH,
	TPU_QCH,
	TPU_CMU_TPU_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_AOC = OPTION_TYPE,
	CTRL_OPTION_CMU_APM,
	CTRL_OPTION_CMU_AUR,
	CTRL_OPTION_CMU_BO,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_CPUCL1,
	CTRL_OPTION_CMU_CPUCL2,
	CTRL_OPTION_CMU_CSIS,
	CTRL_OPTION_CMU_DISP,
	CTRL_OPTION_CMU_DNS,
	CTRL_OPTION_CMU_DPU,
	CTRL_OPTION_CMU_EH,
	CTRL_OPTION_CMU_G2D,
	CTRL_OPTION_CMU_G3AA,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_EMBEDDED_CMU_G3D,
	CTRL_OPTION_CMU_GDC,
	CTRL_OPTION_CMU_GSACORE,
	CTRL_OPTION_CMU_GSACTRL,
	CTRL_OPTION_CMU_HSI0,
	CTRL_OPTION_CMU_HSI1,
	CTRL_OPTION_CMU_HSI2,
	CTRL_OPTION_CMU_IPP,
	CTRL_OPTION_CMU_ITP,
	CTRL_OPTION_CMU_MCSC,
	CTRL_OPTION_CMU_MFC,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MISC,
	CTRL_OPTION_CMU_NOCL0,
	CTRL_OPTION_EMBEDDED_CMU_NOCL0,
	CTRL_OPTION_EMBEDDED_CMU_NOCL01,
	CTRL_OPTION_EMBEDDED_CMU_NOCL02,
	CTRL_OPTION_EMBEDDED_CMU_NOCL03,
	CTRL_OPTION_CMU_NOCL1A,
	CTRL_OPTION_CMU_NOCL1B,
	CTRL_OPTION_CMU_NOCL2A,
	CTRL_OPTION_CMU_PDP,
	CTRL_OPTION_CMU_PERIC0,
	CTRL_OPTION_CMU_PERIC1,
	CTRL_OPTION_CMU_S2D,
	CTRL_OPTION_CMU_TNR,
	CTRL_OPTION_CMU_TPU,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
