
// Generated by Cadence Encounter(R) RTL Compiler v12.10-s012_1

// Verification Directory fv/s344 

module s344(GND, VDD, CK, A0, A1, A2, A3, B0, B1, B2, B3, CNTVCO2,
     CNTVCON2, P0, P1, P2, P3, P4, P5, P6, P7, READY, START,K01,K02,K03,K04,K05,K06,K07,K08);
  input GND, VDD, CK, A0, A1, A2, A3, B0, B1, B2, B3, START,K01,K02,K03,K04,K05,K06,K07,K08;
  output CNTVCO2, CNTVCON2, P0, P1, P2, P3, P4, P5, P6, P7, READY;
  wire GND, VDD, CK, A0, A1, A2, A3, B0, B1, B2, B3, START,W01,W02,W03,W04,W05,W06,W07,W08;
  wire CNTVCO2, CNTVCON2, P0, P1, P2, P3, P4, P5, P6, P7, READY;
  wire AX0, AX1, AX2, AX3, CT0, CT1, CT2, UNCONNECTED;
  wire UNCONNECTED0, UNCONNECTED1, UNCONNECTED2, UNCONNECTED3,
       UNCONNECTED4, UNCONNECTED5, UNCONNECTED6, UNCONNECTED7;
  wire UNCONNECTED8, UNCONNECTED9, UNCONNECTED10, UNCONNECTED11,
       UNCONNECTED12, UNCONNECTED13, n_0, n_1;
  wire n_2, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21, n_22, n_23, n_24, n_25, n_26, n_27;
  wire n_28, n_29, n_30, n_32, n_33, n_34, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire n_61, n_62, n_63, n_64, n_65, n_66, n_67, n_68;
  DFF_X1 DFF_4_Q_reg(.CK (CK), .D (n_68), .Q (UNCONNECTED), .QN (W07));
  NAND3_X1 g927(.A1 (n_38), .A2 (n_65), .A3 (n_67), .ZN (n_68));
  DFF_X1 DFF_3_Q_reg(.CK (CK), .D (n_66), .Q (UNCONNECTED0), .QN (W08));
  OAI221_X1 g932(.A (n_64), .B1 (n_59), .B2 (n_58), .C1 (n_57), .C2
       (n_63), .ZN (n_67));
  OAI221_X1 g930(.A (n_65), .B1 (P7), .B2 (n_64), .C1 (n_45), .C2
       (n_63), .ZN (n_66));
  DFF_X1 DFF_5_Q_reg(.CK (CK), .D (n_62), .Q (UNCONNECTED1), .QN (W06));
  NAND3_X1 g931(.A1 (n_37), .A2 (n_65), .A3 (n_61), .ZN (n_62));
  NOR2_X1 g936(.A1 (n_56), .A2 (n_60), .ZN (n_63));
  DFF_X1 DFF_6_Q_reg(.CK (CK), .D (n_55), .Q (UNCONNECTED2), .QN (W05));
  OAI221_X1 g935(.A (n_64), .B1 (n_48), .B2 (n_50), .C1 (n_52), .C2
       (n_54), .ZN (n_61));
  AND2_X1 g942(.A1 (n_59), .A2 (n_58), .ZN (n_60));
  AND2_X1 g943(.A1 (n_56), .A2 (n_58), .ZN (n_57));
  NAND3_X1 g934(.A1 (n_36), .A2 (n_65), .A3 (n_53), .ZN (n_55));
  INV_X1 g945(.A (n_54), .ZN (n_58));
  DFF_X1 DFF_10_Q_reg(.CK (CK), .D (n_47), .Q (UNCONNECTED3), .QN (W01));
  DFF_X1 DFF_9_Q_reg(.CK (CK), .D (n_46), .Q (UNCONNECTED4), .QN (W02));
  NOR2_X1 g946(.A1 (n_51), .A2 (n_49), .ZN (n_54));
  DFF_X1 DFF_8_Q_reg(.CK (CK), .D (n_42), .Q (UNCONNECTED5), .QN (W03));
  DFF_X1 DFF_1_Q_reg(.CK (CK), .D (n_44), .Q (CT1), .QN (UNCONNECTED6));
  DFF_X1 DFF_7_Q_reg(.CK (CK), .D (n_41), .Q (UNCONNECTED7), .QN (W04));
  OAI221_X1 g944(.A (n_64), .B1 (n_20), .B2 (n_22), .C1 (n_24), .C2
       (n_40), .ZN (n_53));
  AND2_X1 g960(.A1 (n_51), .A2 (n_50), .ZN (n_52));
  AND2_X1 g959(.A1 (n_48), .A2 (n_50), .ZN (n_49));
  INV_X1 g948(.A (n_43), .ZN (n_47));
  MUX2_X1 g951(.A (n_28), .B (n_35), .S (n_45), .Z (n_46));
  NOR2_X1 g947(.A1 (START), .A2 (n_39), .ZN (n_44));
  MUX2_X1 g949(.A (P1), .B (n_30), .S (n_45), .Z (n_43));
  MUX2_X1 g950(.A (n_26), .B (n_29), .S (n_45), .Z (n_42));
  MUX2_X1 g952(.A (n_13), .B (n_27), .S (n_45), .Z (n_41));
  DFF_X1 DFF_2_Q_reg(.CK (CK), .D (n_34), .Q (CT0), .QN (UNCONNECTED8));
  INV_X1 g966(.A (n_40), .ZN (n_50));
  DFF_X1 DFF_0_Q_reg(.CK (CK), .D (n_25), .Q (CT2), .QN (UNCONNECTED9));
  XOR2_X1 g961(.A (CT1), .B (n_33), .Z (n_39));
  OR2_X1 g963(.A1 (P6), .A2 (n_64), .ZN (n_38));
  OR2_X1 g964(.A1 (P5), .A2 (n_64), .ZN (n_37));
  OR2_X1 g965(.A1 (P4), .A2 (n_64), .ZN (n_36));
  NOR2_X1 g967(.A1 (n_23), .A2 (n_21), .ZN (n_40));
  INV_X1 g973(.A (n_32), .ZN (n_35));
  DFF_X1 DFF_14_Q_reg(.CK (CK), .D (n_15), .Q (AX0), .QN
       (UNCONNECTED10));
  DFF_X1 DFF_12_Q_reg(.CK (CK), .D (n_17), .Q (AX2), .QN
       (UNCONNECTED11));
  DFF_X1 DFF_13_Q_reg(.CK (CK), .D (n_16), .Q (AX1), .QN
       (UNCONNECTED12));
  AND2_X1 g962(.A1 (n_65), .A2 (n_33), .ZN (n_34));
  MUX2_X1 g974(.A (B1), .B (P1), .S (READY), .Z (n_32));
  MUX2_X1 g975(.A (B0), .B (P0), .S (READY), .Z (n_30));
  MUX2_X1 g976(.A (n_1), .B (n_28), .S (READY), .Z (n_29));
  MUX2_X1 g977(.A (n_3), .B (n_26), .S (READY), .Z (n_27));
  INV_X1 g981(.A (n_64), .ZN (n_45));
  DFF_X1 DFF_11_Q_reg(.CK (CK), .D (n_19), .Q (AX3), .QN
       (UNCONNECTED13));
  NOR2_X1 g968(.A1 (START), .A2 (n_12), .ZN (n_25));
  AND2_X1 g978(.A1 (n_23), .A2 (n_22), .ZN (n_24));
  AND2_X1 g980(.A1 (n_20), .A2 (n_22), .ZN (n_21));
  NOR2_X1 g982(.A1 (READY), .A2 (n_18), .ZN (n_64));
  MUX2_X1 g969(.A (AX3), .B (A3), .S (n_18), .Z (n_19));
  MUX2_X1 g970(.A (AX2), .B (A2), .S (n_18), .Z (n_17));
  MUX2_X1 g971(.A (AX1), .B (A1), .S (n_18), .Z (n_16));
  MUX2_X1 g972(.A (AX0), .B (A0), .S (n_18), .Z (n_15));
  NAND2_X1 g979(.A1 (CT0), .A2 (n_14), .ZN (n_33));
  NAND2_X1 g992(.A1 (P4), .A2 (n_5), .ZN (n_22));
  INV_X1 g994(.A (n_14), .ZN (READY));
  XOR2_X1 g983(.A (P4), .B (n_4), .Z (n_13));
  XOR2_X1 g984(.A (CT2), .B (n_6), .Z (n_12));
  INV_X1 g985(.A (CNTVCO2), .ZN (CNTVCON2));
  NOR2_X1 g988(.A1 (P7), .A2 (n_9), .ZN (n_56));
  NAND2_X1 g989(.A1 (P7), .A2 (n_9), .ZN (n_59));
  NOR2_X1 g990(.A1 (P6), .A2 (n_8), .ZN (n_51));
  NAND2_X1 g991(.A1 (P6), .A2 (n_8), .ZN (n_48));
  NAND3_X1 g995(.A1 (CT0), .A2 (CT2), .A3 (n_2), .ZN (n_14));
  NOR2_X1 g987(.A1 (P5), .A2 (n_7), .ZN (n_23));
  NAND2_X1 g993(.A1 (P5), .A2 (n_7), .ZN (n_20));
  NOR2_X1 g986(.A1 (n_0), .A2 (n_6), .ZN (CNTVCO2));
  NOR3_X1 g996(.A1 (CT2), .A2 (CT0), .A3 (CT1), .ZN (n_18));
  INV_X1 g997(.A (n_4), .ZN (n_5));
  AND2_X1 g999(.A1 (AX3), .A2 (P0), .ZN (n_9));
  AND2_X1 g1000(.A1 (AX2), .A2 (P0), .ZN (n_8));
  NAND2_X1 g998(.A1 (AX0), .A2 (P0), .ZN (n_4));
  NAND2_X1 g1002(.A1 (CT1), .A2 (CT0), .ZN (n_6));
  AND2_X1 g1001(.A1 (AX1), .A2 (P0), .ZN (n_7));
  INV_X1 g1008(.A (B3), .ZN (n_3));
  INV_X1 g1003(.A (P2), .ZN (n_28));
  INV_X1 g1004(.A (CT1), .ZN (n_2));
  INV_X1 g1005(.A (START), .ZN (n_65));
  INV_X1 g1009(.A (B2), .ZN (n_1));
  INV_X1 g1006(.A (P3), .ZN (n_26));
  INV_X1 g1007(.A (CT2), .ZN (n_0));
XOR2_X1 XOR_01(.A (K01), .B (W01), .Z (P0));
XOR2_X1 XOR_02(.A (K02), .B (W02), .Z (P1));
XOR2_X1 XOR_03(.A (K03), .B (W03), .Z (P2));
XOR2_X1 XOR_04(.A (K04), .B (W04), .Z (P3));
XOR2_X1 XOR_05(.A (K05), .B (W05), .Z (P4));
XOR2_X1 XOR_06(.A (K06), .B (W06), .Z (P5));
XOR2_X1 XOR_07(.A (K07), .B (W07), .Z (P6));
XOR2_X1 XOR_08(.A (K08), .B (W08), .Z (P7));
endmodule

