drm/amd/display: Change default Z8 watermark values

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-502.el8
commit-author Leo Chen <sancchen@amd.com>
commit 8f586cc16c1fc3c2202c9d54563db8c7ed365f82
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-502.el8/8f586cc1.failed

[Why & How]
Previous Z8 watermark values were causing flickering and OTC underflow.
Updating Z8 watermark values based on the measurement.

	Reviewed-by: Nicholas Kazlauskas <Nicholas.Kazlauskas@amd.com>
	Cc: Mario Limonciello <mario.limonciello@amd.com>
	Cc: Alex Deucher <alexander.deucher@amd.com>
	Cc: stable@vger.kernel.org
	Acked-by: Alan Liu <HaoPing.Liu@amd.com>
	Signed-off-by: Leo Chen <sancchen@amd.com>
	Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
(cherry picked from commit 8f586cc16c1fc3c2202c9d54563db8c7ed365f82)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/amd/display/dc/dml/dcn314/dcn314_fpu.c
diff --cc drivers/gpu/drm/amd/display/dc/dml/dcn314/dcn314_fpu.c
index 60f43473d6d8,9e54e3d0eb78..000000000000
--- a/drivers/gpu/drm/amd/display/dc/dml/dcn314/dcn314_fpu.c
+++ b/drivers/gpu/drm/amd/display/dc/dml/dcn314/dcn314_fpu.c
@@@ -148,8 -149,8 +148,13 @@@ struct _vcs_dpi_soc_bounding_box_st dcn
  	.num_states = 5,
  	.sr_exit_time_us = 16.5,
  	.sr_enter_plus_exit_time_us = 18.5,
++<<<<<<< HEAD
 +	.sr_exit_z8_time_us = 442.0,
 +	.sr_enter_plus_exit_z8_time_us = 560.0,
++=======
+ 	.sr_exit_z8_time_us = 268.0,
+ 	.sr_enter_plus_exit_z8_time_us = 393.0,
++>>>>>>> 8f586cc16c1f (drm/amd/display: Change default Z8 watermark values)
  	.writeback_latency_us = 12.0,
  	.dram_channel_width_bytes = 4,
  	.round_trip_ping_latency_dcfclk_cycles = 106,
* Unmerged path drivers/gpu/drm/amd/display/dc/dml/dcn314/dcn314_fpu.c
