##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for Clock_3
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for U_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. U_IntClock:R)
		5.5::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
		5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.8::Critical Path Report for (U_IntClock:R vs. U_IntClock:R)
		5.9::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_IntClock          | Frequency: 23.59 MHz  | Target: 1.43 MHz   | 
Clock: ADC_IntClock(routed)  | N/A                   | Target: 1.43 MHz   | 
Clock: Clock_1               | Frequency: 81.86 MHz  | Target: 13.20 MHz  | 
Clock: Clock_2               | Frequency: 79.93 MHz  | Target: 0.10 MHz   | 
Clock: Clock_3               | Frequency: 58.98 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK             | Frequency: 80.53 MHz  | Target: 66.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 66.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 66.00 MHz  | 
Clock: U_IntClock            | Frequency: 46.94 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IntClock  ADC_IntClock   696970           654586      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IntClock  CyBUS_CLK      15151.5          9198        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_1        75757.6          63542       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+007           9987489     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3       Clock_3        1e+006           983045      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     ADC_IntClock   15151.5          9242        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_3        15151.5          4978        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      15151.5          9238        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     U_IntClock     15151.5          2734        N/A              N/A         N/A              N/A         N/A              N/A         
U_IntClock    U_IntClock     1.09091e+006     1069607     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
DE(0)_PAD          23630         U_IntClock:R      
LED_1(0)_PAD       25024         Clock_1:R         
LED_2(0)_PAD       25538         Clock_1:R         
LED_3(0)_PAD       23643         Clock_1:R         
Pin_1(0)_PAD       24803         CyBUS_CLK:R       
SRVO1(0)_PAD       23227         Clock_2:R         
TrigSignal(0)_PAD  26802         Clock_3:R         
Tx_1(0)_PAD        30563         U_IntClock:R      
nRE(0)_PAD         23211         U_IntClock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IntClock
******************************************
Clock: ADC_IntClock
Frequency: 23.59 MHz | Target: 1.43 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 654586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39927
-------------------------------------   ----- 
End-of-path arrival time (ps)           39927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell43  14884  39927  654586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 81.86 MHz | Target: 13.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 63542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 72798

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3216   5666  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   3590   9256  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0   9256  63542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 79.93 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987489p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2960
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    530    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   1920   2450  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3511   5961  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   3590   9551  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0   9551  9987489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 58.98 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2960
--------------------------------------------   ------- 
End-of-path required time (ps)                  997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8      847    847  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_0                     macrocell101     4591   5438  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell101     2345   7783  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   2622  10405  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell11   3590  13995  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell12      0  13995  983045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell12      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 80.53 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2734p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9961
-------------------------------------   ---- 
End-of-path arrival time (ps)           9961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                      synccell        710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2          macrocell114   3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q               macrocell114   2345   6269   2734  RISE       1
\U:BUART:rx_parity_error_pre\/main_4  macrocell113   3692   9961   2734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for U_IntClock
****************************************
Clock: U_IntClock
Frequency: 46.94 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:tx_bitclk\/main_2
Capture Clock  : \U:BUART:tx_bitclk\/clock_0
Path slack     : 1069607p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18845
-------------------------------------   ----- 
End-of-path arrival time (ps)           18845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:tx_bitclk\/main_2                macrocell123    18715  18845  1069607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell82    875    875   9238  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell82   2582   3457   9238  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
**************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1048/main_0
Capture Clock  : Net_1048/clock_0
Path slack     : 9242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#46 vs. ADC_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82    875    875   9242  RISE       1
Net_1048/main_0                   macrocell1    2578   3453   9242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1048/clock_0                                           macrocell1          0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EchoSignal(0)_SYNC/out
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 4978p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#66 vs. Clock_3:R#2)   15152
- Setup time                                      -2190
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12962

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EchoSignal(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
EchoSignal(0)_SYNC/out                      synccell          710    710   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_4    macrocell96      2316   3026   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q         macrocell96      2345   5371   4978  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   2613   7984   4978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. U_IntClock:R)
************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2734p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9961
-------------------------------------   ---- 
End-of-path arrival time (ps)           9961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                      synccell        710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2          macrocell114   3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q               macrocell114   2345   6269   2734  RISE       1
\U:BUART:rx_parity_error_pre\/main_4  macrocell113   3692   9961   2734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1


5.5::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1048/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9198p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                          -2457
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1048/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1048/q                             macrocell1     875    875   9198  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell82   2622   3497   9198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1


5.6::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 654586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39927
-------------------------------------   ----- 
End-of-path arrival time (ps)           39927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell43  14884  39927  654586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1


5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2960
--------------------------------------------   ------- 
End-of-path required time (ps)                  997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8      847    847  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_0                     macrocell101     4591   5438  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell101     2345   7783  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   2622  10405  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell11   3590  13995  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell12      0  13995  983045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell12      0      0  RISE       1


5.8::Critical Path Report for (U_IntClock:R vs. U_IntClock:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:tx_bitclk\/main_2
Capture Clock  : \U:BUART:tx_bitclk\/clock_0
Path slack     : 1069607p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18845
-------------------------------------   ----- 
End-of-path arrival time (ps)           18845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:tx_bitclk\/main_2                macrocell123    18715  18845  1069607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1


5.9::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987489p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2960
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    530    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   1920   2450  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3511   5961  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   3590   9551  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0   9551  9987489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 63542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 72798

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3216   5666  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   3590   9256  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0   9256  63542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2734p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9961
-------------------------------------   ---- 
End-of-path arrival time (ps)           9961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                      synccell        710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2          macrocell114   3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q               macrocell114   2345   6269   2734  RISE       1
\U:BUART:rx_parity_error_pre\/main_4  macrocell113   3692   9961   2734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2430
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12722

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9971
-------------------------------------   ---- 
End-of-path arrival time (ps)           9971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell          710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2         macrocell114     3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q              macrocell114     2345   6269   2734  RISE       1
\U:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   3702   9971   2750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxShifter:u0\/clock                           datapathcell13      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_markspace_pre\/main_4
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 3610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell        710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2       macrocell114   3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q            macrocell114   2345   6269   2734  RISE       1
\U:BUART:rx_markspace_pre\/main_4  macrocell111   2816   9085   3610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_state_0\/main_2
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 3610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out              synccell        710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2  macrocell114   3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q       macrocell114   2345   6269   2734  RISE       1
\U:BUART:rx_state_0\/main_2   macrocell115   2816   9085   3610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_parity_bit\/main_4
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 3635p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell        710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2    macrocell114   3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q         macrocell114   2345   6269   2734  RISE       1
\U:BUART:rx_parity_bit\/main_4  macrocell112   2791   9060   3635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_status_3\/main_2
Capture Clock  : \U:BUART:rx_status_3\/clock_0
Path slack     : 3635p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out              synccell        710    710   2734  RISE       1
\U:BUART:rx_postpoll\/main_2  macrocell114   3214   3924   2734  RISE       1
\U:BUART:rx_postpoll\/q       macrocell114   2345   6269   2734  RISE       1
\U:BUART:rx_status_3\/main_2  macrocell120   2791   9060   3635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_3\/clock_0                              macrocell120        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EchoSignal(0)_SYNC/out
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 4978p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#66 vs. Clock_3:R#2)   15152
- Setup time                                      -2190
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12962

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EchoSignal(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
EchoSignal(0)_SYNC/out                      synccell          710    710   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_4    macrocell96      2316   3026   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q         macrocell96      2345   5371   4978  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   2613   7984   4978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EchoSignal(0)_SYNC/out
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4979p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#66 vs. Clock_3:R#2)   15152
- Setup time                                      -2190
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12962

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EchoSignal(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
EchoSignal(0)_SYNC/out                      synccell          710    710   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_4    macrocell96      2316   3026   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q         macrocell96      2345   5371   4978  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   2612   7983   4979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EchoSignal(0)_SYNC/out
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#66 vs. Clock_3:R#2)   15152
- Setup time                                       -350
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8233
-------------------------------------   ---- 
End-of-path arrival time (ps)           8233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EchoSignal(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
EchoSignal(0)_SYNC/out                     synccell        710    710   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_4   macrocell96    2316   3026   4978  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q        macrocell96    2345   5371   4978  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2862   8233   6569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_state_2\/main_11
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 7845p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out              synccell        710    710   2734  RISE       1
\U:BUART:rx_state_2\/main_11  macrocell116   4139   4849   7845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:pollcount_0\/main_3
Capture Clock  : \U:BUART:pollcount_0\/clock_0
Path slack     : 8763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out              synccell        710    710   2734  RISE       1
\U:BUART:pollcount_0\/main_3  macrocell104   3222   3932   8763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_0\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:pollcount_1\/main_4
Capture Clock  : \U:BUART:pollcount_1\/clock_0
Path slack     : 8763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out              synccell        710    710   2734  RISE       1
\U:BUART:pollcount_1\/main_4  macrocell105   3222   3932   8763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_1\/clock_0                              macrocell105        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \U:BUART:rx_last\/main_0
Capture Clock  : \U:BUART:rx_last\/clock_0
Path slack     : 8771p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#72 vs. U_IntClock:R#2)   15152
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out          synccell        710    710   2734  RISE       1
\U:BUART:rx_last\/main_0  macrocell109   3214   3924   8771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_last\/clock_0                                  macrocell109        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1048/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9198p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                          -2457
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1048/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1048/q                             macrocell1     875    875   9198  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell82   2622   3497   9198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell82    875    875   9238  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell82   2582   3457   9238  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1048/main_0
Capture Clock  : Net_1048/clock_0
Path slack     : 9242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#46 vs. ADC_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82    875    875   9242  RISE       1
Net_1048/main_0                   macrocell1    2578   3453   9242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1048/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 9242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#46 vs. ADC_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82    875    875   9242  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell84   2578   3453   9242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell84         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EchoSignal(0)_SYNC/out
Path End       : \Timer_1:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 9669p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#66 vs. Clock_3:R#2)   15152
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EchoSignal(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
EchoSignal(0)_SYNC/out                  synccell       710    710   4978  RISE       1
\Timer_1:TimerUDB:capture_last\/main_0  macrocell97   2316   3026   9669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3017
-------------------------------------   ---- 
End-of-path arrival time (ps)           3017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell       710    710   9677  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell82   2307   3017   9677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 63542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 72798

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3216   5666  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   3590   9256  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0   9256  63542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 63542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 72798

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    530    530  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    530  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   1920   2450  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3216   5666  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   3590   9256  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0   9256  63542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 64223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 72798

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2534   4984  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   8574  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   8574  64223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 65852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3216   5666  65852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 65852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    530    530  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    530  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   1920   2450  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3216   5666  65852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2572/main_1
Capture Clock  : Net_2572/clock_0
Path slack     : 66297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1060   1060  66297  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1060  66297  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   1560   2620  66297  RISE       1
Net_2572/main_1                        macrocell4      4384   7004  66297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2572/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 66310p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell87      875    875  64919  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   4332   5207  66310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 66533p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2534   4984  66533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 66535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  64223  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2532   4982  66535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 66769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  63542  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2298   4748  66769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 66769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    530    530  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    530  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   1920   2450  63542  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2298   4748  66769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3149/main_1
Capture Clock  : Net_3149/clock_0
Path slack     : 66998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1060   1060  66998  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1060  66998  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   1560   2620  66998  RISE       1
Net_3149/main_1                        macrocell5      3683   6303  66998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3149/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 67229p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell87      875    875  64919  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3413   4288  67229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 67449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell86      875    875  65139  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3194   4069  67449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_2572/main_0
Capture Clock  : Net_2572/clock_0
Path slack     : 67587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell86    875    875  65139  RISE       1
Net_2572/main_0                  macrocell4    4838   5713  67587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2572/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67643p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell85      875    875  65493  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3000   3875  67643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 67803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell85      875    875  65493  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2839   3714  67803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 68247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3    847    847  68247  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell86    4206   5053  68247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 68344p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 71518

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell86      875    875  65139  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2298   3173  68344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1558/main_1
Capture Clock  : Net_1558/clock_0
Path slack     : 68421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  68421  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  68421  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  68421  RISE       1
Net_1558/main_1                        macrocell2      2259   4879  68421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1558/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1558/main_0
Capture Clock  : Net_1558/clock_0
Path slack     : 69439p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell85    875    875  65493  RISE       1
Net_1558/main_0                  macrocell2    2987   3862  69439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1558/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 69554p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3747
-------------------------------------   ---- 
End-of-path arrival time (ps)           3747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4    847    847  69554  RISE       1
\PWM_3:PWMUDB:runmode_enable\/main_0      macrocell87    2900   3747  69554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : Net_3149/main_0
Capture Clock  : Net_3149/clock_0
Path slack     : 69796p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q  macrocell87    875    875  64919  RISE       1
Net_3149/main_0                  macrocell5    2630   3505  69796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3149/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 70191p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   75758
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 73301

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3109
-------------------------------------   ---- 
End-of-path arrival time (ps)           3109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  70191  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell85    2262   3109  70191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 654586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39927
-------------------------------------   ----- 
End-of-path arrival time (ps)           39927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell43  14884  39927  654586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 654586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39927
-------------------------------------   ----- 
End-of-path arrival time (ps)           39927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell44  14884  39927  654586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 654586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39927
-------------------------------------   ----- 
End-of-path arrival time (ps)           39927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell64  14884  39927  654586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 655147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39366
-------------------------------------   ----- 
End-of-path arrival time (ps)           39366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell34  14323  39366  655147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 655147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39366
-------------------------------------   ----- 
End-of-path arrival time (ps)           39366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell35  14323  39366  655147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 655147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39366
-------------------------------------   ----- 
End-of-path arrival time (ps)           39366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell36  14323  39366  655147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 655147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39366
-------------------------------------   ----- 
End-of-path arrival time (ps)           39366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell40  14323  39366  655147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 655465p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39048
-------------------------------------   ----- 
End-of-path arrival time (ps)           39048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell39  14005  39048  655465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 655471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39041
-------------------------------------   ----- 
End-of-path arrival time (ps)           39041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell21  13998  39041  655471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 655471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39041
-------------------------------------   ----- 
End-of-path arrival time (ps)           39041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell74  13998  39041  655471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 655619p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38894
-------------------------------------   ----- 
End-of-path arrival time (ps)           38894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell18  13851  38894  655619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 655619p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38894
-------------------------------------   ----- 
End-of-path arrival time (ps)           38894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell27  13851  38894  655619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 656616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37897
-------------------------------------   ----- 
End-of-path arrival time (ps)           37897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell38  12854  37897  656616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 656616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37897
-------------------------------------   ----- 
End-of-path arrival time (ps)           37897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell76  12854  37897  656616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 656979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37533
-------------------------------------   ----- 
End-of-path arrival time (ps)           37533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell42  12491  37533  656979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 656979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37533
-------------------------------------   ----- 
End-of-path arrival time (ps)           37533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell81  12491  37533  656979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 657168p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37345
-------------------------------------   ----- 
End-of-path arrival time (ps)           37345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell25  12302  37345  657168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 657168p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37345
-------------------------------------   ----- 
End-of-path arrival time (ps)           37345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell29  12302  37345  657168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 657168p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37345
-------------------------------------   ----- 
End-of-path arrival time (ps)           37345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell66  12302  37345  657168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 657187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37326
-------------------------------------   ----- 
End-of-path arrival time (ps)           37326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell51  12283  37326  657187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 657187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37326
-------------------------------------   ----- 
End-of-path arrival time (ps)           37326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell68  12283  37326  657187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 657187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37326
-------------------------------------   ----- 
End-of-path arrival time (ps)           37326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell79  12283  37326  657187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 657273p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37240
-------------------------------------   ----- 
End-of-path arrival time (ps)           37240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell26  12197  37240  657273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 657273p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37240
-------------------------------------   ----- 
End-of-path arrival time (ps)           37240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell28  12197  37240  657273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 657273p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37240
-------------------------------------   ----- 
End-of-path arrival time (ps)           37240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell33  12197  37240  657273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 657273p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37240
-------------------------------------   ----- 
End-of-path arrival time (ps)           37240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell45  12197  37240  657273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 657493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37019
-------------------------------------   ----- 
End-of-path arrival time (ps)           37019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell30  11977  37019  657493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 657493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37019
-------------------------------------   ----- 
End-of-path arrival time (ps)           37019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell32  11977  37019  657493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 657493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37019
-------------------------------------   ----- 
End-of-path arrival time (ps)           37019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell69  11977  37019  657493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 657493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37019
-------------------------------------   ----- 
End-of-path arrival time (ps)           37019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell75  11977  37019  657493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 657507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37006
-------------------------------------   ----- 
End-of-path arrival time (ps)           37006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell19  11963  37006  657507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 657507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37006
-------------------------------------   ----- 
End-of-path arrival time (ps)           37006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell20  11963  37006  657507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 657507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37006
-------------------------------------   ----- 
End-of-path arrival time (ps)           37006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell61  11963  37006  657507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 657507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37006
-------------------------------------   ----- 
End-of-path arrival time (ps)           37006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell80  11963  37006  657507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 658321p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36192
-------------------------------------   ----- 
End-of-path arrival time (ps)           36192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell31  11149  36192  658321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 658321p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36192
-------------------------------------   ----- 
End-of-path arrival time (ps)           36192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell49  11149  36192  658321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 658321p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36192
-------------------------------------   ----- 
End-of-path arrival time (ps)           36192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell70  11149  36192  658321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 658593p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell24  10877  35920  658593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 658593p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell56  10877  35920  658593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 658593p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell57  10877  35920  658593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 658607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35906
-------------------------------------   ----- 
End-of-path arrival time (ps)           35906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell48  10863  35906  658607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 658607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35906
-------------------------------------   ----- 
End-of-path arrival time (ps)           35906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell62  10863  35906  658607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 660872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33641
-------------------------------------   ----- 
End-of-path arrival time (ps)           33641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell23   8598  33641  660872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 660872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33641
-------------------------------------   ----- 
End-of-path arrival time (ps)           33641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell52   8598  33641  660872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 660872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33641
-------------------------------------   ----- 
End-of-path arrival time (ps)           33641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell59   8598  33641  660872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 660883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33630
-------------------------------------   ----- 
End-of-path arrival time (ps)           33630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell58   8587  33630  660883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 660883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33630
-------------------------------------   ----- 
End-of-path arrival time (ps)           33630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell65   8587  33630  660883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 660883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33630
-------------------------------------   ----- 
End-of-path arrival time (ps)           33630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell71   8587  33630  660883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 660883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33630
-------------------------------------   ----- 
End-of-path arrival time (ps)           33630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell77   8587  33630  660883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 661271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33242
-------------------------------------   ----- 
End-of-path arrival time (ps)           33242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell22   8199  33242  661271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 661271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33242
-------------------------------------   ----- 
End-of-path arrival time (ps)           33242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell78   8199  33242  661271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 663169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31344
-------------------------------------   ----- 
End-of-path arrival time (ps)           31344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell46   6301  31344  663169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 663264p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell55   6206  31249  663264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 663264p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell41   6206  31249  663264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 663264p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell67   6206  31249  663264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 663264p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell72   6206  31249  663264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 663264p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell73   6206  31249  663264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 663282p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31231
-------------------------------------   ----- 
End-of-path arrival time (ps)           31231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell50   6188  31231  663282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 663282p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31231
-------------------------------------   ----- 
End-of-path arrival time (ps)           31231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell53   6188  31231  663282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 663282p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31231
-------------------------------------   ----- 
End-of-path arrival time (ps)           31231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell60   6188  31231  663282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 664592p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29921
-------------------------------------   ----- 
End-of-path arrival time (ps)           29921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell54   4878  29921  664592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 664592p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29921
-------------------------------------   ----- 
End-of-path arrival time (ps)           29921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell63   4878  29921  664592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 665543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28969
-------------------------------------   ----- 
End-of-path arrival time (ps)           28969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell37   3927  28969  665543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 665543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28969
-------------------------------------   ----- 
End-of-path arrival time (ps)           28969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell11  17188  18063  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell11   2345  20408  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2290  22698  654586  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell10   2345  25043  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell47   3927  28969  665543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 670376p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24136
-------------------------------------   ----- 
End-of-path arrival time (ps)           24136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell50  23261  24136  670376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 670376p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24136
-------------------------------------   ----- 
End-of-path arrival time (ps)           24136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell53  23261  24136  670376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 670376p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24136
-------------------------------------   ----- 
End-of-path arrival time (ps)           24136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell60  23261  24136  670376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 670391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24121
-------------------------------------   ----- 
End-of-path arrival time (ps)           24121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell41  23246  24121  670391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 670391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24121
-------------------------------------   ----- 
End-of-path arrival time (ps)           24121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell67  23246  24121  670391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 670391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24121
-------------------------------------   ----- 
End-of-path arrival time (ps)           24121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell72  23246  24121  670391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 670391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24121
-------------------------------------   ----- 
End-of-path arrival time (ps)           24121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell73  23246  24121  670391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 671455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23057
-------------------------------------   ----- 
End-of-path arrival time (ps)           23057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell58  22182  23057  671455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 671455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23057
-------------------------------------   ----- 
End-of-path arrival time (ps)           23057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell65  22182  23057  671455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 671455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23057
-------------------------------------   ----- 
End-of-path arrival time (ps)           23057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell71  22182  23057  671455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 671455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23057
-------------------------------------   ----- 
End-of-path arrival time (ps)           23057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell77  22182  23057  671455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 671471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23042
-------------------------------------   ----- 
End-of-path arrival time (ps)           23042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell23  22167  23042  671471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 671471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23042
-------------------------------------   ----- 
End-of-path arrival time (ps)           23042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell52  22167  23042  671471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 671471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23042
-------------------------------------   ----- 
End-of-path arrival time (ps)           23042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell59  22167  23042  671471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 672194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22319
-------------------------------------   ----- 
End-of-path arrival time (ps)           22319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell42  21444  22319  672194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 672194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22319
-------------------------------------   ----- 
End-of-path arrival time (ps)           22319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell81  21444  22319  672194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 672532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21980
-------------------------------------   ----- 
End-of-path arrival time (ps)           21980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell31  21105  21980  672532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 672532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21980
-------------------------------------   ----- 
End-of-path arrival time (ps)           21980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell49  21105  21980  672532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 672532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21980
-------------------------------------   ----- 
End-of-path arrival time (ps)           21980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell70  21105  21980  672532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 673098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21415
-------------------------------------   ----- 
End-of-path arrival time (ps)           21415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell24  20540  21415  673098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 673098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21415
-------------------------------------   ----- 
End-of-path arrival time (ps)           21415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell56  20540  21415  673098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 673098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21415
-------------------------------------   ----- 
End-of-path arrival time (ps)           21415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell57  20540  21415  673098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 673497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21016
-------------------------------------   ----- 
End-of-path arrival time (ps)           21016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell48  20141  21016  673497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 673497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21016
-------------------------------------   ----- 
End-of-path arrival time (ps)           21016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell62  20141  21016  673497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 673958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20554
-------------------------------------   ----- 
End-of-path arrival time (ps)           20554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell30  19679  20554  673958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 673958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20554
-------------------------------------   ----- 
End-of-path arrival time (ps)           20554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell32  19679  20554  673958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 673958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20554
-------------------------------------   ----- 
End-of-path arrival time (ps)           20554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell69  19679  20554  673958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 673958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20554
-------------------------------------   ----- 
End-of-path arrival time (ps)           20554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell75  19679  20554  673958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 675063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19450
-------------------------------------   ----- 
End-of-path arrival time (ps)           19450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell19  18575  19450  675063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 675063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19450
-------------------------------------   ----- 
End-of-path arrival time (ps)           19450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell20  18575  19450  675063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 675063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19450
-------------------------------------   ----- 
End-of-path arrival time (ps)           19450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell61  18575  19450  675063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 675063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19450
-------------------------------------   ----- 
End-of-path arrival time (ps)           19450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell80  18575  19450  675063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 675077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19436
-------------------------------------   ----- 
End-of-path arrival time (ps)           19436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell22  18561  19436  675077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 675077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19436
-------------------------------------   ----- 
End-of-path arrival time (ps)           19436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell78  18561  19436  675077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 675081p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19432
-------------------------------------   ----- 
End-of-path arrival time (ps)           19432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell34  18557  19432  675081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 675081p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19432
-------------------------------------   ----- 
End-of-path arrival time (ps)           19432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell35  18557  19432  675081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 675081p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19432
-------------------------------------   ----- 
End-of-path arrival time (ps)           19432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell36  18557  19432  675081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 675081p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19432
-------------------------------------   ----- 
End-of-path arrival time (ps)           19432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell40  18557  19432  675081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 675095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19418
-------------------------------------   ----- 
End-of-path arrival time (ps)           19418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell43  18543  19418  675095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 675095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19418
-------------------------------------   ----- 
End-of-path arrival time (ps)           19418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell44  18543  19418  675095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 675095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19418
-------------------------------------   ----- 
End-of-path arrival time (ps)           19418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell64  18543  19418  675095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 675099p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19414
-------------------------------------   ----- 
End-of-path arrival time (ps)           19414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell18  18539  19414  675099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 675099p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19414
-------------------------------------   ----- 
End-of-path arrival time (ps)           19414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell27  18539  19414  675099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 675762p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18751
-------------------------------------   ----- 
End-of-path arrival time (ps)           18751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell37  17876  18751  675762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 675762p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18751
-------------------------------------   ----- 
End-of-path arrival time (ps)           18751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell47  17876  18751  675762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 675771p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18742
-------------------------------------   ----- 
End-of-path arrival time (ps)           18742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell54  17867  18742  675771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 675771p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18742
-------------------------------------   ----- 
End-of-path arrival time (ps)           18742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell63  17867  18742  675771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 675896p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18617
-------------------------------------   ----- 
End-of-path arrival time (ps)           18617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell46  17742  18617  675896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 675936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18577
-------------------------------------   ----- 
End-of-path arrival time (ps)           18577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell38  17702  18577  675936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 675936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18577
-------------------------------------   ----- 
End-of-path arrival time (ps)           18577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell76  17702  18577  675936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 676493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18020
-------------------------------------   ----- 
End-of-path arrival time (ps)           18020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell25  17145  18020  676493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 676493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18020
-------------------------------------   ----- 
End-of-path arrival time (ps)           18020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell29  17145  18020  676493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 676493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18020
-------------------------------------   ----- 
End-of-path arrival time (ps)           18020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell66  17145  18020  676493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 676505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18007
-------------------------------------   ----- 
End-of-path arrival time (ps)           18007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell51  17132  18007  676505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 676505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18007
-------------------------------------   ----- 
End-of-path arrival time (ps)           18007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell68  17132  18007  676505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 676505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18007
-------------------------------------   ----- 
End-of-path arrival time (ps)           18007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell79  17132  18007  676505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 676786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17726
-------------------------------------   ----- 
End-of-path arrival time (ps)           17726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell26  16851  17726  676786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 676786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17726
-------------------------------------   ----- 
End-of-path arrival time (ps)           17726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell28  16851  17726  676786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 676786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17726
-------------------------------------   ----- 
End-of-path arrival time (ps)           17726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell33  16851  17726  676786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 676786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17726
-------------------------------------   ----- 
End-of-path arrival time (ps)           17726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell45  16851  17726  676786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 677853p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16659
-------------------------------------   ----- 
End-of-path arrival time (ps)           16659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell42  15784  16659  677853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 677853p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16659
-------------------------------------   ----- 
End-of-path arrival time (ps)           16659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell81  15784  16659  677853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 678276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16237
-------------------------------------   ----- 
End-of-path arrival time (ps)           16237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell21  15362  16237  678276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 678276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16237
-------------------------------------   ----- 
End-of-path arrival time (ps)           16237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell74  15362  16237  678276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 678279p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16234
-------------------------------------   ----- 
End-of-path arrival time (ps)           16234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell39  15359  16234  678279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 678320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16193
-------------------------------------   ----- 
End-of-path arrival time (ps)           16193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell50  15318  16193  678320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 678320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16193
-------------------------------------   ----- 
End-of-path arrival time (ps)           16193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell53  15318  16193  678320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 678320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16193
-------------------------------------   ----- 
End-of-path arrival time (ps)           16193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell60  15318  16193  678320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 678339p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16173
-------------------------------------   ----- 
End-of-path arrival time (ps)           16173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell41  15298  16173  678339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 678339p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16173
-------------------------------------   ----- 
End-of-path arrival time (ps)           16173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell67  15298  16173  678339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 678339p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16173
-------------------------------------   ----- 
End-of-path arrival time (ps)           16173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell72  15298  16173  678339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 678339p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16173
-------------------------------------   ----- 
End-of-path arrival time (ps)           16173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell73  15298  16173  678339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 678405p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16108
-------------------------------------   ----- 
End-of-path arrival time (ps)           16108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell21  15233  16108  678405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 678405p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16108
-------------------------------------   ----- 
End-of-path arrival time (ps)           16108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell74  15233  16108  678405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 678418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16095
-------------------------------------   ----- 
End-of-path arrival time (ps)           16095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell30  15220  16095  678418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 678418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16095
-------------------------------------   ----- 
End-of-path arrival time (ps)           16095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell32  15220  16095  678418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 678418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16095
-------------------------------------   ----- 
End-of-path arrival time (ps)           16095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell69  15220  16095  678418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 678418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16095
-------------------------------------   ----- 
End-of-path arrival time (ps)           16095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell75  15220  16095  678418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 678433p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16080
-------------------------------------   ----- 
End-of-path arrival time (ps)           16080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell39  15205  16080  678433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 678813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15700
-------------------------------------   ----- 
End-of-path arrival time (ps)           15700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell19  14825  15700  678813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 678813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15700
-------------------------------------   ----- 
End-of-path arrival time (ps)           15700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell20  14825  15700  678813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 678813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15700
-------------------------------------   ----- 
End-of-path arrival time (ps)           15700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell61  14825  15700  678813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 678813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15700
-------------------------------------   ----- 
End-of-path arrival time (ps)           15700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell80  14825  15700  678813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 678862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15650
-------------------------------------   ----- 
End-of-path arrival time (ps)           15650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell39  14775  15650  678862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 678868p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15645
-------------------------------------   ----- 
End-of-path arrival time (ps)           15645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell21  14770  15645  678868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 678868p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15645
-------------------------------------   ----- 
End-of-path arrival time (ps)           15645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell74  14770  15645  678868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 679015p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell55  14623  15498  679015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 679631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14882
-------------------------------------   ----- 
End-of-path arrival time (ps)           14882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell24  14007  14882  679631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 679631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14882
-------------------------------------   ----- 
End-of-path arrival time (ps)           14882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell56  14007  14882  679631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 679631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14882
-------------------------------------   ----- 
End-of-path arrival time (ps)           14882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell57  14007  14882  679631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 680019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14494
-------------------------------------   ----- 
End-of-path arrival time (ps)           14494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell39  13619  14494  680019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 680024p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14489
-------------------------------------   ----- 
End-of-path arrival time (ps)           14489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell21  13614  14489  680024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 680024p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14489
-------------------------------------   ----- 
End-of-path arrival time (ps)           14489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell74  13614  14489  680024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 680190p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell26  13447  14322  680190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 680190p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell28  13447  14322  680190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 680190p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell33  13447  14322  680190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 680190p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell45  13447  14322  680190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 680338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14175
-------------------------------------   ----- 
End-of-path arrival time (ps)           14175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell38  13300  14175  680338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 680338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14175
-------------------------------------   ----- 
End-of-path arrival time (ps)           14175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell76  13300  14175  680338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 680545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13967
-------------------------------------   ----- 
End-of-path arrival time (ps)           13967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell23  13092  13967  680545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 680545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13967
-------------------------------------   ----- 
End-of-path arrival time (ps)           13967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell52  13092  13967  680545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 680545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13967
-------------------------------------   ----- 
End-of-path arrival time (ps)           13967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell59  13092  13967  680545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 681007p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2840
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694130

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1    847    847  681007  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell83    3731   4578  681007  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/q           macrocell83    2345   6923  681007  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     6200  13123  681007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 681464p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell31  12174  13049  681464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 681464p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell49  12174  13049  681464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 681464p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell70  12174  13049  681464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 681465p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13048
-------------------------------------   ----- 
End-of-path arrival time (ps)           13048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell26  12173  13048  681465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 681465p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13048
-------------------------------------   ----- 
End-of-path arrival time (ps)           13048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell28  12173  13048  681465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 681465p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13048
-------------------------------------   ----- 
End-of-path arrival time (ps)           13048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell33  12173  13048  681465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 681465p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13048
-------------------------------------   ----- 
End-of-path arrival time (ps)           13048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell45  12173  13048  681465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 681482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13031
-------------------------------------   ----- 
End-of-path arrival time (ps)           13031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell24  12156  13031  681482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 681482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13031
-------------------------------------   ----- 
End-of-path arrival time (ps)           13031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell56  12156  13031  681482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 681482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13031
-------------------------------------   ----- 
End-of-path arrival time (ps)           13031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell57  12156  13031  681482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 681589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12923
-------------------------------------   ----- 
End-of-path arrival time (ps)           12923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell38  12048  12923  681589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 681589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12923
-------------------------------------   ----- 
End-of-path arrival time (ps)           12923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell76  12048  12923  681589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 681618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell38  12019  12894  681618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 681618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell76  12019  12894  681618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 681746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12766
-------------------------------------   ----- 
End-of-path arrival time (ps)           12766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell38  11891  12766  681746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 681746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12766
-------------------------------------   ----- 
End-of-path arrival time (ps)           12766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell76  11891  12766  681746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 681910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12602
-------------------------------------   ----- 
End-of-path arrival time (ps)           12602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell58  11727  12602  681910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 681910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12602
-------------------------------------   ----- 
End-of-path arrival time (ps)           12602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell65  11727  12602  681910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 681910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12602
-------------------------------------   ----- 
End-of-path arrival time (ps)           12602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell71  11727  12602  681910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 681910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12602
-------------------------------------   ----- 
End-of-path arrival time (ps)           12602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell77  11727  12602  681910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 682007p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell21  11631  12506  682007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 682007p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell74  11631  12506  682007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 682286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12226
-------------------------------------   ----- 
End-of-path arrival time (ps)           12226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell51  11351  12226  682286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 682286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12226
-------------------------------------   ----- 
End-of-path arrival time (ps)           12226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell68  11351  12226  682286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 682286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12226
-------------------------------------   ----- 
End-of-path arrival time (ps)           12226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell79  11351  12226  682286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 682296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell25  11341  12216  682296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 682296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell29  11341  12216  682296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 682296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell66  11341  12216  682296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 682469p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12044
-------------------------------------   ----- 
End-of-path arrival time (ps)           12044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell42  11169  12044  682469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 682469p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12044
-------------------------------------   ----- 
End-of-path arrival time (ps)           12044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell81  11169  12044  682469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 682479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell19  11158  12033  682479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 682479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell20  11158  12033  682479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 682479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell61  11158  12033  682479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 682479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell80  11158  12033  682479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 682540p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11973
-------------------------------------   ----- 
End-of-path arrival time (ps)           11973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell39  11098  11973  682540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 682665p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11847
-------------------------------------   ----- 
End-of-path arrival time (ps)           11847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell51  10972  11847  682665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 682665p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11847
-------------------------------------   ----- 
End-of-path arrival time (ps)           11847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell68  10972  11847  682665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 682665p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11847
-------------------------------------   ----- 
End-of-path arrival time (ps)           11847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell79  10972  11847  682665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 682674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11839
-------------------------------------   ----- 
End-of-path arrival time (ps)           11839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell25  10964  11839  682674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 682674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11839
-------------------------------------   ----- 
End-of-path arrival time (ps)           11839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell29  10964  11839  682674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 682674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11839
-------------------------------------   ----- 
End-of-path arrival time (ps)           11839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell66  10964  11839  682674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 682760p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell51  10878  11753  682760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 682760p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell68  10878  11753  682760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 682760p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell79  10878  11753  682760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 682769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell25  10869  11744  682769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 682769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell29  10869  11744  682769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 682769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell66  10869  11744  682769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 682775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11738
-------------------------------------   ----- 
End-of-path arrival time (ps)           11738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell22  10863  11738  682775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 682775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11738
-------------------------------------   ----- 
End-of-path arrival time (ps)           11738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell78  10863  11738  682775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 683111p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell19  10527  11402  683111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 683111p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell20  10527  11402  683111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 683111p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell61  10527  11402  683111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 683111p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell80  10527  11402  683111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 683151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11362
-------------------------------------   ----- 
End-of-path arrival time (ps)           11362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell42  10487  11362  683151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 683151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11362
-------------------------------------   ----- 
End-of-path arrival time (ps)           11362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell81  10487  11362  683151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 683262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell30  10375  11250  683262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 683262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell32  10375  11250  683262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 683262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell69  10375  11250  683262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 683262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell75  10375  11250  683262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 683276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell19  10362  11237  683276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 683276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell20  10362  11237  683276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 683276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell61  10362  11237  683276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 683276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell80  10362  11237  683276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 683334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell43  10304  11179  683334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 683334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell44  10304  11179  683334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 683334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell64  10304  11179  683334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 683337p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell51  10300  11175  683337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 683337p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell68  10300  11175  683337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 683337p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell79  10300  11175  683337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 683349p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell25  10289  11164  683349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 683349p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell29  10289  11164  683349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 683349p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell66  10289  11164  683349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 683393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell31  10245  11120  683393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 683393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell49  10245  11120  683393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 683393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell70  10245  11120  683393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 683684p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10829
-------------------------------------   ----- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell42   9954  10829  683684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 683684p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10829
-------------------------------------   ----- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell81   9954  10829  683684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 683749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell34   9889  10764  683749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 683749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell35   9889  10764  683749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 683749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell36   9889  10764  683749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 683749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell40   9889  10764  683749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 683764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10749
-------------------------------------   ----- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell18   9874  10749  683764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 683764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10749
-------------------------------------   ----- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell27   9874  10749  683764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 683767p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10745
-------------------------------------   ----- 
End-of-path arrival time (ps)           10745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell18   9870  10745  683767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 683767p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10745
-------------------------------------   ----- 
End-of-path arrival time (ps)           10745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell27   9870  10745  683767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 683773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10740
-------------------------------------   ----- 
End-of-path arrival time (ps)           10740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell34   9865  10740  683773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 683773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10740
-------------------------------------   ----- 
End-of-path arrival time (ps)           10740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell35   9865  10740  683773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 683773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10740
-------------------------------------   ----- 
End-of-path arrival time (ps)           10740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell36   9865  10740  683773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 683773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10740
-------------------------------------   ----- 
End-of-path arrival time (ps)           10740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell40   9865  10740  683773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 683775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell22   9863  10738  683775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 683775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell78   9863  10738  683775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 683805p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10707
-------------------------------------   ----- 
End-of-path arrival time (ps)           10707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell18   9832  10707  683805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 683805p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10707
-------------------------------------   ----- 
End-of-path arrival time (ps)           10707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell27   9832  10707  683805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 683857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell43   9781  10656  683857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 683857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell44   9781  10656  683857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 683857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell64   9781  10656  683857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 683861p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell34   9776  10651  683861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 683861p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell35   9776  10651  683861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 683861p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell36   9776  10651  683861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 683861p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell40   9776  10651  683861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 683871p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell18   9766  10641  683871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 683871p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell27   9766  10641  683871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 683913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell26   9725  10600  683913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 683913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell28   9725  10600  683913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 683913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell33   9725  10600  683913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 683913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell45   9725  10600  683913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 683929p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell31   9709  10584  683929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 683929p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell49   9709  10584  683929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 683929p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell70   9709  10584  683929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 683933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell22   9705  10580  683933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 683933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell78   9705  10580  683933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 683937p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10576
-------------------------------------   ----- 
End-of-path arrival time (ps)           10576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell48   9701  10576  683937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 683937p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10576
-------------------------------------   ----- 
End-of-path arrival time (ps)           10576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell62   9701  10576  683937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 684026p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  665917  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell15   9127  10487  684026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 684055p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell43   9583  10458  684055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 684055p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell44   9583  10458  684055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 684055p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell64   9583  10458  684055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 684064p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell38   9573  10448  684064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 684064p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell76   9573  10448  684064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 684076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10437
-------------------------------------   ----- 
End-of-path arrival time (ps)           10437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell24   9562  10437  684076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 684076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10437
-------------------------------------   ----- 
End-of-path arrival time (ps)           10437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell56   9562  10437  684076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 684076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10437
-------------------------------------   ----- 
End-of-path arrival time (ps)           10437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell57   9562  10437  684076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 684093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell30   9544  10419  684093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 684093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell32   9544  10419  684093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 684093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell69   9544  10419  684093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 684093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell75   9544  10419  684093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 684129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell30   9509  10384  684129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 684129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell32   9509  10384  684129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 684129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell69   9509  10384  684129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 684129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell75   9509  10384  684129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 684230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell34   9408  10283  684230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 684230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell35   9408  10283  684230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 684230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell36   9408  10283  684230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 684230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell40   9408  10283  684230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 684239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell22   9399  10274  684239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 684239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell78   9399  10274  684239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 684368p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell48   9270  10145  684368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 684368p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell62   9270  10145  684368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 684374p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10138
-------------------------------------   ----- 
End-of-path arrival time (ps)           10138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell43   9263  10138  684374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 684374p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10138
-------------------------------------   ----- 
End-of-path arrival time (ps)           10138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell44   9263  10138  684374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 684374p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10138
-------------------------------------   ----- 
End-of-path arrival time (ps)           10138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell64   9263  10138  684374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 684440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell18   9198  10073  684440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 684440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell27   9198  10073  684440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 684450p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell22   9188  10063  684450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 684450p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell78   9188  10063  684450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 684451p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell34   9186  10061  684451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 684451p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell35   9186  10061  684451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 684451p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell36   9186  10061  684451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 684451p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell40   9186  10061  684451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 684609p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9904
-------------------------------------   ---- 
End-of-path arrival time (ps)           9904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell41   9029   9904  684609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 684609p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9904
-------------------------------------   ---- 
End-of-path arrival time (ps)           9904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell67   9029   9904  684609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 684609p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9904
-------------------------------------   ---- 
End-of-path arrival time (ps)           9904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell72   9029   9904  684609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 684609p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9904
-------------------------------------   ---- 
End-of-path arrival time (ps)           9904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell73   9029   9904  684609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 684765p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell43   8873   9748  684765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 684765p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell44   8873   9748  684765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 684765p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell64   8873   9748  684765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 684943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell30   8694   9569  684943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 684943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell32   8694   9569  684943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 684943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell69   8694   9569  684943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 684943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell75   8694   9569  684943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 684956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell19   8681   9556  684956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 684956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell20   8681   9556  684956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 684956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell61   8681   9556  684956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 684956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell80   8681   9556  684956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 685001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell23   8637   9512  685001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 685001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell52   8637   9512  685001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 685001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell59   8637   9512  685001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 685103p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell42   8534   9409  685103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 685103p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell81   8534   9409  685103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 685152p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell55   8486   9361  685152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 685224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell41   8413   9288  685224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 685224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell67   8413   9288  685224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 685224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell72   8413   9288  685224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 685224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell73   8413   9288  685224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 685225p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell55   8412   9287  685225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 685484p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell25   8154   9029  685484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 685484p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell29   8154   9029  685484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 685484p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell66   8154   9029  685484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 685497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9016
-------------------------------------   ---- 
End-of-path arrival time (ps)           9016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell51   8141   9016  685497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 685497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9016
-------------------------------------   ---- 
End-of-path arrival time (ps)           9016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell68   8141   9016  685497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 685497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9016
-------------------------------------   ---- 
End-of-path arrival time (ps)           9016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell79   8141   9016  685497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 685562p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell58   8076   8951  685562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 685562p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell65   8076   8951  685562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 685562p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell71   8076   8951  685562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 685562p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell77   8076   8951  685562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 685603p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell50   8034   8909  685603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 685603p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell53   8034   8909  685603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 685603p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell60   8034   8909  685603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 685750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell24   7888   8763  685750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 685750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell56   7888   8763  685750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 685750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell57   7888   8763  685750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 685836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell26   7801   8676  685836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 685836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell28   7801   8676  685836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 685836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell33   7801   8676  685836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 685836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell45   7801   8676  685836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 685928p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -3760
------------------------------------------------------   ------ 
End-of-path required time (ps)                           693210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1    847    847  681007  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     6435   7282  685928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 686049p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell37   7589   8464  686049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 686049p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell47   7589   8464  686049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 686052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell54   7585   8460  686052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 686052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell63   7585   8460  686052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 686203p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell46   7435   8310  686203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 686290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell23   7348   8223  686290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 686290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell52   7348   8223  686290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 686290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell59   7348   8223  686290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 686305p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell31   7332   8207  686305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 686305p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell49   7332   8207  686305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 686305p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell70   7332   8207  686305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 686338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell48   7300   8175  686338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 686338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell62   7300   8175  686338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 686528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7985
-------------------------------------   ---- 
End-of-path arrival time (ps)           7985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell55   7110   7985  686528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 686757p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell48   6880   7755  686757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 686757p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell62   6880   7755  686757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 686851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell58   6787   7662  686851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 686851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell65   6787   7662  686851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 686851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell71   6787   7662  686851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 686851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell77   6787   7662  686851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 687087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell26   6550   7425  687087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 687087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell28   6550   7425  687087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 687087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell33   6550   7425  687087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 687087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell45   6550   7425  687087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 687177p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell46   6461   7336  687177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 687189p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell54   6449   7324  687189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 687189p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell63   6449   7324  687189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 687239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell46   6398   7273  687239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 687301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell55   6336   7211  687301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 687455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell37   6183   7058  687455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 687455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell47   6183   7058  687455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 687466p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -1470
------------------------------------------------------   ------ 
End-of-path required time (ps)                           695500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1    847    847  687466  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    7186   8033  687466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 687749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell37   5889   6764  687749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 687749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16    875    875  665866  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell47   5889   6764  687749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 687866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell24   5772   6647  687866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 687866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell56   5772   6647  687866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 687866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell57   5772   6647  687866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 687871p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell31   5767   6642  687871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 687871p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell49   5767   6642  687871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 687871p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell70   5767   6642  687871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 687883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell48   5755   6630  687883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 687883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell62   5755   6630  687883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 688037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -1470
------------------------------------------------------   ------ 
End-of-path required time (ps)                           695500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1    847    847  687466  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6616   7463  688037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 688230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell37   5408   6283  688230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 688230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell47   5408   6283  688230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 688232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell23   5406   6281  688232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 688232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell52   5406   6281  688232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 688232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell59   5406   6281  688232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 688299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  667136  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell16   4854   6214  688299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1048/clk_en
Capture Clock  : Net_1048/clock_0
Path slack     : 688338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -1470
------------------------------------------------------   ------ 
End-of-path required time (ps)                           695500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1    847    847  687466  RISE       1
Net_1048/clk_en                   macrocell1     6314   7161  688338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1048/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 688338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -1470
------------------------------------------------------   ------ 
End-of-path required time (ps)                           695500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1    847    847  687466  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell84    6314   7161  688338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell84         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 688414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell54   5224   6099  688414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 688414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell63   5224   6099  688414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 688493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell46   5145   6020  688493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 688569p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell46   5069   5944  688569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 688744p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell50   4893   5768  688744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 688744p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell53   4893   5768  688744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 688744p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell60   4893   5768  688744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 688756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  667471  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell12   4396   5756  688756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 688818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell58   4819   5694  688818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 688818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell65   4819   5694  688818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 688818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell71   4819   5694  688818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 688818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell77   4819   5694  688818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 689138p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell23   4499   5374  689138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 689138p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell52   4499   5374  689138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 689138p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell59   4499   5374  689138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 689152p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell58   4486   5361  689152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 689152p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell65   4486   5361  689152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 689152p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell71   4486   5361  689152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 689152p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell77   4486   5361  689152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 689434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell54   4204   5079  689434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 689434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell13    875    875  665925  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell63   4204   5079  689434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 689534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell54   4104   4979  689534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 689534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell63   4104   4979  689534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 689543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell37   4094   4969  689543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 689543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell12    875    875  667256  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell47   4094   4969  689543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 690107p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  668230  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell13   3045   4405  690107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 690508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  667726  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell14   2644   4004  690508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 690518p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3994
-------------------------------------   ---- 
End-of-path arrival time (ps)           3994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell55   3119   3994  690518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 690521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3991
-------------------------------------   ---- 
End-of-path arrival time (ps)           3991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell50   3116   3991  690521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 690521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3991
-------------------------------------   ---- 
End-of-path arrival time (ps)           3991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell53   3116   3991  690521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 690521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3991
-------------------------------------   ---- 
End-of-path arrival time (ps)           3991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell60   3116   3991  690521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 690660p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell41   2978   3853  690660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 690660p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell67   2978   3853  690660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 690660p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell72   2978   3853  690660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 690660p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell17    875    875  664870  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell73   2978   3853  690660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 690811p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3702
-------------------------------------   ---- 
End-of-path arrival time (ps)           3702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  667908  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell17   2342   3702  690811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 690952p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell21   2685   3560  690952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 690952p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell74   2685   3560  690952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 690964p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15    875    875  654586  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell39   2674   3549  690964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 691019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell50   2618   3493  691019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 691019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell53   2618   3493  691019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 691019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell60   2618   3493  691019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 691030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell41   2608   3483  691030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 691030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell67   2608   3483  691030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 691030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell72   2608   3483  691030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 691030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  666140  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell73   2608   3483  691030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1048/main_1
Capture Clock  : Net_1048/clock_0
Path slack     : 691334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           694513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell84         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:nrq_reg\/q  macrocell84    875    875  691334  RISE       1
Net_1048/main_1           macrocell1    2303   3178  691334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1048/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1048/q
Path End       : \ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 692388p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   696970
- Setup time                                               -350
------------------------------------------------------   ------ 
End-of-path required time (ps)                           696620

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1048/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
Net_1048/q                      macrocell1     875    875  692388  RISE       1
\ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   3356   4231  692388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2960
--------------------------------------------   ------- 
End-of-path required time (ps)                  997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8      847    847  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_0                     macrocell101     4591   5438  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell101     2345   7783  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   2622  10405  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell11   3590  13995  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell12      0  13995  983045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985355p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8      847    847  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_0                     macrocell101     4591   5438  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell101     2345   7783  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   2622  10405  985355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8      847    847  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_0                     macrocell101     4591   5438  983045  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell101     2345   7783  983045  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   2620  10403  985357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4187/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987963p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4187/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_4187/q                                    macrocell8        875    875  985653  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   6922   7797  987963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4187/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987967p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4187/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_4187/q                                    macrocell8        875    875  985653  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   6918   7793  987967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2960
--------------------------------------------   ------- 
End-of-path required time (ps)                  997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     530    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   1920   2450  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2844   5294  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    3590   8884  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0   8884  988156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 988900p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                  999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    530    530  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    530  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   1920   2450  988059  RISE       1
\Timer_1:TimerUDB:status_tc\/main_2         macrocell98      3093   5543  988900  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell98      2345   7888  988900  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2862  10750  988900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989742p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9908
-------------------------------------   ---- 
End-of-path arrival time (ps)           9908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     530    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   1920   2450  988156  RISE       1
\PWM_5:PWMUDB:status_2\/main_1          macrocell95      2858   5308  989742  RISE       1
\PWM_5:PWMUDB:status_2\/q               macrocell95      2345   7653  989742  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell2     2255   9908  989742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_5:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 989910p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6    847    847  989910  RISE       1
\PWM_5:PWMUDB:runmode_enable\/main_0      macrocell93    6786   7633  989910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  983045  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_2           macrocell99    6561   7408  990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0              macrocell99         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 990135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  983045  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_2           macrocell102   6561   7408  990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0              macrocell102        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 990222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    530    530  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    530  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   1920   2450  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   3088   5538  990222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 990369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    530    530  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    530  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   1920   2450  988059  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2941   5391  990369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     530    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   1920   2450  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2844   5294  990466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     530    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   1920   2450  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2844   5294  990466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4187/q
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4187/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_4187/q                                    macrocell8     875    875  985653  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_1  macrocell99   5865   6740  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0              macrocell99         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4187/q
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4187/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4187/q                                    macrocell8      875    875  985653  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_1  macrocell102   5865   6740  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0              macrocell102        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 991738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell93       875    875  989429  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   3147   4022  991738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 991739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4240
--------------------------------------------   ------- 
End-of-path required time (ps)                  995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell93      875    875  989429  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   3146   4021  991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4279/main_2
Capture Clock  : Net_4279/clock_0
Path slack     : 992216p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1060   1060  992216  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1060  992216  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   1560   2620  992216  RISE       1
Net_4279/main_2                        macrocell9       2707   5327  992216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4279/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 992216p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1060   1060  992216  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1060  992216  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   1560   2620  992216  RISE       1
\PWM_5:PWMUDB:status_0\/main_2         macrocell94      2707   5327  992216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 992218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1060   1060  992216  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1060  992216  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   1560   2620  992216  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_1     macrocell92      2705   5325  992218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_4187/main_1
Capture Clock  : Net_4187/clock_0
Path slack     : 992235p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     530    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    530  988156  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   1920   2450  988156  RISE       1
Net_4187/main_1                       macrocell8       2858   5308  992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4187/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 992361p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell9     870    870  992361  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell10      0    870  992361  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell10   1590   2460  992361  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_0     macrocell92      2722   5182  992361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4279/main_1
Capture Clock  : Net_4279/clock_0
Path slack     : 992369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell9     870    870  992361  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell10      0    870  992361  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell10   1590   2460  992361  RISE       1
Net_4279/main_1                        macrocell9       2714   5174  992369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4279/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_5:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 992369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell9     870    870  992361  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell10      0    870  992361  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell10   1590   2460  992361  RISE       1
\PWM_5:PWMUDB:status_0\/main_1         macrocell94      2714   5174  992369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4279/q
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992515p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4279/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_4279/q                                    macrocell9     875    875  992515  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_0  macrocell99   4153   5028  992515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0              macrocell99         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4279/q
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992515p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4279/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4279/q                                    macrocell9      875    875  992515  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_0  macrocell102   4153   5028  992515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0              macrocell102        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 993153p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8    847    847  984660  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_3           macrocell99    3543   4390  993153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0              macrocell99         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 993153p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8    847    847  984660  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_3           macrocell102   3543   4390  993153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0              macrocell102        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4279/q
Path End       : \Timer_1:TimerUDB:trig_last\/main_0
Capture Clock  : \Timer_1:TimerUDB:trig_last\/clock_0
Path slack     : 993175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4279/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_4279/q                           macrocell9      875    875  992515  RISE       1
\Timer_1:TimerUDB:trig_last\/main_0  macrocell100   3493   4368  993175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_last\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : Net_4279/main_0
Capture Clock  : Net_4279/clock_0
Path slack     : 993537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q  macrocell93    875    875  989429  RISE       1
Net_4279/main_0                  macrocell9    3131   4006  993537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4279/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : Net_4187/main_0
Capture Clock  : Net_4187/clock_0
Path slack     : 993538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q  macrocell93    875    875  989429  RISE       1
Net_4187/main_0                  macrocell8    3130   4005  993538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4187/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:prevCompare1\/q
Path End       : \PWM_5:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 994422p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:prevCompare1\/q   macrocell92    875    875  994422  RISE       1
\PWM_5:PWMUDB:status_0\/main_0  macrocell94   2246   3121  994422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_last\/q
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 994428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3115
-------------------------------------   ---- 
End-of-path arrival time (ps)           3115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_last\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_last\/q                macrocell100    875    875  994428  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_4  macrocell99    2240   3115  994428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0              macrocell99         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_last\/q
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 994428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3115
-------------------------------------   ---- 
End-of-path arrival time (ps)           3115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_last\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_last\/q                macrocell100    875    875  994428  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_4  macrocell102   2240   3115  994428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0              macrocell102        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_fall_detected\/q
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 994433p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3110
-------------------------------------   ---- 
End-of-path arrival time (ps)           3110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0              macrocell99         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_fall_detected\/q       macrocell99    875    875  983580  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_5  macrocell99   2235   3110  994433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0              macrocell99         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 994437p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3106
-------------------------------------   ---- 
End-of-path arrival time (ps)           3106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_rise_detected\/q       macrocell102    875    875  994437  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_5  macrocell102   2231   3106  994437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0              macrocell102        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4187/q
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4187/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4187/q                              macrocell8      875    875  985653  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/reset  statusicell3   3655   4530  995470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:status_0\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3127
-------------------------------------   ---- 
End-of-path arrival time (ps)           3127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:status_0\/q               macrocell94     875    875  996523  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2252   3127  996523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:tx_bitclk\/main_2
Capture Clock  : \U:BUART:tx_bitclk\/clock_0
Path slack     : 1069607p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18845
-------------------------------------   ----- 
End-of-path arrival time (ps)           18845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:tx_bitclk\/main_2                macrocell123    18715  18845  1069607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \U:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1070016p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -4330
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1086579

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16563
-------------------------------------   ----- 
End-of-path arrival time (ps)           16563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q                      macrocell127      875    875  1070016  RISE       1
\U:BUART:counter_load_not\/main_1           macrocell103    11054  11929  1070016  RISE       1
\U:BUART:counter_load_not\/q                macrocell103     2345  14274  1070016  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2289  16563  1070016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:tx_state_2\/main_4
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1070595p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17857
-------------------------------------   ----- 
End-of-path arrival time (ps)           17857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:tx_state_2\/main_4               macrocell129    17727  17857  1070595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:txn\/main_4
Capture Clock  : \U:BUART:txn\/clock_0
Path slack     : 1071480p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16972
-------------------------------------   ----- 
End-of-path arrival time (ps)           16972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q      macrocell129    875    875  1071480  RISE       1
\U:BUART:txn_split\/main_6  macrocell133  10822  11697  1071480  RISE       1
\U:BUART:txn_split\/q       macrocell133   2345  14042  1071480  RISE       1
\U:BUART:txn\/main_4        macrocell132   2930  16972  1071480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:txn\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:rx_parity_bit\/main_1
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1071798p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16654
-------------------------------------   ----- 
End-of-path arrival time (ps)           16654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:rx_parity_bit\/main_1           macrocell112  15807  16654  1071798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:rx_markspace_pre\/main_1
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1072849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15603
-------------------------------------   ----- 
End-of-path arrival time (ps)           15603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:rx_markspace_pre\/main_1        macrocell111  14756  15603  1072849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \U:BUART:tx_state_2\/main_6
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1072855p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15597
-------------------------------------   ----- 
End-of-path arrival time (ps)           15597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    130    130  1072855  RISE       1
\U:BUART:tx_state_2\/main_6               macrocell129    15467  15597  1072855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_parity_error_pre\/main_8
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1073683p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q       macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_parity_error_pre\/main_8  macrocell113  13894  14769  1073683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_status_2\/main_7
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1073683p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q  macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_status_2\/main_7     macrocell119  13894  14769  1073683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:sTX:TxSts\/status_0
Capture Clock  : \U:BUART:sTX:TxSts\/clock
Path slack     : 1073716p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                            -350
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1090559

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:tx_status_0\/main_2              macrocell130    12045  12175  1073716  RISE       1
\U:BUART:tx_status_0\/q                   macrocell130     2345  14520  1073716  RISE       1
\U:BUART:sTX:TxSts\/status_0              statusicell5     2323  16843  1073716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:TxSts\/clock                                  statusicell5        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:tx_ctrl_mark_last\/main_1
Capture Clock  : \U:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1074226p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14226
-------------------------------------   ----- 
End-of-path arrival time (ps)           14226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:tx_ctrl_mark_last\/main_1       macrocell124  13379  14226  1074226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_ctrl_mark_last\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_load_fifo\/main_9
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1074239p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14213
-------------------------------------   ----- 
End-of-path arrival time (ps)           14213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q  macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_load_fifo\/main_9    macrocell110  13338  14213  1074239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_state_2\/main_9
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1074239p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14213
-------------------------------------   ----- 
End-of-path arrival time (ps)           14213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q  macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_state_2\/main_9      macrocell116  13338  14213  1074239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:tx_state_1\/main_5
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1074593p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q       macrocell129    875    875  1071480  RISE       1
\U:BUART:tx_state_1\/main_5  macrocell128  12984  13859  1074593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:txn\/main_2
Capture Clock  : \U:BUART:txn\/clock_0
Path slack     : 1074593p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q  macrocell129    875    875  1071480  RISE       1
\U:BUART:txn\/main_2    macrocell132  12984  13859  1074593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:txn\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:sRX:RxBitCounter\/load
Capture Clock  : \U:BUART:sRX:RxBitCounter\/clock
Path slack     : 1074956p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -3760
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1087149

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12193
-------------------------------------   ----- 
End-of-path arrival time (ps)           12193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q   macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_counter_load\/main_3  macrocell108   6046   6921  1074956  RISE       1
\U:BUART:rx_counter_load\/q       macrocell108   2345   9266  1074956  RISE       1
\U:BUART:sRX:RxBitCounter\/load   count7cell     2927  12193  1074956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : Net_318/main_0
Capture Clock  : Net_318/clock_0
Path slack     : 1075886p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12566
-------------------------------------   ----- 
End-of-path arrival time (ps)           12566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q  macrocell128    875    875  1073151  RISE       1
Net_318/main_0          macrocell6    11691  12566  1075886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_318/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_bitclk\/q
Path End       : \U:BUART:tx_mark\/main_7
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1076144p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12308
-------------------------------------   ----- 
End-of-path arrival time (ps)           12308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_bitclk\/q     macrocell123    875    875  1072251  RISE       1
\U:BUART:tx_mark\/main_7  macrocell125  11433  12308  1076144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_bitclk\/q
Path End       : \U:BUART:tx_parity_bit\/main_6
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1076144p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12308
-------------------------------------   ----- 
End-of-path arrival time (ps)           12308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_bitclk\/q           macrocell123    875    875  1072251  RISE       1
\U:BUART:tx_parity_bit\/main_6  macrocell126  11433  12308  1076144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \U:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1076240p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -4210
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1086699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell14  10329  10459  1076240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:TxShifter:u0\/clock                           datapathcell14      0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076397p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -4210
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1086699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10302
-------------------------------------   ----- 
End-of-path arrival time (ps)           10302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q          macrocell107      875    875  1076397  RISE       1
\U:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   9427  10302  1076397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxShifter:u0\/clock                           datapathcell13      0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \U:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1076414p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:tx_ctrl_mark_last\/main_0       macrocell124  11191  12038  1076414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_ctrl_mark_last\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_bitclk\/q
Path End       : \U:BUART:tx_state_1\/main_7
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1076601p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11852
-------------------------------------   ----- 
End-of-path arrival time (ps)           11852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_bitclk\/q        macrocell123    875    875  1072251  RISE       1
\U:BUART:tx_state_1\/main_7  macrocell128  10977  11852  1076601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_bitclk\/q
Path End       : \U:BUART:txn\/main_3
Capture Clock  : \U:BUART:txn\/clock_0
Path slack     : 1076601p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11852
-------------------------------------   ----- 
End-of-path arrival time (ps)           11852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1

Data path
pin name               model name    delay     AT    slack  edge  Fanout
---------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_bitclk\/q  macrocell123    875    875  1072251  RISE       1
\U:BUART:txn\/main_3   macrocell132  10977  11852  1076601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:txn\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:tx_state_2\/main_1
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1076643p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11809
-------------------------------------   ----- 
End-of-path arrival time (ps)           11809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:tx_state_2\/main_1              macrocell129  10962  11809  1076643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:tx_state_0\/main_4
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1076644p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11808
-------------------------------------   ----- 
End-of-path arrival time (ps)           11808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:tx_state_0\/main_4               macrocell127    11678  11808  1076644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:tx_mark\/main_5
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1076706p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11746
-------------------------------------   ----- 
End-of-path arrival time (ps)           11746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q    macrocell129    875    875  1071480  RISE       1
\U:BUART:tx_mark\/main_5  macrocell125  10871  11746  1076706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:tx_parity_bit\/main_5
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1076706p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11746
-------------------------------------   ----- 
End-of-path arrival time (ps)           11746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q          macrocell129    875    875  1071480  RISE       1
\U:BUART:tx_parity_bit\/main_5  macrocell126  10871  11746  1076706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:tx_bitclk\/main_0
Capture Clock  : \U:BUART:tx_bitclk\/clock_0
Path slack     : 1076776p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11676
-------------------------------------   ----- 
End-of-path arrival time (ps)           11676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q      macrocell128    875    875  1073151  RISE       1
\U:BUART:tx_bitclk\/main_0  macrocell123  10801  11676  1076776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:tx_state_2\/main_2
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1076787p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q       macrocell128    875    875  1073151  RISE       1
\U:BUART:tx_state_2\/main_2  macrocell129  10791  11666  1076787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \U:BUART:sRX:RxSts\/status_4
Capture Clock  : \U:BUART:sRX:RxSts\/clock
Path slack     : 1076829p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                            -350
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1090559

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13730
-------------------------------------   ----- 
End-of-path arrival time (ps)           13730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxShifter:u0\/clock                           datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  1076829  RISE       1
\U:BUART:rx_status_4\/main_1                 macrocell121     4398   6908  1076829  RISE       1
\U:BUART:rx_status_4\/q                      macrocell121     2345   9253  1076829  RISE       1
\U:BUART:sRX:RxSts\/status_4                 statusicell4     4477  13730  1076829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxSts\/clock                                  statusicell4        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_parity_bit\/main_7
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1076833p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q  macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_parity_bit\/main_7   macrocell112  10744  11619  1076833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_status_3\/main_5
Capture Clock  : \U:BUART:rx_status_3\/clock_0
Path slack     : 1076833p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q  macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_status_3\/main_5     macrocell120  10744  11619  1076833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_3\/clock_0                              macrocell120        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077170p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -4210
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1086699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q       macrocell106      875    875  1073683  RISE       1
\U:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   8655   9530  1077170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxShifter:u0\/clock                           datapathcell13      0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \U:BUART:tx_state_0\/main_7
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1077242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11211
-------------------------------------   ----- 
End-of-path arrival time (ps)           11211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    130    130  1072855  RISE       1
\U:BUART:tx_state_0\/main_7               macrocell127    11081  11211  1077242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:tx_state_2\/main_0
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1077305p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:tx_state_2\/main_0              macrocell129  10300  11147  1077305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_state_3\/main_1
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1077768p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q  macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_state_3\/main_1   macrocell117   9809  10684  1077768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : Net_318/main_1
Capture Clock  : Net_318/clock_0
Path slack     : 1077861p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10591
-------------------------------------   ----- 
End-of-path arrival time (ps)           10591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q  macrocell127    875    875  1070016  RISE       1
Net_318/main_1          macrocell6     9716  10591  1077861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_318/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:rx_parity_bit\/main_0
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1078221p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:rx_parity_bit\/main_0           macrocell112   9384  10231  1078221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:rx_markspace_pre\/main_0
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1078380p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:rx_markspace_pre\/main_0        macrocell111   9226  10073  1078380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \U:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1078669p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -4210
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1086699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q                macrocell127      875    875  1070016  RISE       1
\U:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell14   7155   8030  1078669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:TxShifter:u0\/clock                           datapathcell14      0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:tx_state_0\/main_6
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1078801p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q       macrocell129    875    875  1071480  RISE       1
\U:BUART:tx_state_0\/main_6  macrocell127   8776   9651  1078801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_ctrl_mark_last\/q
Path End       : \U:BUART:tx_mark\/main_8
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1078801p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_ctrl_mark_last\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_ctrl_mark_last\/q  macrocell124    875    875  1078801  RISE       1
\U:BUART:tx_mark\/main_8       macrocell125   8776   9651  1078801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:rx_load_fifo\/main_1
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1078926p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9526
-------------------------------------   ---- 
End-of-path arrival time (ps)           9526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:rx_load_fifo\/main_1            macrocell110   8679   9526  1078926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:rx_state_2\/main_1
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1078926p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9526
-------------------------------------   ---- 
End-of-path arrival time (ps)           9526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:rx_state_2\/main_1              macrocell116   8679   9526  1078926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1078941p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:rx_parity_error_pre\/main_1     macrocell113   8664   9511  1078941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:rx_status_2\/main_1
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1078941p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:rx_status_2\/main_1             macrocell119   8664   9511  1078941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_state_3\/main_7
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1078969p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9483
-------------------------------------   ---- 
End-of-path arrival time (ps)           9483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q  macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_state_3\/main_7      macrocell117   8608   9483  1078969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:rx_load_fifo\/main_0
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1079118p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9334
-------------------------------------   ---- 
End-of-path arrival time (ps)           9334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:rx_load_fifo\/main_0            macrocell110   8487   9334  1079118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:rx_state_2\/main_0
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1079118p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9334
-------------------------------------   ---- 
End-of-path arrival time (ps)           9334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:rx_state_2\/main_0              macrocell116   8487   9334  1079118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1079151p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:rx_parity_error_pre\/main_0     macrocell113   8454   9301  1079151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:rx_status_2\/main_0
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1079151p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:rx_status_2\/main_0             macrocell119   8454   9301  1079151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:tx_state_2\/main_3
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1079165p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q       macrocell127    875    875  1070016  RISE       1
\U:BUART:tx_state_2\/main_3  macrocell129   8412   9287  1079165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \U:BUART:tx_mark\/main_6
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1079243p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    130    130  1072855  RISE       1
\U:BUART:tx_mark\/main_6                  macrocell125     9079   9209  1079243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_markspace_pre\/main_5
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1079384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q             macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_markspace_pre\/main_5  macrocell111   8193   9068  1079384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_state_0\/main_3
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1079384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q       macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_state_0\/main_3  macrocell115   8193   9068  1079384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1079384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q               macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_state_stop1_reg\/main_1  macrocell118   8193   9068  1079384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_stop1_reg\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:tx_bitclk\/main_1
Capture Clock  : \U:BUART:tx_bitclk\/clock_0
Path slack     : 1079431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9021
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q      macrocell127    875    875  1070016  RISE       1
\U:BUART:tx_bitclk\/main_1  macrocell123   8146   9021  1079431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_markspace_pre\/main_3
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1079487p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q       macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_markspace_pre\/main_3  macrocell111   8090   8965  1079487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_state_0\/main_1
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1079487p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q  macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_state_0\/main_1   macrocell115   8090   8965  1079487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \U:BUART:tx_ctrl_mark_last\/main_2
Capture Clock  : \U:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1079490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell9    847    847  1079490  RISE       1
\U:BUART:tx_ctrl_mark_last\/main_2       macrocell124   8115   8962  1079490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_ctrl_mark_last\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \U:BUART:tx_state_1\/main_4
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1079517p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8935
-------------------------------------   ---- 
End-of-path arrival time (ps)           8935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    130    130  1069607  RISE       1
\U:BUART:tx_state_1\/main_4               macrocell128     8805   8935  1079517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_bitclk\/q
Path End       : \U:BUART:tx_state_0\/main_8
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1079548p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_bitclk\/q        macrocell123    875    875  1072251  RISE       1
\U:BUART:tx_state_0\/main_8  macrocell127   8029   8904  1079548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \U:BUART:tx_state_0\/main_5
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1079762p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8690
-------------------------------------   ---- 
End-of-path arrival time (ps)           8690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:TxShifter:u0\/clock                           datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   2510   2510  1078614  RISE       1
\U:BUART:tx_state_0\/main_5                  macrocell127     6180   8690  1079762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_6
Path End       : \U:BUART:rx_state_3\/main_4
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1079830p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8623
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  1079830  RISE       1
\U:BUART:rx_state_3\/main_4         macrocell117   7263   8623  1079830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_6
Path End       : \U:BUART:rx_load_fifo\/main_6
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1079863p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  1079830  RISE       1
\U:BUART:rx_load_fifo\/main_6       macrocell110   7229   8589  1079863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_6
Path End       : \U:BUART:rx_state_2\/main_6
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1079863p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  1079830  RISE       1
\U:BUART:rx_state_2\/main_6         macrocell116   7229   8589  1079863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:tx_state_1\/main_3
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1079949p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q       macrocell127    875    875  1070016  RISE       1
\U:BUART:tx_state_1\/main_3  macrocell128   7628   8503  1079949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:tx_state_0\/main_1
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1080075p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:tx_state_0\/main_1              macrocell127   7530   8377  1080075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_parity_bit\/main_5
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1080354p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q          macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_parity_bit\/main_5  macrocell112   7223   8098  1080354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_status_3\/main_3
Capture Clock  : \U:BUART:rx_status_3\/clock_0
Path slack     : 1080354p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q        macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_status_3\/main_3  macrocell120   7223   8098  1080354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_3\/clock_0                              macrocell120        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : Net_318/main_2
Capture Clock  : Net_318/clock_0
Path slack     : 1080404p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8048
-------------------------------------   ---- 
End-of-path arrival time (ps)           8048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q  macrocell129    875    875  1071480  RISE       1
Net_318/main_2          macrocell6     7173   8048  1080404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_318/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_state_3\/main_3
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1080547p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q       macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_state_3\/main_3  macrocell117   7031   7906  1080547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_parity_bit\/main_3
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1080614p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q    macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_parity_bit\/main_3  macrocell112   6963   7838  1080614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_status_3\/main_1
Capture Clock  : \U:BUART:rx_status_3\/clock_0
Path slack     : 1080614p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q  macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_status_3\/main_1  macrocell120   6963   7838  1080614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_3\/clock_0                              macrocell120        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \U:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1081010p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -4210
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1086699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q                macrocell128      875    875  1073151  RISE       1
\U:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell14   4814   5689  1081010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:TxShifter:u0\/clock                           datapathcell14      0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:tx_state_0\/main_0
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1081026p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:tx_state_0\/main_0              macrocell127   6579   7426  1081026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:tx_state_1\/main_0
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1081030p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:tx_state_1\/main_0              macrocell128   6576   7423  1081030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \U:BUART:tx_state_1\/main_6
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1081142p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sTX:sCLOCK:TxBitClkGen\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    130    130  1072855  RISE       1
\U:BUART:tx_state_1\/main_6               macrocell128     7180   7310  1081142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1081237p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -4210
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1086699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q                macrocell115      875    875  1076818  RISE       1
\U:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   4587   5462  1081237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxShifter:u0\/clock                           datapathcell13      0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_load_fifo\/main_4
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1081375p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q         macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_load_fifo\/main_4  macrocell110   6202   7077  1081375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_state_2\/main_4
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1081375p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q       macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_state_2\/main_4  macrocell116   6202   7077  1081375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1081394p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q                macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_parity_error_pre\/main_5  macrocell113   6183   7058  1081394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_status_2\/main_4
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1081394p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q        macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_status_2\/main_4  macrocell119   6183   7058  1081394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:tx_state_1\/main_1
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1081497p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:tx_state_1\/main_1              macrocell128   6109   6956  1081497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_load_fifo\/main_3
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1081760p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q   macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_load_fifo\/main_3  macrocell110   5817   6692  1081760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_state_2\/main_3
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1081760p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q  macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_state_2\/main_3   macrocell116   5817   6692  1081760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_bitclk\/q
Path End       : \U:BUART:tx_state_2\/main_7
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1081971p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_bitclk\/q        macrocell123    875    875  1072251  RISE       1
\U:BUART:tx_state_2\/main_7  macrocell129   5606   6481  1081971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:tx_state_0\/main_2
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1082126p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q       macrocell128    875    875  1073151  RISE       1
\U:BUART:tx_state_0\/main_2  macrocell127   5451   6326  1082126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_parity_bit\/main_6
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1082180p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q          macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_parity_bit\/main_6  macrocell112   5397   6272  1082180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_status_3\/main_4
Capture Clock  : \U:BUART:rx_status_3\/clock_0
Path slack     : 1082180p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q        macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_status_3\/main_4  macrocell120   5397   6272  1082180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_3\/clock_0                              macrocell120        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_state_3\/main_0
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1082425p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q       macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_state_3\/main_0  macrocell117   5153   6028  1082425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:tx_state_2\/main_5
Capture Clock  : \U:BUART:tx_state_2\/clock_0
Path slack     : 1082661p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q       macrocell129    875    875  1071480  RISE       1
\U:BUART:tx_state_2\/main_5  macrocell129   4916   5791  1082661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:tx_mark\/main_3
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1082760p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q    macrocell128    875    875  1073151  RISE       1
\U:BUART:tx_mark\/main_3  macrocell125   4817   5692  1082760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:tx_parity_bit\/main_3
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1082760p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q          macrocell128    875    875  1073151  RISE       1
\U:BUART:tx_parity_bit\/main_3  macrocell126   4817   5692  1082760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:tx_mark\/main_4
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1082945p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q    macrocell127    875    875  1070016  RISE       1
\U:BUART:tx_mark\/main_4  macrocell125   4632   5507  1082945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:tx_parity_bit\/main_4
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1082945p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q          macrocell127    875    875  1070016  RISE       1
\U:BUART:tx_parity_bit\/main_4  macrocell126   4632   5507  1082945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_3\/q
Path End       : \U:BUART:rx_state_3\/main_2
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1083090p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_3\/q       macrocell117    875    875  1077084  RISE       1
\U:BUART:rx_state_3\/main_2  macrocell117   4487   5362  1083090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_markspace_pre\/main_6
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1083179p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q             macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_markspace_pre\/main_6  macrocell111   4398   5273  1083179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_state_0\/main_4
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1083179p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q       macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_state_0\/main_4  macrocell115   4398   5273  1083179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083179p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q               macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_state_stop1_reg\/main_2  macrocell118   4398   5273  1083179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_stop1_reg\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1083184p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q          macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_parity_error_pre\/main_3  macrocell113   4393   5268  1083184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_bitclk_enable\/q
Path End       : \U:BUART:rx_status_2\/main_3
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1083184p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_bitclk_enable\/q  macrocell107    875    875  1076397  RISE       1
\U:BUART:rx_status_2\/main_3  macrocell119   4393   5268  1083184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_6
Path End       : \U:BUART:rx_state_0\/main_5
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1083191p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  1079830  RISE       1
\U:BUART:rx_state_0\/main_5         macrocell115   3901   5261  1083191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:tx_mark\/main_1
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1083315p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:tx_mark\/main_1                 macrocell125   4290   5137  1083315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \U:BUART:tx_parity_bit\/main_1
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1083315p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell9    847    847  1071798  RISE       1
\U:BUART:tx_parity_bit\/main_1           macrocell126   4290   5137  1083315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_mark\/q
Path End       : \U:BUART:tx_mark\/main_9
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1083384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_mark\/q       macrocell125    875    875  1078701  RISE       1
\U:BUART:tx_mark\/main_9  macrocell125   4193   5068  1083384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_markspace_pre\/main_8
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1083399p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q    macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_markspace_pre\/main_8  macrocell111   4178   5053  1083399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_state_0\/main_8
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1083399p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q  macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_state_0\/main_8      macrocell115   4178   5053  1083399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_address_detected\/q
Path End       : \U:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083399p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_address_detected\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_address_detected\/q      macrocell106    875    875  1073683  RISE       1
\U:BUART:rx_state_stop1_reg\/main_3  macrocell118   4178   5053  1083399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_stop1_reg\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_1
Path End       : \U:BUART:pollcount_0\/main_1
Capture Clock  : \U:BUART:pollcount_0\/clock_0
Path slack     : 1083452p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  1083452  RISE       1
\U:BUART:pollcount_0\/main_1        macrocell104   3641   5001  1083452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_0\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_1
Path End       : \U:BUART:pollcount_1\/main_1
Capture Clock  : \U:BUART:pollcount_1\/clock_0
Path slack     : 1083452p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  1083452  RISE       1
\U:BUART:pollcount_1\/main_1        macrocell105   3641   5001  1083452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_1\/clock_0                              macrocell105        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_2
Path End       : \U:BUART:pollcount_0\/main_0
Capture Clock  : \U:BUART:pollcount_0\/clock_0
Path slack     : 1083453p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  1083453  RISE       1
\U:BUART:pollcount_0\/main_0        macrocell104   3639   4999  1083453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_0\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_2
Path End       : \U:BUART:pollcount_1\/main_0
Capture Clock  : \U:BUART:pollcount_1\/clock_0
Path slack     : 1083453p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  1083453  RISE       1
\U:BUART:pollcount_1\/main_0        macrocell105   3639   4999  1083453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_1\/clock_0                              macrocell105        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_5
Path End       : \U:BUART:rx_state_3\/main_5
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1083534p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  1083534  RISE       1
\U:BUART:rx_state_3\/main_5         macrocell117   3558   4918  1083534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:tx_mark\/main_0
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1083695p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:tx_mark\/main_0                 macrocell125   3910   4757  1083695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \U:BUART:tx_parity_bit\/main_0
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1083695p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell9    847    847  1076414  RISE       1
\U:BUART:tx_parity_bit\/main_0           macrocell126   3910   4757  1083695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_5
Path End       : \U:BUART:rx_load_fifo\/main_7
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1083699p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  1083534  RISE       1
\U:BUART:rx_load_fifo\/main_7       macrocell110   3393   4753  1083699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_5
Path End       : \U:BUART:rx_state_2\/main_7
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1083699p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  1083534  RISE       1
\U:BUART:rx_state_2\/main_7         macrocell116   3393   4753  1083699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_2\/q
Path End       : \U:BUART:tx_bitclk\/main_3
Capture Clock  : \U:BUART:tx_bitclk\/clock_0
Path slack     : 1083701p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_2\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_2\/q      macrocell129    875    875  1071480  RISE       1
\U:BUART:tx_bitclk\/main_3  macrocell123   3876   4751  1083701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_bitclk\/clock_0                                macrocell123        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_4
Path End       : \U:BUART:rx_state_3\/main_6
Capture Clock  : \U:BUART:rx_state_3\/clock_0
Path slack     : 1083833p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  1083833  RISE       1
\U:BUART:rx_state_3\/main_6         macrocell117   3259   4619  1083833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_3\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:tx_state_1\/main_2
Capture Clock  : \U:BUART:tx_state_1\/clock_0
Path slack     : 1083837p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q       macrocell128    875    875  1073151  RISE       1
\U:BUART:tx_state_1\/main_2  macrocell128   3740   4615  1083837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_1\/q
Path End       : \U:BUART:txn\/main_1
Capture Clock  : \U:BUART:txn\/clock_0
Path slack     : 1083837p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_1\/clock_0                               macrocell128        0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_1\/q  macrocell128    875    875  1073151  RISE       1
\U:BUART:txn\/main_1    macrocell132   3740   4615  1083837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:txn\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_load_fifo\/q
Path End       : \U:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \U:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1083852p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2190
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088719

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                            model name      delay     AT    slack  edge  Fanout
----------------------------------  --------------  -----  -----  -------  ----  ------
\U:BUART:rx_load_fifo\/q            macrocell110      875    875  1079623  RISE       1
\U:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   3992   4867  1083852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxShifter:u0\/clock                           datapathcell13      0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_state_0\/q
Path End       : \U:BUART:tx_state_0\/main_3
Capture Clock  : \U:BUART:tx_state_0\/clock_0
Path slack     : 1083863p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_state_0\/q       macrocell127    875    875  1070016  RISE       1
\U:BUART:tx_state_0\/main_3  macrocell127   3714   4589  1083863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_4
Path End       : \U:BUART:rx_load_fifo\/main_8
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1083881p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  1083833  RISE       1
\U:BUART:rx_load_fifo\/main_8       macrocell110   3211   4571  1083881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_4
Path End       : \U:BUART:rx_state_2\/main_8
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1083881p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  1083833  RISE       1
\U:BUART:rx_state_2\/main_8         macrocell116   3211   4571  1083881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:txn\/q
Path End       : \U:BUART:tx_parity_bit\/main_2
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1083883p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:txn\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:txn\/q                 macrocell132    875    875  1078596  RISE       1
\U:BUART:tx_parity_bit\/main_2  macrocell126   3694   4569  1083883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_load_fifo\/main_2
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1083908p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q         macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_load_fifo\/main_2  macrocell110   3669   4544  1083908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_state_2\/main_2
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1083908p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q       macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_state_2\/main_2  macrocell116   3669   4544  1083908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1083924p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q                macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_parity_error_pre\/main_2  macrocell113   3653   4528  1083924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_status_2\/main_2
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1083924p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q        macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_status_2\/main_2  macrocell119   3653   4528  1083924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_0
Path End       : \U:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \U:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1084173p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_0  count7cell     1360   1360  1084173  RISE       1
\U:BUART:rx_bitclk_enable\/main_2   macrocell107   2919   4279  1084173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_1
Path End       : \U:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \U:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1084191p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  1083452  RISE       1
\U:BUART:rx_bitclk_enable\/main_1   macrocell107   2901   4261  1084191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_2
Path End       : \U:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \U:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1084193p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  1083453  RISE       1
\U:BUART:rx_bitclk_enable\/main_0   macrocell107   2899   4259  1084193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_bitclk_enable\/clock_0                         macrocell107        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_ctrl_mark_last\/q
Path End       : \U:BUART:tx_ctrl_mark_last\/main_3
Capture Clock  : \U:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1084207p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_ctrl_mark_last\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_ctrl_mark_last\/q       macrocell124    875    875  1078801  RISE       1
\U:BUART:tx_ctrl_mark_last\/main_3  macrocell124   3370   4245  1084207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_ctrl_mark_last\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_parity_bit\/q
Path End       : \U:BUART:rx_parity_error_pre\/main_9
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1084379p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_parity_bit\/q             macrocell112    875    875  1084379  RISE       1
\U:BUART:rx_parity_error_pre\/main_9  macrocell113   3198   4073  1084379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_5
Path End       : \U:BUART:rx_state_0\/main_6
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1084463p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  1083534  RISE       1
\U:BUART:rx_state_0\/main_6         macrocell115   2629   3989  1084463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_last\/q
Path End       : \U:BUART:rx_state_2\/main_10
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1084670p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_last\/clock_0                                  macrocell109        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_last\/q           macrocell109    875    875  1084670  RISE       1
\U:BUART:rx_state_2\/main_10  macrocell116   2907   3782  1084670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sRX:RxBitCounter\/count_4
Path End       : \U:BUART:rx_state_0\/main_7
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1084762p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3690
-------------------------------------   ---- 
End-of-path arrival time (ps)           3690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxBitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  1083833  RISE       1
\U:BUART:rx_state_0\/main_7         macrocell115   2330   3690  1084762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1084764p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3688
-------------------------------------   ---- 
End-of-path arrival time (ps)           3688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q                macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_parity_error_pre\/main_6  macrocell113   2813   3688  1084764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_status_2\/main_5
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1084764p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3688
-------------------------------------   ---- 
End-of-path arrival time (ps)           3688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q        macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_status_2\/main_5  macrocell119   2813   3688  1084764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_load_fifo\/main_5
Capture Clock  : \U:BUART:rx_load_fifo\/clock_0
Path slack     : 1084779p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q         macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_load_fifo\/main_5  macrocell110   2798   3673  1084779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_load_fifo\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_2\/q
Path End       : \U:BUART:rx_state_2\/main_5
Capture Clock  : \U:BUART:rx_state_2\/clock_0
Path slack     : 1084779p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_2\/q       macrocell116    875    875  1074969  RISE       1
\U:BUART:rx_state_2\/main_5  macrocell116   2798   3673  1084779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_2\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:txn\/q
Path End       : \U:BUART:txn\/main_0
Capture Clock  : \U:BUART:txn\/clock_0
Path slack     : 1084973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:txn\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT    slack  edge  Fanout
--------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:txn\/q       macrocell132    875    875  1078596  RISE       1
\U:BUART:txn\/main_0  macrocell132   2604   3479  1084973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:txn\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \U:BUART:tx_mark\/main_2
Capture Clock  : \U:BUART:tx_mark\/clock_0
Path slack     : 1084976p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sCR_SyncCtl:CtrlReg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell9    847    847  1079490  RISE       1
\U:BUART:tx_mark\/main_2                 macrocell125   2629   3476  1084976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_mark\/clock_0                                  macrocell125        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:tx_parity_bit\/q
Path End       : \U:BUART:tx_parity_bit\/main_7
Capture Clock  : \U:BUART:tx_parity_bit\/clock_0
Path slack     : 1084976p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:tx_parity_bit\/q       macrocell126    875    875  1079703  RISE       1
\U:BUART:tx_parity_bit\/main_7  macrocell126   2601   3476  1084976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:tx_parity_bit\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_markspace_pre\/main_2
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1084988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q             macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_markspace_pre\/main_2  macrocell111   2590   3465  1084988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_state_0\/main_0
Capture Clock  : \U:BUART:rx_state_0\/clock_0
Path slack     : 1084988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q       macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_state_0\/main_0  macrocell115   2590   3465  1084988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \U:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1084988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q               macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_state_stop1_reg\/main_0  macrocell118   2590   3465  1084988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_stop1_reg\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_parity_bit\/main_2
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1084992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q          macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_parity_bit\/main_2  macrocell112   2585   3460  1084992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_state_0\/q
Path End       : \U:BUART:rx_status_3\/main_0
Capture Clock  : \U:BUART:rx_status_3\/clock_0
Path slack     : 1084992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_state_0\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_state_0\/q        macrocell115    875    875  1076818  RISE       1
\U:BUART:rx_status_3\/main_0  macrocell120   2585   3460  1084992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_3\/clock_0                              macrocell120        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_status_3\/q
Path End       : \U:BUART:sRX:RxSts\/status_3
Capture Clock  : \U:BUART:sRX:RxSts\/clock
Path slack     : 1085120p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                            -350
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1090559

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_3\/clock_0                              macrocell120        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_status_3\/q       macrocell120    875    875  1085120  RISE       1
\U:BUART:sRX:RxSts\/status_3  statusicell4   4564   5439  1085120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxSts\/clock                                  statusicell4        0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_markspace_pre\/q
Path End       : \U:BUART:rx_markspace_pre\/main_7
Capture Clock  : \U:BUART:rx_markspace_pre\/clock_0
Path slack     : 1085256p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3196
-------------------------------------   ---- 
End-of-path arrival time (ps)           3196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_markspace_pre\/q       macrocell111    875    875  1085256  RISE       1
\U:BUART:rx_markspace_pre\/main_7  macrocell111   2321   3196  1085256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_markspace_pre\/clock_0                         macrocell111        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_parity_bit\/q
Path End       : \U:BUART:rx_parity_bit\/main_8
Capture Clock  : \U:BUART:rx_parity_bit\/clock_0
Path slack     : 1085279p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_parity_bit\/q       macrocell112    875    875  1084379  RISE       1
\U:BUART:rx_parity_bit\/main_8  macrocell112   2298   3173  1085279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_bit\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_parity_error_pre\/q
Path End       : \U:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \U:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1085285p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_parity_error_pre\/q       macrocell113    875    875  1085285  RISE       1
\U:BUART:rx_parity_error_pre\/main_7  macrocell113   2292   3167  1085285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_parity_error_pre\/q
Path End       : \U:BUART:rx_status_2\/main_6
Capture Clock  : \U:BUART:rx_status_2\/clock_0
Path slack     : 1085285p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_parity_error_pre\/clock_0                      macrocell113        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_parity_error_pre\/q  macrocell113    875    875  1085285  RISE       1
\U:BUART:rx_status_2\/main_6     macrocell119   2292   3167  1085285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:pollcount_1\/q
Path End       : \U:BUART:pollcount_1\/main_2
Capture Clock  : \U:BUART:pollcount_1\/clock_0
Path slack     : 1085330p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3122
-------------------------------------   ---- 
End-of-path arrival time (ps)           3122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_1\/clock_0                              macrocell105        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:pollcount_1\/q       macrocell105    875    875  1077651  RISE       1
\U:BUART:pollcount_1\/main_2  macrocell105   2247   3122  1085330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_1\/clock_0                              macrocell105        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:pollcount_0\/q
Path End       : \U:BUART:pollcount_0\/main_2
Capture Clock  : \U:BUART:pollcount_0\/clock_0
Path slack     : 1085332p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3120
-------------------------------------   ---- 
End-of-path arrival time (ps)           3120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_0\/clock_0                              macrocell104        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:pollcount_0\/q       macrocell104    875    875  1077653  RISE       1
\U:BUART:pollcount_0\/main_2  macrocell104   2245   3120  1085332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_0\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:pollcount_0\/q
Path End       : \U:BUART:pollcount_1\/main_3
Capture Clock  : \U:BUART:pollcount_1\/clock_0
Path slack     : 1085332p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                           -2457
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1088452

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3120
-------------------------------------   ---- 
End-of-path arrival time (ps)           3120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_0\/clock_0                              macrocell104        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:pollcount_0\/q       macrocell104    875    875  1077653  RISE       1
\U:BUART:pollcount_1\/main_3  macrocell105   2245   3120  1085332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:pollcount_1\/clock_0                              macrocell105        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \U:BUART:rx_status_2\/q
Path End       : \U:BUART:sRX:RxSts\/status_2
Capture Clock  : \U:BUART:sRX:RxSts\/clock
Path slack     : 1087369p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (U_IntClock:R#1 vs. U_IntClock:R#2)   1090909
- Setup time                                            -350
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1090559

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3190
-------------------------------------   ---- 
End-of-path arrival time (ps)           3190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:rx_status_2\/clock_0                              macrocell119        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\U:BUART:rx_status_2\/q       macrocell119    875    875  1087369  RISE       1
\U:BUART:sRX:RxSts\/status_2  statusicell4   2315   3190  1087369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\U:BUART:sRX:RxSts\/clock                                  statusicell4        0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987489p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2960
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    530    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   1920   2450  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3511   5961  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   3590   9551  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0   9551  9987489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989799p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4240
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    530    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   1920   2450  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3511   5961  9989799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9989956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -350
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    530    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   1920   2450  9987489  RISE       1
\PWM_4:PWMUDB:status_2\/main_1          macrocell91     2596   5046  9989956  RISE       1
\PWM_4:PWMUDB:status_2\/q               macrocell91     2345   7391  9989956  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303   9694  9989956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9990717p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4240
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    530    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    530  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   1920   2450  9987489  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2593   5043  9990717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9990885p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4240
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell89      875    875  9988575  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   4000   4875  9990885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9991781p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4240
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell89      875    875  9988575  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3104   3979  9991781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3678/main_2
Capture Clock  : Net_3678/clock_0
Path slack     : 9992316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1060   1060  9992316  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1060  9992316  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   1560   2620  9992316  RISE       1
Net_3678/main_2                        macrocell7      2607   5227  9992316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3678/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 9992316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1060   1060  9992316  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1060  9992316  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   1560   2620  9992316  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_1     macrocell88     2607   5227  9992316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 9992330p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1060   1060  9992316  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1060  9992316  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   1560   2620  9992316  RISE       1
\PWM_4:PWMUDB:status_0\/main_2         macrocell90     2593   5213  9992330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_3678/main_1
Capture Clock  : Net_3678/clock_0
Path slack     : 9992443p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell7    870    870  9992443  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell8      0    870  9992443  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell8   1590   2460  9992443  RISE       1
Net_3678/main_1                        macrocell7      2640   5100  9992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3678/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 9992443p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell7    870    870  9992443  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell8      0    870  9992443  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell8   1590   2460  9992443  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_0     macrocell88     2640   5100  9992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_4:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 9992451p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell7    870    870  9992443  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell8      0    870  9992443  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell8   1590   2460  9992443  RISE       1
\PWM_4:PWMUDB:status_0\/main_1         macrocell90     2632   5092  9992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : Net_3678/main_0
Capture Clock  : Net_3678/clock_0
Path slack     : 9993577p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q  macrocell89    875    875  9988575  RISE       1
Net_3678/main_0                  macrocell7    3091   3966  9993577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3678/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:prevCompare1\/q
Path End       : \PWM_4:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 9994364p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:prevCompare1\/q   macrocell88    875    875  9994364  RISE       1
\PWM_4:PWMUDB:status_0\/main_0  macrocell90   2304   3179  9994364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_4:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 9994382p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -2457
--------------------------------------------   -------- 
End-of-path required time (ps)                  9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5    847    847  9994382  RISE       1
\PWM_4:PWMUDB:runmode_enable\/main_0      macrocell89    2314   3161  9994382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:status_0\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9996451p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -350
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3199
-------------------------------------   ---- 
End-of-path arrival time (ps)           3199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_4:PWMUDB:status_0\/q               macrocell90     875    875  9996451  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3199  9996451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

