Line number: 
[187, 190]
Comment: 
This block is responsible for registering gain values on a clock's rising edge. It implements a two-stage pipeline, such that when the clock signal 'ck' rises, it shifts the value of 'gain_0' into 'gain_1', and 'gain_1' into 'gain_2'.