#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May  4 15:00:58 2018
# Process ID: 12116
# Current directory: C:/Users/simon/Desktop/elettronica/vivado/Snake
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6392 C:\Users\simon\Desktop\elettronica\vivado\Snake\snake.xpr
# Log file: C:/Users/simon/Desktop/elettronica/vivado/Snake/vivado.log
# Journal file: C:/Users/simon/Desktop/elettronica/vivado/Snake\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 814.023 ; gain = 135.766
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sim_1/new/testgestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testgestione
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/xsim.dir/testgestione_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/xsim.dir/testgestione_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May  4 15:01:51 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May  4 15:01:51 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 824.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testgestione_behav -key {Behavioral:sim_1:Functional:testgestione} -tclbatch {testgestione.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source testgestione.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testgestione_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 839.586 ; gain = 14.820
config_webtalk -user on
update_ip_catalog
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 913.852 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 913.852 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 938.512 ; gain = 0.105
run 100 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 938.926 ; gain = 0.414
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 943.867 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 943.867 ; gain = 0.000
run 200 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 946.637 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:40 ; elapsed = 00:02:14 . Memory (MB): peak = 948.410 ; gain = 1.773
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 948.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 948.410 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 13 elements, right array has 12 elements
Time: 0 ps  Iteration: 0  Process: /testgestione/U1/line__159
  File: C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd

HDL Line: C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd:163
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 948.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 948.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 948.410 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 948.410 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 948.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 950.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 950.891 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 950.891 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.625 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1185.625 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1185.625 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testgestione_behav -key {Behavioral:sim_1:Functional:testgestione} -tclbatch {testgestione.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source testgestione.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testgestione_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.625 ; gain = 0.000
run 1 ms
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6650 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6650 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6652 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6652 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6658 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6658 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6660 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6660 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6666 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6666 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6668 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6668 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6674 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6674 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6676 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6676 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6682 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6682 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6684 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6684 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6690 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6690 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6692 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6692 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6698 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6698 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6700 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6700 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6706 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6706 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6708 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6708 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13050 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13050 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13052 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13052 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13058 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13058 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13060 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13060 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13066 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13066 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13068 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13068 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13074 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13074 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13076 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13076 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13082 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13082 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13084 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13084 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13090 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13090 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13092 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13092 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13098 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13098 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13100 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13100 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13106 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13106 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13108 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13108 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19450 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19450 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19452 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19452 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19458 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19458 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19460 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19460 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19466 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19466 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19468 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19468 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19474 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19474 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19476 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19476 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19482 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19482 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19484 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19484 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19490 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19490 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19492 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19492 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19498 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19498 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19500 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19500 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19506 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19506 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19508 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19508 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25850 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25850 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25852 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25852 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25858 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25858 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25860 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25860 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25866 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25866 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25868 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25868 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25874 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25874 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25876 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25876 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25882 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25882 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25884 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25884 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25890 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25890 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25892 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25892 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25898 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25898 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25900 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25900 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25906 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25906 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25908 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25908 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38650 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38650 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38652 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38652 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38658 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38658 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38660 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38660 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38666 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38666 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38668 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38668 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38674 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38674 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38676 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38676 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38682 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38682 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38684 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38684 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38690 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38690 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38692 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38692 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38698 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38698 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38700 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38700 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38706 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38706 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38708 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38708 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45050 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45050 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45052 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45052 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45058 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45058 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45060 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45060 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45066 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45066 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45068 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45068 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45074 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45074 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45076 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45076 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45082 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45082 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45084 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45084 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45090 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45090 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45092 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45092 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45098 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45098 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45100 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45100 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45106 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45106 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45108 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45108 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.1/nightly/2018_04_04_2188600/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1185.625 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.625 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.625 ; gain = 0.000
run 1 ms
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6650 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6650 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6652 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6652 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6658 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6658 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6660 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6660 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6666 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6666 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6668 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6668 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6674 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6674 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6676 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6676 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6682 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6682 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6684 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6684 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6690 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6690 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6692 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6692 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6698 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6698 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6700 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6700 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6706 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6706 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6708 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6708 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13050 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13050 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13052 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13052 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13058 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13058 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13060 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13060 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13066 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13066 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13068 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13068 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13074 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13074 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13076 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13076 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13082 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13082 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13084 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13084 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13090 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13090 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13092 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13092 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13098 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13098 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13100 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13100 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13106 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13106 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13108 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13108 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19450 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19450 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19452 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19452 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19458 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19458 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19460 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19460 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19466 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19466 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19468 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19468 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19474 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19474 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19476 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19476 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19482 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19482 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19484 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19484 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19490 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19490 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19492 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19492 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19498 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19498 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19500 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19500 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19506 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19506 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19508 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19508 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25850 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25850 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25852 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25852 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25858 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25858 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25860 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25860 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25866 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25866 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25868 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25868 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25874 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25874 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25876 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25876 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25882 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25882 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25884 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25884 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25890 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25890 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25892 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25892 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25898 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25898 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25900 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25900 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25906 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25906 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25908 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25908 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38650 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38650 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38652 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38652 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38658 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38658 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38660 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38660 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38666 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38666 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38668 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38668 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38674 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38674 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38676 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38676 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38682 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38682 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38684 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38684 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38690 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38690 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38692 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38692 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38698 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38698 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38700 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38700 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38706 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38706 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38708 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38708 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45050 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45050 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45052 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45052 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45058 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45058 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45060 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45060 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45066 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45066 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45068 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45068 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45074 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45074 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45076 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45076 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45082 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45082 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45084 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45084 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45090 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45090 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45092 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45092 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45098 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45098 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45100 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45100 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45106 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45106 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45108 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45108 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1185.625 ; gain = 0.000
run 1 ms
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6650 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6650 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6652 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6652 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6658 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6658 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6660 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6660 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6666 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6666 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6668 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6668 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6674 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6674 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6676 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6676 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6682 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6682 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6684 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6684 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6690 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6690 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6692 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6692 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6698 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6698 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6700 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6700 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6706 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6706 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6708 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6708 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13050 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13050 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13052 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13052 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13058 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13058 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13060 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13060 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13066 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13066 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13068 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13068 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13074 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13074 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13076 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13076 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13082 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13082 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13084 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13084 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13090 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13090 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13092 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13092 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13098 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13098 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13100 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13100 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13106 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13106 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13108 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13108 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19450 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19450 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19452 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19452 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19458 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19458 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19460 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19460 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19466 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19466 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19468 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19468 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19474 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19474 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19476 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19476 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19482 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19482 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19484 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19484 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19490 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19490 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19492 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19492 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19498 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19498 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19500 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19500 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19506 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19506 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19508 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19508 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25850 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25850 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25852 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25852 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25858 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25858 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25860 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25860 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25866 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25866 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25868 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25868 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25874 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25874 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25876 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25876 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25882 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25882 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25884 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25884 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25890 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25890 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25892 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25892 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25898 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25898 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25900 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25900 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25906 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25906 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25908 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25908 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 32308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 32308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38650 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38650 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38652 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38652 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38658 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38658 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38660 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38660 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38666 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38666 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38668 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38668 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38674 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38674 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38676 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38676 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38682 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38682 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38684 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38684 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38690 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38690 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38692 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38692 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38698 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38698 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38700 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38700 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38706 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38706 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 38708 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 38708 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45050 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45050 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45052 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45052 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45058 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45058 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45060 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45060 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45066 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45066 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45068 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45068 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45074 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45074 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45076 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45076 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45082 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45082 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45084 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45084 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45090 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45090 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45092 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45092 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45098 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45098 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45100 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45100 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45106 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45106 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 45108 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 45108 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.625 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.625 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.625 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.625 ; gain = 0.000
run 1 ms
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {f}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Fri May  4 15:38:29 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.runs/blk_mem_gen_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'blk_mem_gen_0'... please wait for 'blk_mem_gen_0_synth_1' run to finish...
wait_on_run blk_mem_gen_0_synth_1
[Fri May  4 15:38:29 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:38:34 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:38:39 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:38:44 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:38:54 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:39:04 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:39:14 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:39:24 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:39:44 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:40:04 2018] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri May  4 15:40:25 2018] Waiting for blk_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Command: synth_design -top blk_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 392.352 ; gain = 99.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: f - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4800 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4800 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4800 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4800 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.96215 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [c:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWVALID
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_BREADY
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_ARADDR[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 657.629 ; gain = 364.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 657.629 ; gain = 364.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 657.629 ; gain = 364.953
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 715.410 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 715.410 ; gain = 422.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 715.410 ; gain = 422.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.runs/blk_mem_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 715.410 ; gain = 422.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 715.410 ; gain = 422.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 715.410 ; gain = 422.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 764.336 ; gain = 471.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 764.336 ; gain = 471.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 764.336 ; gain = 471.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.652 ; gain = 472.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.652 ; gain = 472.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.652 ; gain = 472.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.652 ; gain = 472.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.652 ; gain = 472.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.652 ; gain = 472.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------+------+
|      |Instance                                     |Module                        |Cells |
+------+---------------------------------------------+------------------------------+------+
|1     |top                                          |                              |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1            |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|7     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
+------+---------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.652 ; gain = 472.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 123 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:45 . Memory (MB): peak = 765.652 ; gain = 415.195
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 765.656 ; gain = 472.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 784.711 ; gain = 503.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blk_mem_gen_0_utilization_synth.rpt -pb blk_mem_gen_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 787.477 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May  4 15:40:36 2018...
[Fri May  4 15:40:40 2018] blk_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:11 . Memory (MB): peak = 1201.453 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.ip_user_files -ipstatic_source_dir C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.cache/compile_simlib/modelsim} {questa=C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.cache/compile_simlib/questa} {riviera=C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.cache/compile_simlib/riviera} {activehdl=C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.453 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.453 ; gain = 0.000
run 1 ms
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6650 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6650 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6652 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6652 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6658 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6658 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6660 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6660 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6666 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6666 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6668 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6668 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6674 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6674 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6676 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6676 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6682 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6682 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6684 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6684 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6690 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6690 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6692 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6692 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6698 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6698 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6700 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6700 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6706 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6706 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 6708 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 6708 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13050 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13050 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13052 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13052 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13058 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13058 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13060 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13060 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13066 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13066 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13068 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13068 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13074 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13074 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13076 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13076 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13082 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13082 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13084 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13084 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13090 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13090 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13092 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13092 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13098 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13098 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13100 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13100 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13106 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13106 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 13108 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 13108 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19450 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19450 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19452 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19452 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19458 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19458 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19460 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19460 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19466 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19466 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19468 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19468 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19474 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19474 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19476 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19476 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19482 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19482 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19484 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19484 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19490 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19490 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19492 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19492 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19498 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19498 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19500 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19500 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19506 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19506 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 19508 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 19508 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25850 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25850 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25852 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25852 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25858 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25858 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25860 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25860 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25866 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25866 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25868 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25868 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25874 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25874 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25876 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25876 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25882 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25882 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25884 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25884 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25890 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25890 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25892 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25892 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25898 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25898 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25900 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25900 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25906 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25906 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25908 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 25908 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.453 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 250 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 250 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 252 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 252 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 258 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 258 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 266 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 266 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 268 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 268 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 274 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 274 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 276 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 276 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 282 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 282 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 284 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 284 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 290 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 290 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 292 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 292 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 298 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 298 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 300 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 300 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 306 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 306 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::testgestione:U1:ram:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 308 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 308 ns  Iteration: 3  Process: /testgestione/U1/ram/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.453 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.453 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1201.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.453 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.453 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testgestione' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim/romvideo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testgestione_vlog.prj"
"xvhdl --incr --relax -prj testgestione_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.srcs/sources_1/new/gestione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestione
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simon/Desktop/elettronica/vivado/Snake/snake.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.453 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 206 ns  Iteration: 5  Process: /testgestione/U1/vgaclock/inst/mmcm_adv_inst/pchk_p  File: D:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.453 ; gain = 0.000
run 1 ms
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  4 15:48:10 2018...
