Single Cycle MIPS processor is designed and implemented using Verilog in which only R-type instruction are being executed .
Design does nit have pipelining .
It is a basic design that help in going further with RISC processor.
![Screenshot 2025-06-05 232157](https://github.com/user-attachments/assets/2f7c5200-e5cf-481c-b467-bf5e35c851de)

![Screenshot 2025-06-10 110057](https://github.com/user-attachments/assets/c5700d26-9823-403e-b6d1-bfe2181777d8)
![Screenshot 2025-06-05 232401](https://github.com/user-attachments/assets/84506515-8fa4-462f-86f6-4134fff21cba)
![Screenshot 2025-06-05 232253](https://github.com/user-attachments/assets/37ad765e-7ffe-4d14-a8f9-0a64cc0cb37a)


