library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RegN is
	generic(N : positive := 4);
	port(dataIn: in std_logic_vector((N-1) downto 0);
			  clk: in std_logic;
		  enable: in std_logic;
		   reset: in std_logic;
		 dataOut: out std_logic_vector((N-1) downto 0));
end RegN;