{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 10:40:06 2020 " "Info: Processing started: Mon Sep 14 10:40:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Diviseur_frequence EP2C5F256C8 " "Info: Selected device EP2C5F256C8 for design \"Diviseur_frequence\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Info: Device EP2C5F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Info: Device EP2C5AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C8 " "Info: Device EP2C8F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Info: Device EP2C8F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Info: Device EP2C8AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkout " "Info: Pin clkout not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clkout } } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkin " "Info: Pin clkin not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clkin } } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clkin (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clkin } } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 32 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.201 ns register register " "Info: Estimated most critical path is register to register delay of 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt1\[0\] 1 REG LAB_X3_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y1; Fanout = 4; REG Node = 'cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt1[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.596 ns) 1.986 ns cpt1\[1\]~32 2 COMB LAB_X2_Y2 2 " "Info: 2: + IC(1.390 ns) + CELL(0.596 ns) = 1.986 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[1\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { cpt1[0] cpt1[1]~32 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.072 ns cpt1\[2\]~34 3 COMB LAB_X2_Y2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.072 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[2\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[1]~32 cpt1[2]~34 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.158 ns cpt1\[3\]~36 4 COMB LAB_X2_Y2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.158 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[3\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[2]~34 cpt1[3]~36 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.244 ns cpt1\[4\]~38 5 COMB LAB_X2_Y2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.244 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[4\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[3]~36 cpt1[4]~38 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.330 ns cpt1\[5\]~40 6 COMB LAB_X2_Y2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.330 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[5\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[4]~38 cpt1[5]~40 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.416 ns cpt1\[6\]~42 7 COMB LAB_X2_Y2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.416 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[6\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[5]~40 cpt1[6]~42 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.502 ns cpt1\[7\]~44 8 COMB LAB_X2_Y2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.502 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[7\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[6]~42 cpt1[7]~44 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.588 ns cpt1\[8\]~46 9 COMB LAB_X2_Y2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.588 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[8\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[7]~44 cpt1[8]~46 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.674 ns cpt1\[9\]~48 10 COMB LAB_X2_Y2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.674 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[9\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[8]~46 cpt1[9]~48 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.760 ns cpt1\[10\]~50 11 COMB LAB_X2_Y2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.760 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[10\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[9]~48 cpt1[10]~50 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.846 ns cpt1\[11\]~52 12 COMB LAB_X2_Y2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.846 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[11\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[10]~50 cpt1[11]~52 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.932 ns cpt1\[12\]~54 13 COMB LAB_X2_Y2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.932 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[12\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[11]~52 cpt1[12]~54 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.018 ns cpt1\[13\]~56 14 COMB LAB_X2_Y2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.018 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[13\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[12]~54 cpt1[13]~56 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.104 ns cpt1\[14\]~58 15 COMB LAB_X2_Y2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.104 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[14\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[13]~56 cpt1[14]~58 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.190 ns cpt1\[15\]~60 16 COMB LAB_X2_Y2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.190 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cpt1\[15\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[14]~58 cpt1[15]~60 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.383 ns cpt1\[16\]~62 17 COMB LAB_X2_Y1 2 " "Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 3.383 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[16\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cpt1[15]~60 cpt1[16]~62 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.469 ns cpt1\[17\]~64 18 COMB LAB_X2_Y1 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.469 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[17\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[16]~62 cpt1[17]~64 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.555 ns cpt1\[18\]~66 19 COMB LAB_X2_Y1 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.555 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[18\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[17]~64 cpt1[18]~66 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.641 ns cpt1\[19\]~68 20 COMB LAB_X2_Y1 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.641 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[19\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[18]~66 cpt1[19]~68 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.727 ns cpt1\[20\]~70 21 COMB LAB_X2_Y1 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.727 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[20\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[19]~68 cpt1[20]~70 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.813 ns cpt1\[21\]~72 22 COMB LAB_X2_Y1 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.813 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[21\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[20]~70 cpt1[21]~72 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.899 ns cpt1\[22\]~74 23 COMB LAB_X2_Y1 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.899 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[22\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[21]~72 cpt1[22]~74 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.985 ns cpt1\[23\]~76 24 COMB LAB_X2_Y1 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.985 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[23\]~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[22]~74 cpt1[23]~76 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.071 ns cpt1\[24\]~78 25 COMB LAB_X2_Y1 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.071 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[24\]~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[23]~76 cpt1[24]~78 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.157 ns cpt1\[25\]~80 26 COMB LAB_X2_Y1 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.157 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[25\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[24]~78 cpt1[25]~80 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.243 ns cpt1\[26\]~82 27 COMB LAB_X2_Y1 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.243 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[26\]~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[25]~80 cpt1[26]~82 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.329 ns cpt1\[27\]~84 28 COMB LAB_X2_Y1 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.329 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[27\]~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[26]~82 cpt1[27]~84 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.415 ns cpt1\[28\]~86 29 COMB LAB_X2_Y1 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.415 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[28\]~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[27]~84 cpt1[28]~86 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.501 ns cpt1\[29\]~88 30 COMB LAB_X2_Y1 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.501 ns; Loc. = LAB_X2_Y1; Fanout = 2; COMB Node = 'cpt1\[29\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[28]~86 cpt1[29]~88 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.587 ns cpt1\[30\]~90 31 COMB LAB_X2_Y1 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.587 ns; Loc. = LAB_X2_Y1; Fanout = 1; COMB Node = 'cpt1\[30\]~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpt1[29]~88 cpt1[30]~90 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.093 ns cpt1\[31\]~91 32 COMB LAB_X2_Y1 1 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 5.093 ns; Loc. = LAB_X2_Y1; Fanout = 1; COMB Node = 'cpt1\[31\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpt1[30]~90 cpt1[31]~91 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.201 ns cpt1\[31\] 33 REG LAB_X2_Y1 2 " "Info: 33: + IC(0.000 ns) + CELL(0.108 ns) = 5.201 ns; Loc. = LAB_X2_Y1; Fanout = 2; REG Node = 'cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cpt1[31]~91 cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.704 ns ( 71.22 % ) " "Info: Total cell delay = 3.704 ns ( 71.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 28.78 % ) " "Info: Total interconnect delay = 1.497 ns ( 28.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { cpt1[0] cpt1[1]~32 cpt1[2]~34 cpt1[3]~36 cpt1[4]~38 cpt1[5]~40 cpt1[6]~42 cpt1[7]~44 cpt1[8]~46 cpt1[9]~48 cpt1[10]~50 cpt1[11]~52 cpt1[12]~54 cpt1[13]~56 cpt1[14]~58 cpt1[15]~60 cpt1[16]~62 cpt1[17]~64 cpt1[18]~66 cpt1[19]~68 cpt1[20]~70 cpt1[21]~72 cpt1[22]~74 cpt1[23]~76 cpt1[24]~78 cpt1[25]~80 cpt1[26]~82 cpt1[27]~84 cpt1[28]~86 cpt1[29]~88 cpt1[30]~90 cpt1[31]~91 cpt1[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkout 0 " "Info: Pin \"clkout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 10:40:08 2020 " "Info: Processing ended: Mon Sep 14 10:40:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
