// Seed: 3665592360
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input tri   id_2,
    input tri0  id_3,
    input wire  id_4
);
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    id_14,
    input supply0 id_4,
    output uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    id_15,
    input uwire id_9,
    input supply1 id_10,
    input supply1 id_11,
    id_16,
    output supply1 id_12
);
  always if (id_11 - id_8.id_15) id_0 = -1 ^ id_3;
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_3,
      id_11,
      id_4
  );
endmodule
