/* Copywight 2021 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __DC_MPCC_DCN32_H__
#define __DC_MPCC_DCN32_H__

#incwude "dcn20/dcn20_mpc.h"
#incwude "dcn30/dcn30_mpc.h"

#define TO_DCN32_MPC(mpc_base) \
	containew_of(mpc_base, stwuct dcn32_mpc, base)

#define MPC_WEG_WIST_DCN3_2(inst) \
	MPC_WEG_WIST_DCN3_0(inst),\
	SWII(MPCC_MOVABWE_CM_WOCATION_CONTWOW, MPCC, inst),\
	SWII(MPCC_MCM_SHAPEW_CONTWOW, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_OFFSET_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_OFFSET_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_OFFSET_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_SCAWE_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_SCAWE_G_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WUT_INDEX, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WUT_DATA, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WUT_WWITE_EN_MASK, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_END_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_END_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_END_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_0_1, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_2_3, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_4_5, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_6_7, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_8_9, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_10_11, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_12_13, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_14_15, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_16_17, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_18_19, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_20_21, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_22_23, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_24_25, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_26_27, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_28_29, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_30_31, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMA_WEGION_32_33, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_STAWT_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_STAWT_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_STAWT_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_END_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_END_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_END_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_0_1, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_2_3, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_4_5, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_6_7, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_8_9, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_10_11, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_12_13, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_14_15, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_16_17, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_18_19, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_20_21, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_22_23, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_24_25, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_26_27, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_28_29, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_30_31, MPCC_MCM, inst),\
	SWII(MPCC_MCM_SHAPEW_WAMB_WEGION_32_33, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_MODE, MPCC_MCM, inst), /*TODO: may need to add othew 3DWUT wegs*/\
	SWII(MPCC_MCM_3DWUT_INDEX, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_DATA, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_DATA_30BIT, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_WEAD_WWITE_CONTWOW, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_OUT_NOWM_FACTOW, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_OUT_OFFSET_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_OUT_OFFSET_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_3DWUT_OUT_OFFSET_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_CONTWOW, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WUT_INDEX, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WUT_DATA, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WUT_CONTWOW, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_SWOPE_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_SWOPE_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_SWOPE_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_BASE_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_BASE_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_STAWT_BASE_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_END_CNTW1_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_END_CNTW2_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_END_CNTW1_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_END_CNTW2_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_END_CNTW1_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_END_CNTW2_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_OFFSET_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_OFFSET_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_OFFSET_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_0_1, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_2_3, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_4_5, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_6_7, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_8_9, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_10_11, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_12_13, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_14_15, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_16_17, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_18_19, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_20_21, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_22_23, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_24_25, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_26_27, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_28_29, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_30_31, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMA_WEGION_32_33, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_SWOPE_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_SWOPE_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_SWOPE_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_BASE_CNTW_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_BASE_CNTW_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_STAWT_BASE_CNTW_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_END_CNTW1_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_END_CNTW2_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_END_CNTW1_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_END_CNTW2_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_END_CNTW1_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_END_CNTW2_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_OFFSET_B, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_OFFSET_G, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_OFFSET_W, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_0_1, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_2_3, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_4_5, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_6_7, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_8_9, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_10_11, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_12_13, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_14_15, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_16_17, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_18_19, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_20_21, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_22_23, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_24_25, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_26_27, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_28_29, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_30_31, MPCC_MCM, inst),\
	SWII(MPCC_MCM_1DWUT_WAMB_WEGION_32_33, MPCC_MCM, inst),\
	SWII(MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM, inst)


#define MPC_COMMON_MASK_SH_WIST_DCN32(mask_sh) \
	MPC_COMMON_MASK_SH_WIST_DCN1_0(mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BG_BPC, mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BOT_GAIN_MODE, mask_sh),\
	SF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\
	SF(MPCC0_MPCC_MOVABWE_CM_WOCATION_CONTWOW, MPCC_MOVABWE_CM_WOCATION_CNTW, mask_sh),\
	SF(MPCC0_MPCC_MOVABWE_CM_WOCATION_CONTWOW, MPCC_MOVABWE_CM_WOCATION_CNTW_CUWWENT, mask_sh),\
	SF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\
	SF(MPCC0_MPCC_STATUS, MPCC_DISABWED, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_DIS, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_STATE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_MODE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MAX_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MIN_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MAX_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MIN_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MAX_B_CB, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MIN_B_CB, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_COEF_FOWMAT, MPCC_GAMUT_WEMAP_COEF_FOWMAT, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C11_A, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C12_A, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW_DISABWE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_MODE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_COUNT, mask_sh), \
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW1_B, MPCC_OGAM_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_B, MPCC_OGAM_WAMA_OFFSET_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_G, MPCC_OGAM_WAMA_OFFSET_G, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_W, MPCC_OGAM_WAMA_OFFSET_W, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_INDEX, MPCC_OGAM_WUT_INDEX, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_PWW_DISABWE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WWITE_COWOW_MASK, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WEAD_COWOW_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_HOST_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_CONFIG_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_DATA, MPCC_OGAM_WUT_DATA, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_MODE, MPCC_MCM_3DWUT_MODE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_MODE, MPCC_MCM_3DWUT_SIZE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_MODE, MPCC_MCM_3DWUT_MODE_CUWWENT, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_WEAD_WWITE_CONTWOW, MPCC_MCM_3DWUT_WWITE_EN_MASK, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_WEAD_WWITE_CONTWOW, MPCC_MCM_3DWUT_WAM_SEW, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_WEAD_WWITE_CONTWOW, MPCC_MCM_3DWUT_30BIT_EN, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_WEAD_WWITE_CONTWOW, MPCC_MCM_3DWUT_WEAD_SEW, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_INDEX, MPCC_MCM_3DWUT_INDEX, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_DATA, MPCC_MCM_3DWUT_DATA0, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_DATA, MPCC_MCM_3DWUT_DATA1, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_3DWUT_DATA_30BIT, MPCC_MCM_3DWUT_DATA_30BIT, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_CONTWOW, MPCC_MCM_SHAPEW_WUT_MODE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_CONTWOW, MPCC_MCM_SHAPEW_MODE_CUWWENT, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_OFFSET_W, MPCC_MCM_SHAPEW_OFFSET_W, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_OFFSET_G, MPCC_MCM_SHAPEW_OFFSET_G, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_OFFSET_B, MPCC_MCM_SHAPEW_OFFSET_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_SCAWE_W, MPCC_MCM_SHAPEW_SCAWE_W, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_SCAWE_G_B, MPCC_MCM_SHAPEW_SCAWE_G, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_SCAWE_G_B, MPCC_MCM_SHAPEW_SCAWE_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WUT_INDEX, MPCC_MCM_SHAPEW_WUT_INDEX, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WUT_DATA, MPCC_MCM_SHAPEW_WUT_DATA, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WUT_WWITE_EN_MASK, MPCC_MCM_SHAPEW_WUT_WWITE_EN_MASK, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WUT_WWITE_EN_MASK, MPCC_MCM_SHAPEW_WUT_WWITE_SEW, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_B, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_B, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_END_CNTW_B, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_END_CNTW_B, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_WEGION_0_1, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_WEGION_0_1, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_WEGION_0_1, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_SHAPEW_WAMA_WEGION_0_1, MPCC_MCM_SHAPEW_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_CONTWOW, MPCC_MCM_1DWUT_MODE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_CONTWOW, MPCC_MCM_1DWUT_SEWECT, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_CONTWOW, MPCC_MCM_1DWUT_PWW_DISABWE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_CONTWOW, MPCC_MCM_1DWUT_MODE_CUWWENT, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_CONTWOW, MPCC_MCM_1DWUT_SEWECT_CUWWENT, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WUT_INDEX, MPCC_MCM_1DWUT_WUT_INDEX, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WUT_DATA, MPCC_MCM_1DWUT_WUT_DATA, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WUT_CONTWOW, MPCC_MCM_1DWUT_WUT_WWITE_COWOW_MASK, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WUT_CONTWOW, MPCC_MCM_1DWUT_WUT_WEAD_COWOW_SEW, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WUT_CONTWOW, MPCC_MCM_1DWUT_WUT_HOST_SEW, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WUT_CONTWOW, MPCC_MCM_1DWUT_WUT_CONFIG_MODE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_B, MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_B, MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_STAWT_SWOPE_CNTW_B, MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_SWOPE_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_STAWT_BASE_CNTW_B, MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_BASE_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_END_CNTW1_B, MPCC_MCM_1DWUT_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_END_CNTW2_B, MPCC_MCM_1DWUT_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_END_CNTW2_B, MPCC_MCM_1DWUT_WAMA_EXP_WEGION_END_SWOPE_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_OFFSET_B, MPCC_MCM_1DWUT_WAMA_OFFSET_B, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_WEGION_0_1, MPCC_MCM_1DWUT_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_WEGION_0_1, MPCC_MCM_1DWUT_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_WEGION_0_1, MPCC_MCM_1DWUT_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_1DWUT_WAMA_WEGION_0_1, MPCC_MCM_1DWUT_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_SHAPEW_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_SHAPEW_MEM_PWW_DIS, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_SHAPEW_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_3DWUT_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_3DWUT_MEM_PWW_DIS, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_3DWUT_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_1DWUT_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_1DWUT_MEM_PWW_DIS, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_1DWUT_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_SHAPEW_MEM_PWW_STATE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_3DWUT_MEM_PWW_STATE, mask_sh),\
	SF(MPCC_MCM0_MPCC_MCM_MEM_PWW_CTWW, MPCC_MCM_1DWUT_MEM_PWW_STATE, mask_sh),\
	SF(CUW_VUPDATE_WOCK_SET0, CUW_VUPDATE_WOCK_SET, mask_sh)


stwuct dcn32_mpc_wegistews {
	MPC_WEG_VAWIABWE_WIST_DCN3_0;
	MPC_WEG_VAWIABWE_WIST_DCN32;
};
void mpc32_mpc_init(stwuct mpc *mpc);
boow mpc32_pwogwam_3dwut(
		stwuct mpc *mpc,
		const stwuct tetwahedwaw_pawams *pawams,
		int mpcc_id);
boow mpc32_pwogwam_post1dwut(
		stwuct mpc *mpc,
		const stwuct pww_pawams *pawams,
		uint32_t mpcc_id);
boow mpc32_pwogwam_shapew(
		stwuct mpc *mpc,
		const stwuct pww_pawams *pawams,
		uint32_t mpcc_id);

void dcn32_mpc_constwuct(stwuct dcn30_mpc *mpc30,
	stwuct dc_context *ctx,
	const stwuct dcn30_mpc_wegistews *mpc_wegs,
	const stwuct dcn30_mpc_shift *mpc_shift,
	const stwuct dcn30_mpc_mask *mpc_mask,
	int num_mpcc,
	int num_wmu);

void mpc32_powew_on_bwnd_wut(
	stwuct mpc *mpc,
	uint32_t mpcc_id,
	boow powew_on);
void mpc32_pwogwam_post1dwut_pww(
		stwuct mpc *mpc,
		uint32_t mpcc_id,
		const stwuct pww_wesuwt_data *wgb,
		uint32_t num);
void mpc32_pwogwam_post1dwutb_settings(
		stwuct mpc *mpc,
		uint32_t mpcc_id,
		const stwuct pww_pawams *pawams);
void mpc32_pwogwam_post1dwuta_settings(
		stwuct mpc *mpc,
		uint32_t mpcc_id,
		const stwuct pww_pawams *pawams);
void mpc32_configuwe_post1dwut(
		stwuct mpc *mpc,
		uint32_t mpcc_id,
		boow is_wam_a);
void mpc32_pwogwam_shapew_wut(
		stwuct mpc *mpc,
		const stwuct pww_wesuwt_data *wgb,
		uint32_t num,
		uint32_t mpcc_id);
void mpc32_pwogwam_shapew_wutb_settings(
		stwuct mpc *mpc,
		const stwuct pww_pawams *pawams,
		uint32_t mpcc_id);
void mpc32_pwogwam_shapew_wuta_settings(
		stwuct mpc *mpc,
		const stwuct pww_pawams *pawams,
		uint32_t mpcc_id);
void mpc32_configuwe_shapew_wut(
		stwuct mpc *mpc,
		boow is_wam_a,
		uint32_t mpcc_id);
void mpc32_powew_on_shapew_3dwut(
		stwuct mpc *mpc,
		uint32_t mpcc_id,
		boow powew_on);
void mpc32_set3dwut_wam10(
		stwuct mpc *mpc,
		const stwuct dc_wgb *wut,
		uint32_t entwies,
		uint32_t mpcc_id);
void mpc32_set3dwut_wam12(
		stwuct mpc *mpc,
		const stwuct dc_wgb *wut,
		uint32_t entwies,
		uint32_t mpcc_id);
void mpc32_sewect_3dwut_wam_mask(
		stwuct mpc *mpc,
		uint32_t wam_sewection_mask,
		uint32_t mpcc_id);
void mpc32_sewect_3dwut_wam(
		stwuct mpc *mpc,
		enum dc_wut_mode mode,
		boow is_cowow_channew_12bits,
		uint32_t mpcc_id);
#endif		//__DC_MPCC_DCN32_H__
