

================================================================
== Vitis HLS Report for 'LIGHT_MODULE'
================================================================
* Date:           Wed Sep 25 16:02:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.967 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        ?|        ?|      4116|          -|          -|   inf|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_068 = alloca i32 1"   --->   Operation 8 'alloca' 'in_pkts_keep_0_068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_069 = alloca i32 1"   --->   Operation 9 'alloca' 'in_pkts_strb_0_069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_pkts_user_0_070 = alloca i32 1"   --->   Operation 10 'alloca' 'in_pkts_user_0_070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_pkts_id_0_071 = alloca i32 1"   --->   Operation 11 'alloca' 'in_pkts_id_0_071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_072 = alloca i32 1"   --->   Operation 12 'alloca' 'in_pkts_dest_0_072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_pkts_data_0_01 = alloca i32 1"   --->   Operation 13 'alloca' 'in_pkts_data_0_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_data_1_02 = alloca i32 1"   --->   Operation 14 'alloca' 'in_pkts_data_1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_data_2_03 = alloca i32 1"   --->   Operation 15 'alloca' 'in_pkts_data_2_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_data_3_04 = alloca i32 1"   --->   Operation 16 'alloca' 'in_pkts_data_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%avg_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'avg_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc = alloca i64 1"   --->   Operation 18 'alloca' 'out_pkts_keep_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc = alloca i64 1"   --->   Operation 19 'alloca' 'out_pkts_strb_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_pkts_user_loc = alloca i64 1"   --->   Operation 20 'alloca' 'out_pkts_user_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_pkts_id_loc = alloca i64 1"   --->   Operation 21 'alloca' 'out_pkts_id_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc = alloca i64 1"   --->   Operation 22 'alloca' 'out_pkts_dest_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_pkts_data_0_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'in_pkts_data_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'in_pkts_data_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkts_data_2_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'in_pkts_data_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'in_pkts_data_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/main.cpp:6]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_4" [src/main.cpp:15]   --->   Operation 45 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_5" [src/main.cpp:15]   --->   Operation 46 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2" [src/main.cpp:15]   --->   Operation 47 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_068_load = load i4 %in_pkts_keep_0_068"   --->   Operation 48 'load' 'in_pkts_keep_0_068_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_069_load = load i4 %in_pkts_strb_0_069"   --->   Operation 49 'load' 'in_pkts_strb_0_069_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_pkts_user_0_070_load = load i2 %in_pkts_user_0_070"   --->   Operation 50 'load' 'in_pkts_user_0_070_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%in_pkts_id_0_071_load = load i5 %in_pkts_id_0_071"   --->   Operation 51 'load' 'in_pkts_id_0_071_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_072_load = load i6 %in_pkts_dest_0_072"   --->   Operation 52 'load' 'in_pkts_dest_0_072_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%in_pkts_data_0_01_load = load i32 %in_pkts_data_0_01"   --->   Operation 53 'load' 'in_pkts_data_0_01_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_pkts_data_1_02_load = load i32 %in_pkts_data_1_02"   --->   Operation 54 'load' 'in_pkts_data_1_02_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_pkts_data_2_03_load = load i32 %in_pkts_data_2_03"   --->   Operation 55 'load' 'in_pkts_data_2_03_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%in_pkts_data_3_04_load = load i32 %in_pkts_data_3_04"   --->   Operation 56 'load' 'in_pkts_data_3_04_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (4.39ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2, i32 %in_pkts_data_3_04_load, i32 %in_pkts_data_2_03_load, i32 %in_pkts_data_1_02_load, i32 %in_pkts_data_0_01_load, i6 %in_pkts_dest_0_072_load, i5 %in_pkts_id_0_071_load, i2 %in_pkts_user_0_070_load, i4 %in_pkts_strb_0_069_load, i4 %in_pkts_keep_0_068_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 4.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 59 [1/2] (3.23ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2, i32 %in_pkts_data_3_04_load, i32 %in_pkts_data_2_03_load, i32 %in_pkts_data_1_02_load, i32 %in_pkts_data_0_01_load, i6 %in_pkts_dest_0_072_load, i5 %in_pkts_id_0_071_load, i2 %in_pkts_user_0_070_load, i4 %in_pkts_strb_0_069_load, i4 %in_pkts_keep_0_068_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_loc_load = load i32 %in_pkts_data_3_1_loc"   --->   Operation 60 'load' 'in_pkts_data_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%in_pkts_data_2_1_loc_load = load i32 %in_pkts_data_2_1_loc"   --->   Operation 61 'load' 'in_pkts_data_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_loc_load = load i32 %in_pkts_data_1_1_loc"   --->   Operation 62 'load' 'in_pkts_data_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in_pkts_data_0_1_loc_load = load i32 %in_pkts_data_0_1_loc"   --->   Operation 63 'load' 'in_pkts_data_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1, i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_3_1_loc_load, i32 %avg_1_loc"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_3_1_loc_load, i32 %in_pkts_data_3_04" [src/main.cpp:15]   --->   Operation 66 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_2_03" [src/main.cpp:15]   --->   Operation 67 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_1_02" [src/main.cpp:15]   --->   Operation 68 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_0_01" [src/main.cpp:15]   --->   Operation 69 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 70 [1/2] (1.65ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1, i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_3_1_loc_load, i32 %avg_1_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 71 'wait' 'empty_26' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc_load = load i6 %out_pkts_dest_loc"   --->   Operation 72 'load' 'out_pkts_dest_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%out_pkts_id_loc_load = load i5 %out_pkts_id_loc"   --->   Operation 73 'load' 'out_pkts_id_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%out_pkts_user_loc_load = load i2 %out_pkts_user_loc"   --->   Operation 74 'load' 'out_pkts_user_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc_load = load i4 %out_pkts_strb_loc"   --->   Operation 75 'load' 'out_pkts_strb_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc_load = load i4 %out_pkts_keep_loc"   --->   Operation 76 'load' 'out_pkts_keep_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%avg_1_loc_load = load i32 %avg_1_loc"   --->   Operation 77 'load' 'avg_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %avg_1_loc_load, i32 31" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%sub_ln45 = sub i32 0, i32 %avg_1_loc_load" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 79 'sub' 'sub_ln45' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln45, i32 2, i32 31" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 80 'partselect' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i30 %trunc_ln45_1" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 81 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.49ns)   --->   "%sub_ln45_1 = sub i31 0, i31 %zext_ln45" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 82 'sub' 'sub_ln45_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %avg_1_loc_load, i32 2, i32 31" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 83 'partselect' 'trunc_ln45_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i30 %trunc_ln45_2" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 84 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.73ns)   --->   "%avg = select i1 %tmp, i31 %sub_ln45_1, i31 %zext_ln45_1" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 85 'select' 'avg' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln45 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3, i31 %avg, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 86 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln15 = store i6 %out_pkts_dest_loc_load, i6 %in_pkts_dest_0_072" [src/main.cpp:15]   --->   Operation 87 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln15 = store i5 %out_pkts_id_loc_load, i5 %in_pkts_id_0_071" [src/main.cpp:15]   --->   Operation 88 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln15 = store i2 %out_pkts_user_loc_load, i2 %in_pkts_user_0_070" [src/main.cpp:15]   --->   Operation 89 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln15 = store i4 %out_pkts_strb_loc_load, i4 %in_pkts_strb_0_069" [src/main.cpp:15]   --->   Operation 90 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln15 = store i4 %out_pkts_keep_loc_load, i4 %in_pkts_keep_0_068" [src/main.cpp:15]   --->   Operation 91 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 92 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/main.cpp:15]   --->   Operation 93 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln45 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3, i31 %avg, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 94 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2" [src/main.cpp:15]   --->   Operation 95 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 4.391ns
The critical path consists of the following:
	'load' operation ('in_pkts_keep_0_068_load') on local variable 'in_pkts_keep_0_068' [56]  (0.000 ns)
	'call' operation ('call_ln0') to 'LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2' [68]  (4.391 ns)

 <State 3>: 3.238ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2' [68]  (3.238 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.650ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1' [79]  (1.650 ns)

 <State 6>: 5.778ns
The critical path consists of the following:
	'load' operation ('avg_1_loc_load') on local variable 'avg_1_loc' [80]  (0.000 ns)
	'sub' operation ('sub_ln45', src/main.cpp:45->src/main.cpp:20) [82]  (2.552 ns)
	'sub' operation ('sub_ln45_1', src/main.cpp:45->src/main.cpp:20) [85]  (2.493 ns)
	'select' operation ('avg', src/main.cpp:45->src/main.cpp:20) [88]  (0.733 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
