###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:18 2013
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin RegX_28/\Reg_reg[13] /CK 
Endpoint:   RegX_28/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 3.50000
= Required Time               3.37370
- Arrival Time                3.29220
= Slack Time                  0.08150
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.88150 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.40730 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.54790 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.79750 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.00860 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.19910 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.41250 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.76730 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  2.99920 | 
     | U292                 | B1 v -> ZN ^   | AOI22_X1  | 0.24190 | 0.20620 | 3.12390 |  3.20540 | 
     | U291                 | A ^ -> ZN v    | INV_X1    | 0.04730 | 0.04250 | 3.16640 |  3.24790 | 
     | RegX_28/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.06410 | 0.06520 | 3.23160 |  3.31310 | 
     | RegX_28/U28          | A ^ -> ZN v    | OAI21_X1  | 0.07360 | 0.06060 | 3.29220 |  3.37370 | 
     | RegX_28/\Reg_reg[13] | D v            | DFFR_X1   | 0.07360 | 0.00000 | 3.29220 |  3.37370 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.08150 | 
     | RegX_28/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.08150 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_28/\Reg_reg[0] /CK 
Endpoint:   RegX_28/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11970
+ Phase Shift                 3.50000
= Required Time               3.38030
- Arrival Time                3.28800
= Slack Time                  0.09230
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.89230 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.41810 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.55870 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.80830 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.01940 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.20990 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.42330 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.77810 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.01000 | 
     | U300                | B1 v -> ZN ^   | AOI22_X1  | 0.24180 | 0.20710 | 3.12480 |  3.21710 | 
     | U299                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04210 | 3.16690 |  3.25920 | 
     | RegX_28/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.03550 | 0.07000 | 3.23690 |  3.32920 | 
     | RegX_28/U2          | A ^ -> ZN v    | OAI21_X1  | 0.06060 | 0.05100 | 3.28790 |  3.38020 | 
     | RegX_28/\Reg_reg[0] | D v            | DFFR_X1   | 0.06060 | 0.00010 | 3.28800 |  3.38030 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.09230 | 
     | RegX_28/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.09230 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_28/\Reg_reg[12] /CK 
Endpoint:   RegX_28/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12240
+ Phase Shift                 3.50000
= Required Time               3.37760
- Arrival Time                3.28330
= Slack Time                  0.09430
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.89430 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.42010 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.56070 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.81030 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.02140 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.21190 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.42530 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.78010 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.01200 | 
     | U294                 | B1 v -> ZN ^   | AOI22_X1  | 0.24680 | 0.21000 | 3.12770 |  3.22200 | 
     | U293                 | A ^ -> ZN v    | INV_X1    | 0.04810 | 0.04240 | 3.17010 |  3.26440 | 
     | RegX_28/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.03980 | 0.06240 | 3.23250 |  3.32680 | 
     | RegX_28/U26          | A ^ -> ZN v    | OAI21_X1  | 0.06600 | 0.05080 | 3.28330 |  3.37760 | 
     | RegX_28/\Reg_reg[12] | D v            | DFFR_X1   | 0.06600 | 0.00000 | 3.28330 |  3.37760 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.09430 | 
     | RegX_28/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.09430 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_28/\Reg_reg[15] /CK 
Endpoint:   RegX_28/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12240
+ Phase Shift                 3.50000
= Required Time               3.37760
- Arrival Time                3.27990
= Slack Time                  0.09770
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.89770 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.42350 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.56410 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.81370 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.02480 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.21530 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.42870 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.78350 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.01540 | 
     | U288                 | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20100 | 3.11870 |  3.21640 | 
     | U287                 | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04440 | 3.16310 |  3.26080 | 
     | RegX_28/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.04190 | 0.06480 | 3.22790 |  3.32560 | 
     | RegX_28/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06600 | 0.05200 | 3.27990 |  3.37760 | 
     | RegX_28/\Reg_reg[15] | D v            | DFFR_X1   | 0.06600 | 0.00000 | 3.27990 |  3.37760 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.09770 | 
     | RegX_28/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.09770 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_28/\Reg_reg[8] /CK 
Endpoint:   RegX_28/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11900
+ Phase Shift                 3.50000
= Required Time               3.38100
- Arrival Time                3.28080
= Slack Time                  0.10020
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90020 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.42600 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.56660 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.81620 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.02730 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.21780 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43120 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.78600 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.01790 | 
     | U272                | B1 v -> ZN ^   | AOI22_X1  | 0.23980 | 0.20450 | 3.12220 |  3.22240 | 
     | U271                | A ^ -> ZN v    | INV_X1    | 0.04790 | 0.04510 | 3.16730 |  3.26750 | 
     | RegX_28/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.03770 | 0.06260 | 3.22990 |  3.33010 | 
     | RegX_28/U18         | A ^ -> ZN v    | OAI21_X1  | 0.05930 | 0.05090 | 3.28080 |  3.38100 | 
     | RegX_28/\Reg_reg[8] | D v            | DFFR_X1   | 0.05930 | 0.00000 | 3.28080 |  3.38100 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10020 | 
     | RegX_28/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10020 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_28/\Reg_reg[14] /CK 
Endpoint:   RegX_28/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12210
+ Phase Shift                 3.50000
= Required Time               3.37790
- Arrival Time                3.27610
= Slack Time                  0.10180
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90180 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.42760 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.56820 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.81780 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.02890 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.21940 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43280 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.78760 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.01950 | 
     | U290                 | B1 v -> ZN ^   | AOI22_X1  | 0.24000 | 0.20460 | 3.12230 |  3.22410 | 
     | U289                 | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04190 | 3.16420 |  3.26600 | 
     | RegX_28/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.03970 | 0.06160 | 3.22580 |  3.32760 | 
     | RegX_28/U30          | A ^ -> ZN v    | OAI21_X1  | 0.06540 | 0.05030 | 3.27610 |  3.37790 | 
     | RegX_28/\Reg_reg[14] | D v            | DFFR_X1   | 0.06540 | 0.00000 | 3.27610 |  3.37790 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.10180 | 
     | RegX_28/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10180 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_28/\Reg_reg[10] /CK 
Endpoint:   RegX_28/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12270
+ Phase Shift                 3.50000
= Required Time               3.37730
- Arrival Time                3.27540
= Slack Time                  0.10190
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90190 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.42770 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.56830 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.81790 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.02900 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.21950 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43290 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.78770 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.01960 | 
     | U298                 | B1 v -> ZN ^   | AOI22_X1  | 0.23850 | 0.20300 | 3.12070 |  3.22260 | 
     | U297                 | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04190 | 3.16260 |  3.26450 | 
     | RegX_28/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.03970 | 0.06150 | 3.22410 |  3.32600 | 
     | RegX_28/U22          | A ^ -> ZN v    | OAI21_X1  | 0.06660 | 0.05130 | 3.27540 |  3.37730 | 
     | RegX_28/\Reg_reg[10] | D v            | DFFR_X1   | 0.06660 | 0.00000 | 3.27540 |  3.37730 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.10190 | 
     | RegX_28/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10190 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_28/\Reg_reg[4] /CK 
Endpoint:   RegX_28/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11840
+ Phase Shift                 3.50000
= Required Time               3.38160
- Arrival Time                3.27940
= Slack Time                  0.10220
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90220 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.42800 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.56860 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.81820 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.02930 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.21980 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43320 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.78800 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.01990 | 
     | U280                | B1 v -> ZN ^   | AOI22_X1  | 0.23980 | 0.20490 | 3.12260 |  3.22480 | 
     | U279                | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04250 | 3.16510 |  3.26730 | 
     | RegX_28/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.03890 | 0.06370 | 3.22880 |  3.33100 | 
     | RegX_28/U10         | A ^ -> ZN v    | OAI21_X1  | 0.05820 | 0.05060 | 3.27940 |  3.38160 | 
     | RegX_28/\Reg_reg[4] | D v            | DFFR_X1   | 0.05820 | 0.00000 | 3.27940 |  3.38160 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10220 | 
     | RegX_28/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10220 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_28/\Reg_reg[7] /CK 
Endpoint:   RegX_28/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11840
+ Phase Shift                 3.50000
= Required Time               3.38160
- Arrival Time                3.27890
= Slack Time                  0.10270
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90270 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.42850 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.56910 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.81870 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.02980 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.22030 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43370 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.78850 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.02040 | 
     | U274                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20250 | 3.12020 |  3.22290 | 
     | U273                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04420 | 3.16440 |  3.26710 | 
     | RegX_28/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.03910 | 0.06400 | 3.22840 |  3.33110 | 
     | RegX_28/U16         | A ^ -> ZN v    | OAI21_X1  | 0.05810 | 0.05050 | 3.27890 |  3.38160 | 
     | RegX_28/\Reg_reg[7] | D v            | DFFR_X1   | 0.05810 | 0.00000 | 3.27890 |  3.38160 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10270 | 
     | RegX_28/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10270 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_28/\Reg_reg[2] /CK 
Endpoint:   RegX_28/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11940
+ Phase Shift                 3.50000
= Required Time               3.38060
- Arrival Time                3.27610
= Slack Time                  0.10450
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90450 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.43030 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.57090 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.82050 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.03160 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.22210 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43550 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.79030 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.02220 | 
     | U284                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20290 | 3.12060 |  3.22510 | 
     | U283                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04220 | 3.16280 |  3.26730 | 
     | RegX_28/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.03760 | 0.06160 | 3.22440 |  3.32890 | 
     | RegX_28/U6          | A ^ -> ZN v    | OAI21_X1  | 0.06010 | 0.05160 | 3.27600 |  3.38050 | 
     | RegX_28/\Reg_reg[2] | D v            | DFFR_X1   | 0.06010 | 0.00010 | 3.27610 |  3.38060 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10450 | 
     | RegX_28/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10450 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_28/\Reg_reg[6] /CK 
Endpoint:   RegX_28/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11920
+ Phase Shift                 3.50000
= Required Time               3.38080
- Arrival Time                3.27600
= Slack Time                  0.10480
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90480 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.43060 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.57120 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.82080 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.03190 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.22240 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43580 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.79060 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.02250 | 
     | U276                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20140 | 3.11910 |  3.22390 | 
     | U275                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.16100 |  3.26580 | 
     | RegX_28/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.03880 | 0.06320 | 3.22420 |  3.32900 | 
     | RegX_28/U14         | A ^ -> ZN v    | OAI21_X1  | 0.05970 | 0.05180 | 3.27600 |  3.38080 | 
     | RegX_28/\Reg_reg[6] | D v            | DFFR_X1   | 0.05970 | 0.00000 | 3.27600 |  3.38080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10480 | 
     | RegX_28/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10480 | 
     +--------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_28/\Reg_reg[3] /CK 
Endpoint:   RegX_28/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11920
+ Phase Shift                 3.50000
= Required Time               3.38080
- Arrival Time                3.27530
= Slack Time                  0.10550
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90550 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.43130 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.57190 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.82150 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.03260 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.22310 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43650 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.79130 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.02320 | 
     | U282                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20270 | 3.12040 |  3.22590 | 
     | U281                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.16210 |  3.26760 | 
     | RegX_28/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.03780 | 0.06190 | 3.22400 |  3.32950 | 
     | RegX_28/U8          | A ^ -> ZN v    | OAI21_X1  | 0.05960 | 0.05130 | 3.27530 |  3.38080 | 
     | RegX_28/\Reg_reg[3] | D v            | DFFR_X1   | 0.05960 | 0.00000 | 3.27530 |  3.38080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10550 | 
     | RegX_28/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10550 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_28/\Reg_reg[11] /CK 
Endpoint:   RegX_28/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11900
+ Phase Shift                 3.50000
= Required Time               3.38100
- Arrival Time                3.27410
= Slack Time                  0.10690
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90690 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.43270 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.57330 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.82290 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.03400 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.22450 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43790 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.79270 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.02460 | 
     | U296                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20200 | 3.11970 |  3.22660 | 
     | U295                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.16140 |  3.26830 | 
     | RegX_28/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.03770 | 0.06180 | 3.22320 |  3.33010 | 
     | RegX_28/U24          | A ^ -> ZN v    | OAI21_X1  | 0.05930 | 0.05090 | 3.27410 |  3.38100 | 
     | RegX_28/\Reg_reg[11] | D v            | DFFR_X1   | 0.05930 | 0.00000 | 3.27410 |  3.38100 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.10690 | 
     | RegX_28/\Reg_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10690 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_28/\Reg_reg[5] /CK 
Endpoint:   RegX_28/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11880
+ Phase Shift                 3.50000
= Required Time               3.38120
- Arrival Time                3.27370
= Slack Time                  0.10750
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90750 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.43330 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.57390 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.82350 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.03460 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.22510 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43850 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.79330 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.02520 | 
     | U278                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20230 | 3.12000 |  3.22750 | 
     | U277                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.16190 |  3.26940 | 
     | RegX_28/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.03740 | 0.06140 | 3.22330 |  3.33080 | 
     | RegX_28/U12         | A ^ -> ZN v    | OAI21_X1  | 0.05890 | 0.05040 | 3.27370 |  3.38120 | 
     | RegX_28/\Reg_reg[5] | D v            | DFFR_X1   | 0.05890 | 0.00000 | 3.27370 |  3.38120 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10750 | 
     | RegX_28/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10750 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_28/\Reg_reg[1] /CK 
Endpoint:   RegX_28/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11870
+ Phase Shift                 3.50000
= Required Time               3.38130
- Arrival Time                3.27330
= Slack Time                  0.10800
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.90800 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.43380 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.57440 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.82400 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.03510 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.22560 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.43900 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.79380 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.02570 | 
     | U286                | B1 v -> ZN ^   | AOI22_X1  | 0.23600 | 0.20230 | 3.12000 |  3.22800 | 
     | U285                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.16170 |  3.26970 | 
     | RegX_28/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.03750 | 0.06140 | 3.22310 |  3.33110 | 
     | RegX_28/U4          | A ^ -> ZN v    | OAI21_X1  | 0.05870 | 0.05020 | 3.27330 |  3.38130 | 
     | RegX_28/\Reg_reg[1] | D v            | DFFR_X1   | 0.05870 | 0.00000 | 3.27330 |  3.38130 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.10800 | 
     | RegX_28/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.10800 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_29/\Reg_reg[12] /CK 
Endpoint:   RegX_29/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12330
+ Phase Shift                 3.50000
= Required Time               3.37670
- Arrival Time                3.26030
= Slack Time                  0.11640
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.91640 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44220 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58280 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83240 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04350 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23380 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45310 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78290 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01240 | 
     | U261                 | B1 v -> ZN ^   | AOI22_X1  | 0.24060 | 0.20420 | 3.10020 |  3.21660 | 
     | U260                 | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04190 | 3.14210 |  3.25850 | 
     | RegX_29/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.04190 | 0.06480 | 3.20690 |  3.32330 | 
     | RegX_29/U26          | A ^ -> ZN v    | OAI21_X1  | 0.06770 | 0.05340 | 3.26030 |  3.37670 | 
     | RegX_29/\Reg_reg[12] | D v            | DFFR_X1   | 0.06770 | 0.00000 | 3.26030 |  3.37670 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.11640 | 
     | RegX_29/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.11640 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_29/\Reg_reg[0] /CK 
Endpoint:   RegX_29/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11820
+ Phase Shift                 3.50000
= Required Time               3.38180
- Arrival Time                3.26330
= Slack Time                  0.11850
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.91850 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44430 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58490 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83450 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04560 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23590 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45520 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78500 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01450 | 
     | U267                | B1 v -> ZN ^   | AOI22_X1  | 0.24270 | 0.20620 | 3.10220 |  3.22070 | 
     | U266                | A ^ -> ZN v    | INV_X1    | 0.04750 | 0.04250 | 3.14470 |  3.26320 | 
     | RegX_29/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.03560 | 0.07030 | 3.21500 |  3.33350 | 
     | RegX_29/U2          | A ^ -> ZN v    | OAI21_X1  | 0.05770 | 0.04830 | 3.26330 |  3.38180 | 
     | RegX_29/\Reg_reg[0] | D v            | DFFR_X1   | 0.05770 | 0.00000 | 3.26330 |  3.38180 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.11850 | 
     | RegX_29/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.11850 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_29/\Reg_reg[10] /CK 
Endpoint:   RegX_29/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12260
+ Phase Shift                 3.50000
= Required Time               3.37740
- Arrival Time                3.25860
= Slack Time                  0.11880
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.91880 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44460 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58520 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83480 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04590 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23620 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45550 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78530 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01480 | 
     | U265                 | B1 v -> ZN ^   | AOI22_X1  | 0.24060 | 0.20410 | 3.10010 |  3.21890 | 
     | U264                 | A ^ -> ZN v    | INV_X1    | 0.04800 | 0.04520 | 3.14530 |  3.26410 | 
     | RegX_29/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.03970 | 0.06220 | 3.20750 |  3.32630 | 
     | RegX_29/U22          | A ^ -> ZN v    | OAI21_X1  | 0.06640 | 0.05110 | 3.25860 |  3.37740 | 
     | RegX_29/\Reg_reg[10] | D v            | DFFR_X1   | 0.06640 | 0.00000 | 3.25860 |  3.37740 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.11880 | 
     | RegX_29/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.11880 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_29/\Reg_reg[4] /CK 
Endpoint:   RegX_29/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11920
+ Phase Shift                 3.50000
= Required Time               3.38080
- Arrival Time                3.26110
= Slack Time                  0.11970
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.91970 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44550 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58610 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83570 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04680 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23710 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45640 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78620 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01570 | 
     | U247                | B1 v -> ZN ^   | AOI22_X1  | 0.23760 | 0.20170 | 3.09770 |  3.21740 | 
     | U246                | A ^ -> ZN v    | INV_X1    | 0.04750 | 0.04510 | 3.14280 |  3.26250 | 
     | RegX_29/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.04030 | 0.06570 | 3.20850 |  3.32820 | 
     | RegX_29/U10         | A ^ -> ZN v    | OAI21_X1  | 0.05960 | 0.05260 | 3.26110 |  3.38080 | 
     | RegX_29/\Reg_reg[4] | D v            | DFFR_X1   | 0.05960 | 0.00000 | 3.26110 |  3.38080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.11970 | 
     | RegX_29/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.11970 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_29/\Reg_reg[14] /CK 
Endpoint:   RegX_29/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12280
+ Phase Shift                 3.50000
= Required Time               3.37720
- Arrival Time                3.25680
= Slack Time                  0.12040
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92040 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44620 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58680 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83640 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04750 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23780 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45710 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78690 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01640 | 
     | U257                 | B1 v -> ZN ^   | AOI22_X1  | 0.23980 | 0.20360 | 3.09960 |  3.22000 | 
     | U256                 | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04170 | 3.14130 |  3.26170 | 
     | RegX_29/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.04100 | 0.06340 | 3.20470 |  3.32510 | 
     | RegX_29/U30          | A ^ -> ZN v    | OAI21_X1  | 0.06680 | 0.05210 | 3.25680 |  3.37720 | 
     | RegX_29/\Reg_reg[14] | D v            | DFFR_X1   | 0.06680 | 0.00000 | 3.25680 |  3.37720 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.12040 | 
     | RegX_29/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12040 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_29/\Reg_reg[15] /CK 
Endpoint:   RegX_29/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12330
+ Phase Shift                 3.50000
= Required Time               3.37670
- Arrival Time                3.25570
= Slack Time                  0.12100
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92100 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44680 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58740 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83700 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04810 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23840 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45770 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78750 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01700 | 
     | U255                 | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.20050 | 3.09650 |  3.21750 | 
     | U254                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.13840 |  3.25940 | 
     | RegX_29/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.04160 | 0.06400 | 3.20240 |  3.32340 | 
     | RegX_29/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06780 | 0.05330 | 3.25570 |  3.37670 | 
     | RegX_29/\Reg_reg[15] | D v            | DFFR_X1   | 0.06780 | 0.00000 | 3.25570 |  3.37670 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.12100 | 
     | RegX_29/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12100 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_29/\Reg_reg[6] /CK 
Endpoint:   RegX_29/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11920
+ Phase Shift                 3.50000
= Required Time               3.38080
- Arrival Time                3.25960
= Slack Time                  0.12120
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92120 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44700 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58760 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83720 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04830 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23860 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45790 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78770 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01720 | 
     | U243                | B1 v -> ZN ^   | AOI22_X1  | 0.24170 | 0.20470 | 3.10070 |  3.22190 | 
     | U242                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04190 | 3.14260 |  3.26380 | 
     | RegX_29/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.03960 | 0.06470 | 3.20730 |  3.32850 | 
     | RegX_29/U14         | A ^ -> ZN v    | OAI21_X1  | 0.05970 | 0.05230 | 3.25960 |  3.38080 | 
     | RegX_29/\Reg_reg[6] | D v            | DFFR_X1   | 0.05970 | 0.00000 | 3.25960 |  3.38080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.12120 | 
     | RegX_29/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12120 | 
     +--------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_29/\Reg_reg[3] /CK 
Endpoint:   RegX_29/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11920
+ Phase Shift                 3.50000
= Required Time               3.38080
- Arrival Time                3.25910
= Slack Time                  0.12170
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92170 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44750 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58810 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83770 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04880 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23910 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45840 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78820 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01770 | 
     | U249                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20130 | 3.09730 |  3.21900 | 
     | U248                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04420 | 3.14150 |  3.26320 | 
     | RegX_29/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.03990 | 0.06510 | 3.20660 |  3.32830 | 
     | RegX_29/U8          | A ^ -> ZN v    | OAI21_X1  | 0.05970 | 0.05250 | 3.25910 |  3.38080 | 
     | RegX_29/\Reg_reg[3] | D v            | DFFR_X1   | 0.05970 | 0.00000 | 3.25910 |  3.38080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.12170 | 
     | RegX_29/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12170 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_29/\Reg_reg[11] /CK 
Endpoint:   RegX_29/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11920
+ Phase Shift                 3.50000
= Required Time               3.38080
- Arrival Time                3.25910
= Slack Time                  0.12170
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92170 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44750 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58810 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83770 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04880 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.23910 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45840 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78820 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01770 | 
     | U263                 | B1 v -> ZN ^   | AOI22_X1  | 0.24200 | 0.20510 | 3.10110 |  3.22280 | 
     | U262                 | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04170 | 3.14280 |  3.26450 | 
     | RegX_29/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.03930 | 0.06420 | 3.20700 |  3.32870 | 
     | RegX_29/U24          | A ^ -> ZN v    | OAI21_X1  | 0.05970 | 0.05210 | 3.25910 |  3.38080 | 
     | RegX_29/\Reg_reg[11] | D v            | DFFR_X1   | 0.05970 | 0.00000 | 3.25910 |  3.38080 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.12170 | 
     | RegX_29/\Reg_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12170 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_29/\Reg_reg[13] /CK 
Endpoint:   RegX_29/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12330
+ Phase Shift                 3.50000
= Required Time               3.37670
- Arrival Time                3.25410
= Slack Time                  0.12260
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92260 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44840 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58900 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83860 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04970 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.24000 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45930 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78910 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01860 | 
     | U259                 | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20030 | 3.09630 |  3.21890 | 
     | U258                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.13820 |  3.26080 | 
     | RegX_29/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.04090 | 0.06300 | 3.20120 |  3.32380 | 
     | RegX_29/U28          | A ^ -> ZN v    | OAI21_X1  | 0.06780 | 0.05290 | 3.25410 |  3.37670 | 
     | RegX_29/\Reg_reg[13] | D v            | DFFR_X1   | 0.06780 | 0.00000 | 3.25410 |  3.37670 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.12260 | 
     | RegX_29/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12260 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_29/\Reg_reg[7] /CK 
Endpoint:   RegX_29/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11870
+ Phase Shift                 3.50000
= Required Time               3.38130
- Arrival Time                3.25860
= Slack Time                  0.12270
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92270 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.44850 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.58910 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.83870 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.04980 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.24010 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.45940 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.78920 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.01870 | 
     | U241                | B1 v -> ZN ^   | AOI22_X1  | 0.24230 | 0.20590 | 3.10190 |  3.22460 | 
     | U240                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04190 | 3.14380 |  3.26650 | 
     | RegX_29/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.03900 | 0.06390 | 3.20770 |  3.33040 | 
     | RegX_29/U16         | A ^ -> ZN v    | OAI21_X1  | 0.05870 | 0.05090 | 3.25860 |  3.38130 | 
     | RegX_29/\Reg_reg[7] | D v            | DFFR_X1   | 0.05870 | 0.00000 | 3.25860 |  3.38130 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.12270 | 
     | RegX_29/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12270 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12780
+ Phase Shift                 3.50000
= Required Time               3.37220
- Arrival Time                3.24710
= Slack Time                  0.12510
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92510 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.45090 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.59150 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.84110 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.03410 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.23850 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.43260 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.76830 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  2.98900 | 
     | U366                | B1 v -> ZN ^   | AOI22_X1  | 0.23920 | 0.20230 | 3.06620 |  3.19130 | 
     | U365                | A ^ -> ZN v    | INV_X1    | 0.04900 | 0.04920 | 3.11540 |  3.24050 | 
     | RegX_26/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06440 | 0.07170 | 3.18710 |  3.31220 | 
     | RegX_26/U2          | A ^ -> ZN v    | OAI21_X1  | 0.07650 | 0.06000 | 3.24710 |  3.37220 | 
     | RegX_26/\Reg_reg[0] | D v            | DFFR_X1   | 0.07650 | 0.00000 | 3.24710 |  3.37220 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.12510 | 
     | RegX_26/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12510 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_29/\Reg_reg[5] /CK 
Endpoint:   RegX_29/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11870
+ Phase Shift                 3.50000
= Required Time               3.38130
- Arrival Time                3.25540
= Slack Time                  0.12590
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92590 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.45170 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.59230 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.84190 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.05300 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.24330 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.46260 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.79240 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.02190 | 
     | U245                | B1 v -> ZN ^   | AOI22_X1  | 0.24170 | 0.20500 | 3.10100 |  3.22690 | 
     | U244                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04180 | 3.14280 |  3.26870 | 
     | RegX_29/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.03780 | 0.06220 | 3.20500 |  3.33090 | 
     | RegX_29/U12         | A ^ -> ZN v    | OAI21_X1  | 0.05870 | 0.05040 | 3.25540 |  3.38130 | 
     | RegX_29/\Reg_reg[5] | D v            | DFFR_X1   | 0.05870 | 0.00000 | 3.25540 |  3.38130 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.12590 | 
     | RegX_29/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12590 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_29/\Reg_reg[8] /CK 
Endpoint:   RegX_29/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11860
+ Phase Shift                 3.50000
= Required Time               3.38140
- Arrival Time                3.25410
= Slack Time                  0.12730
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92730 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.45310 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.59370 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.84330 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.05440 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.24470 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.46400 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.79380 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.02330 | 
     | U239                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20080 | 3.09680 |  3.22410 | 
     | U238                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.13850 |  3.26580 | 
     | RegX_29/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.03980 | 0.06440 | 3.20290 |  3.33020 | 
     | RegX_29/U18         | A ^ -> ZN v    | OAI21_X1  | 0.05850 | 0.05120 | 3.25410 |  3.38140 | 
     | RegX_29/\Reg_reg[8] | D v            | DFFR_X1   | 0.05850 | 0.00000 | 3.25410 |  3.38140 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.12730 | 
     | RegX_29/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12730 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_29/\Reg_reg[1] /CK 
Endpoint:   RegX_29/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11890
+ Phase Shift                 3.50000
= Required Time               3.38110
- Arrival Time                3.25370
= Slack Time                  0.12740
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.92740 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.45320 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.59380 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.84340 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.05450 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.24480 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.46410 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.79390 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.02340 | 
     | U253                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20130 | 3.09730 |  3.22470 | 
     | U252                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.13900 |  3.26640 | 
     | RegX_29/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.03880 | 0.06330 | 3.20230 |  3.32970 | 
     | RegX_29/U4          | A ^ -> ZN v    | OAI21_X1  | 0.05910 | 0.05140 | 3.25370 |  3.38110 | 
     | RegX_29/\Reg_reg[1] | D v            | DFFR_X1   | 0.05910 | 0.00000 | 3.25370 |  3.38110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.12740 | 
     | RegX_29/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.12740 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_29/\Reg_reg[2] /CK 
Endpoint:   RegX_29/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11810
+ Phase Shift                 3.50000
= Required Time               3.38190
- Arrival Time                3.25000
= Slack Time                  0.13190
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.93190 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.45770 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.59830 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.84790 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.05900 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11740 |  2.24930 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03820 | 0.21930 | 2.33670 |  2.46860 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28820 | 0.32980 | 2.66650 |  2.79840 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11300 | 0.22950 | 2.89600 |  3.02790 | 
     | U251                | B1 v -> ZN ^   | AOI22_X1  | 0.23600 | 0.20070 | 3.09670 |  3.22860 | 
     | U250                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.13840 |  3.27030 | 
     | RegX_29/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.03800 | 0.06220 | 3.20060 |  3.33250 | 
     | RegX_29/U6          | A ^ -> ZN v    | OAI21_X1  | 0.05760 | 0.04940 | 3.25000 |  3.38190 | 
     | RegX_29/\Reg_reg[2] | D v            | DFFR_X1   | 0.05760 | 0.00000 | 3.25000 |  3.38190 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.13190 | 
     | RegX_29/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.13190 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_26/\Reg_reg[1] /CK 
Endpoint:   RegX_26/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12810
+ Phase Shift                 3.50000
= Required Time               3.37190
- Arrival Time                3.23850
= Slack Time                  0.13340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.93340 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.45920 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.59980 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.84940 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.04240 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.24680 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44090 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.77660 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  2.99730 | 
     | U352                | B1 v -> ZN ^   | AOI22_X1  | 0.24110 | 0.20390 | 3.06780 |  3.20120 | 
     | U351                | A ^ -> ZN v    | INV_X1    | 0.04880 | 0.04750 | 3.11530 |  3.24870 | 
     | RegX_26/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06400 | 0.06280 | 3.17810 |  3.31150 | 
     | RegX_26/U4          | A ^ -> ZN v    | OAI21_X1  | 0.07720 | 0.06040 | 3.23850 |  3.37190 | 
     | RegX_26/\Reg_reg[1] | D v            | DFFR_X1   | 0.07720 | 0.00000 | 3.23850 |  3.37190 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.13340 | 
     | RegX_26/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.13340 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_26/\Reg_reg[7] /CK 
Endpoint:   RegX_26/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12910
+ Phase Shift                 3.50000
= Required Time               3.37090
- Arrival Time                3.23490
= Slack Time                  0.13600
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.93600 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46180 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60240 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85200 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.04500 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.24940 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44350 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.77920 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  2.99990 | 
     | U340                | B1 v -> ZN ^   | AOI22_X1  | 0.23570 | 0.19930 | 3.06320 |  3.19920 | 
     | U339                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04230 | 3.10550 |  3.24150 | 
     | RegX_26/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.06760 | 0.06580 | 3.17130 |  3.30730 | 
     | RegX_26/U16         | A ^ -> ZN v    | OAI21_X1  | 0.07900 | 0.06350 | 3.23480 |  3.37080 | 
     | RegX_26/\Reg_reg[7] | D v            | DFFR_X1   | 0.07900 | 0.00010 | 3.23490 |  3.37090 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.13600 | 
     | RegX_26/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.13600 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_26/\Reg_reg[11] /CK 
Endpoint:   RegX_26/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12910
+ Phase Shift                 3.50000
= Required Time               3.37090
- Arrival Time                3.23490
= Slack Time                  0.13600
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.93600 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46180 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60240 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85200 | 
     | U1834                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.04500 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.24940 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44350 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.77920 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  2.99990 | 
     | U362                 | B1 v -> ZN ^   | AOI22_X1  | 0.24380 | 0.20520 | 3.06910 |  3.20510 | 
     | U361                 | A ^ -> ZN v    | INV_X1    | 0.04740 | 0.04180 | 3.11090 |  3.24690 | 
     | RegX_26/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06480 | 0.06240 | 3.17330 |  3.30930 | 
     | RegX_26/U24          | A ^ -> ZN v    | OAI21_X1  | 0.07900 | 0.06160 | 3.23490 |  3.37090 | 
     | RegX_26/\Reg_reg[11] | D v            | DFFR_X1   | 0.07900 | 0.00000 | 3.23490 |  3.37090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.13600 | 
     | RegX_26/\Reg_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.13600 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_26/\Reg_reg[6] /CK 
Endpoint:   RegX_26/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12890
+ Phase Shift                 3.50000
= Required Time               3.37110
- Arrival Time                3.23220
= Slack Time                  0.13890
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.93890 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46470 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60530 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85490 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.04790 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.25230 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44640 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.78210 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  3.00280 | 
     | U342                | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.19920 | 3.06310 |  3.20200 | 
     | U341                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.10480 |  3.24370 | 
     | RegX_26/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06740 | 0.06500 | 3.16980 |  3.30870 | 
     | RegX_26/U14         | A ^ -> ZN v    | OAI21_X1  | 0.07860 | 0.06240 | 3.23220 |  3.37110 | 
     | RegX_26/\Reg_reg[6] | D v            | DFFR_X1   | 0.07860 | 0.00000 | 3.23220 |  3.37110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.13890 | 
     | RegX_26/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.13890 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_26/\Reg_reg[10] /CK 
Endpoint:   RegX_26/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12800
+ Phase Shift                 3.50000
= Required Time               3.37200
- Arrival Time                3.23250
= Slack Time                  0.13950
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.93950 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46530 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60590 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85550 | 
     | U1834                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.04850 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.25290 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44700 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.78270 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  3.00340 | 
     | U364                 | B1 v -> ZN ^   | AOI22_X1  | 0.24240 | 0.20400 | 3.06790 |  3.20740 | 
     | U363                 | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04180 | 3.10970 |  3.24920 | 
     | RegX_26/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.06510 | 0.06270 | 3.17240 |  3.31190 | 
     | RegX_26/U22          | A ^ -> ZN v    | OAI21_X1  | 0.07700 | 0.06010 | 3.23250 |  3.37200 | 
     | RegX_26/\Reg_reg[10] | D v            | DFFR_X1   | 0.07700 | 0.00000 | 3.23250 |  3.37200 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.13950 | 
     | RegX_26/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.13950 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_27/\Reg_reg[0] /CK 
Endpoint:   RegX_27/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12850
+ Phase Shift                 3.50000
= Required Time               3.37150
- Arrival Time                3.23190
= Slack Time                  0.13960
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.93960 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46540 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60600 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85560 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.04910 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.25420 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.44850 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.76890 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  2.99250 | 
     | U333                | B1 v -> ZN ^   | AOI22_X1  | 0.23920 | 0.20140 | 3.05430 |  3.19390 | 
     | U332                | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04200 | 3.09630 |  3.23590 | 
     | RegX_27/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06680 | 0.07340 | 3.16970 |  3.30930 | 
     | RegX_27/U2          | A ^ -> ZN v    | OAI21_X1  | 0.07790 | 0.06220 | 3.23190 |  3.37150 | 
     | RegX_27/\Reg_reg[0] | D v            | DFFR_X1   | 0.07790 | 0.00000 | 3.23190 |  3.37150 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.13960 | 
     | RegX_27/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.13960 | 
     +--------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_26/\Reg_reg[8] /CK 
Endpoint:   RegX_26/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12900
+ Phase Shift                 3.50000
= Required Time               3.37100
- Arrival Time                3.23060
= Slack Time                  0.14040
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94040 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46620 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60680 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85640 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.04940 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.25380 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44790 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.78360 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  3.00430 | 
     | U338                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19900 | 3.06290 |  3.20330 | 
     | U337                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04460 | 3.10750 |  3.24790 | 
     | RegX_26/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.06430 | 0.06170 | 3.16920 |  3.30960 | 
     | RegX_26/U18         | A ^ -> ZN v    | OAI21_X1  | 0.07890 | 0.06140 | 3.23060 |  3.37100 | 
     | RegX_26/\Reg_reg[8] | D v            | DFFR_X1   | 0.07890 | 0.00000 | 3.23060 |  3.37100 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14040 | 
     | RegX_26/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14040 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_28/\Reg_reg[9] /CK 
Endpoint:   RegX_28/\Reg_reg[9] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11850
+ Phase Shift                 3.50000
= Required Time               3.38150
- Arrival Time                3.24000
= Slack Time                  0.14150
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94150 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46730 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60790 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85750 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21110 | 1.92710 |  2.06860 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11760 |  2.25910 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07040 | 0.21340 | 2.33100 |  2.47250 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29410 | 0.35480 | 2.68580 |  2.82730 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11460 | 0.23190 | 2.91770 |  3.05920 | 
     | U270                | B1 v -> ZN ^   | AOI22_X1  | 0.08610 | 0.18480 | 3.10250 |  3.24400 | 
     | U269                | A ^ -> ZN v    | INV_X1    | 0.02120 | 0.03440 | 3.13690 |  3.27840 | 
     | RegX_28/U21         | A1 v -> ZN ^   | NAND2_X1  | 0.04090 | 0.05140 | 3.18830 |  3.32980 | 
     | RegX_28/U20         | A ^ -> ZN v    | OAI21_X1  | 0.05840 | 0.05170 | 3.24000 |  3.38150 | 
     | RegX_28/\Reg_reg[9] | D v            | DFFR_X1   | 0.05840 | 0.00000 | 3.24000 |  3.38150 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14150 | 
     | RegX_28/\Reg_reg[9] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14150 | 
     +--------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_26/\Reg_reg[2] /CK 
Endpoint:   RegX_26/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12780
+ Phase Shift                 3.50000
= Required Time               3.37220
- Arrival Time                3.23040
= Slack Time                  0.14180
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94180 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46760 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60820 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85780 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.05080 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.25520 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44930 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.78500 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  3.00570 | 
     | U350                | B1 v -> ZN ^   | AOI22_X1  | 0.24020 | 0.20310 | 3.06700 |  3.20880 | 
     | U349                | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04180 | 3.10880 |  3.25060 | 
     | RegX_26/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06400 | 0.06170 | 3.17050 |  3.31230 | 
     | RegX_26/U6          | A ^ -> ZN v    | OAI21_X1  | 0.07650 | 0.05990 | 3.23040 |  3.37220 | 
     | RegX_26/\Reg_reg[2] | D v            | DFFR_X1   | 0.07650 | 0.00000 | 3.23040 |  3.37220 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14180 | 
     | RegX_26/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14180 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_26/\Reg_reg[5] /CK 
Endpoint:   RegX_26/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12900
+ Phase Shift                 3.50000
= Required Time               3.37100
- Arrival Time                3.22890
= Slack Time                  0.14210
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94210 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46790 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60850 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85810 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.05110 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.25550 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.44960 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.78530 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  3.00600 | 
     | U344                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19990 | 3.06380 |  3.20590 | 
     | U343                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.10550 |  3.24760 | 
     | RegX_26/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.06480 | 0.06190 | 3.16740 |  3.30950 | 
     | RegX_26/U12         | A ^ -> ZN v    | OAI21_X1  | 0.07880 | 0.06150 | 3.22890 |  3.37100 | 
     | RegX_26/\Reg_reg[5] | D v            | DFFR_X1   | 0.07880 | 0.00000 | 3.22890 |  3.37100 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14210 | 
     | RegX_26/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14210 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_26/\Reg_reg[3] /CK 
Endpoint:   RegX_26/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12900
+ Phase Shift                 3.50000
= Required Time               3.37100
- Arrival Time                3.22840
= Slack Time                  0.14260
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94260 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.46840 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.60900 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.85860 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19300 | 1.90900 |  2.05160 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.11340 |  2.25600 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30750 |  2.45010 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27600 | 0.33570 | 2.64320 |  2.78580 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10890 | 0.22070 | 2.86390 |  3.00650 | 
     | U348                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19950 | 3.06340 |  3.20600 | 
     | U347                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.10510 |  3.24770 | 
     | RegX_26/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.06400 | 0.06140 | 3.16650 |  3.30910 | 
     | RegX_26/U8          | A ^ -> ZN v    | OAI21_X1  | 0.07880 | 0.06180 | 3.22830 |  3.37090 | 
     | RegX_26/\Reg_reg[3] | D v            | DFFR_X1   | 0.07880 | 0.00010 | 3.22840 |  3.37100 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14260 | 
     | RegX_26/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14260 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_27/\Reg_reg[1] /CK 
Endpoint:   RegX_27/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12890
+ Phase Shift                 3.50000
= Required Time               3.37110
- Arrival Time                3.22690
= Slack Time                  0.14420
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94420 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.47000 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.61060 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.86020 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.05370 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.25880 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.45310 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.77350 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  2.99710 | 
     | U319                | B1 v -> ZN ^   | AOI22_X1  | 0.24020 | 0.20220 | 3.05510 |  3.19930 | 
     | U318                | A ^ -> ZN v    | INV_X1    | 0.04850 | 0.04700 | 3.10210 |  3.24630 | 
     | RegX_27/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06430 | 0.06300 | 3.16510 |  3.30930 | 
     | RegX_27/U4          | A ^ -> ZN v    | OAI21_X1  | 0.07860 | 0.06180 | 3.22690 |  3.37110 | 
     | RegX_27/\Reg_reg[1] | D v            | DFFR_X1   | 0.07860 | 0.00000 | 3.22690 |  3.37110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14420 | 
     | RegX_27/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14420 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_27/\Reg_reg[13] /CK 
Endpoint:   RegX_27/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12820
+ Phase Shift                 3.50000
= Required Time               3.37180
- Arrival Time                3.22530
= Slack Time                  0.14650
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94650 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.47230 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.61290 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.86250 | 
     | U1830                | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.05600 | 
     | C1036                | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.26110 | 
     | C1037                | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.45540 | 
     | I_32                 | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.77580 | 
     | U334                 | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  2.99940 | 
     | U325                 | B1 v -> ZN ^   | AOI22_X1  | 0.24330 | 0.20570 | 3.05860 |  3.20510 | 
     | U324                 | A ^ -> ZN v    | INV_X1    | 0.04760 | 0.04250 | 3.10110 |  3.24760 | 
     | RegX_27/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.06570 | 0.06360 | 3.16470 |  3.31120 | 
     | RegX_27/U28          | A ^ -> ZN v    | OAI21_X1  | 0.07730 | 0.06060 | 3.22530 |  3.37180 | 
     | RegX_27/\Reg_reg[13] | D v            | DFFR_X1   | 0.07730 | 0.00000 | 3.22530 |  3.37180 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.14650 | 
     | RegX_27/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14650 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_27/\Reg_reg[2] /CK 
Endpoint:   RegX_27/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12890
+ Phase Shift                 3.50000
= Required Time               3.37110
- Arrival Time                3.22400
= Slack Time                  0.14710
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94710 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.47290 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.61350 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.86310 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.05660 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.26170 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.45600 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.77640 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  3.00000 | 
     | U317                | B1 v -> ZN ^   | AOI22_X1  | 0.24120 | 0.20310 | 3.05600 |  3.20310 | 
     | U316                | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04180 | 3.09780 |  3.24490 | 
     | RegX_27/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06570 | 0.06380 | 3.16160 |  3.30870 | 
     | RegX_27/U6          | A ^ -> ZN v    | OAI21_X1  | 0.07870 | 0.06240 | 3.22400 |  3.37110 | 
     | RegX_27/\Reg_reg[2] | D v            | DFFR_X1   | 0.07870 | 0.00000 | 3.22400 |  3.37110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14710 | 
     | RegX_27/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14710 | 
     +--------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_27/\Reg_reg[7] /CK 
Endpoint:   RegX_27/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12820
+ Phase Shift                 3.50000
= Required Time               3.37180
- Arrival Time                3.22300
= Slack Time                  0.14880
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.94880 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.47460 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.61520 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.86480 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.05830 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.26340 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.45770 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.77810 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  3.00170 | 
     | U307                | B1 v -> ZN ^   | AOI22_X1  | 0.23690 | 0.19950 | 3.05240 |  3.20120 | 
     | U306                | A ^ -> ZN v    | INV_X1    | 0.04790 | 0.04660 | 3.09900 |  3.24780 | 
     | RegX_27/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.06470 | 0.06310 | 3.16210 |  3.31090 | 
     | RegX_27/U16         | A ^ -> ZN v    | OAI21_X1  | 0.07740 | 0.06090 | 3.22300 |  3.37180 | 
     | RegX_27/\Reg_reg[7] | D v            | DFFR_X1   | 0.07740 | 0.00000 | 3.22300 |  3.37180 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.14880 | 
     | RegX_27/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.14880 | 
     +--------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_27/\Reg_reg[4] /CK 
Endpoint:   RegX_27/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12820
+ Phase Shift                 3.50000
= Required Time               3.37180
- Arrival Time                3.22120
= Slack Time                  0.15060
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.95060 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.47640 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.61700 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.86660 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.06010 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.26520 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.45950 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.77990 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  3.00350 | 
     | U313                | B1 v -> ZN ^   | AOI22_X1  | 0.24160 | 0.20360 | 3.05650 |  3.20710 | 
     | U312                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04180 | 3.09830 |  3.24890 | 
     | RegX_27/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.06430 | 0.06220 | 3.16050 |  3.31110 | 
     | RegX_27/U10         | A ^ -> ZN v    | OAI21_X1  | 0.07730 | 0.06070 | 3.22120 |  3.37180 | 
     | RegX_27/\Reg_reg[4] | D v            | DFFR_X1   | 0.07730 | 0.00000 | 3.22120 |  3.37180 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.15060 | 
     | RegX_27/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.15060 | 
     +--------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_27/\Reg_reg[10] /CK 
Endpoint:   RegX_27/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12820
+ Phase Shift                 3.50000
= Required Time               3.37180
- Arrival Time                3.21880
= Slack Time                  0.15300
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.95300 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.47880 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.61940 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.86900 | 
     | U1830                | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.06250 | 
     | C1036                | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.26760 | 
     | C1037                | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.46190 | 
     | I_32                 | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.78230 | 
     | U334                 | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  3.00590 | 
     | U331                 | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.19960 | 3.05250 |  3.20550 | 
     | U330                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04180 | 3.09430 |  3.24730 | 
     | RegX_27/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.06630 | 0.06360 | 3.15790 |  3.31090 | 
     | RegX_27/U22          | A ^ -> ZN v    | OAI21_X1  | 0.07730 | 0.06090 | 3.21880 |  3.37180 | 
     | RegX_27/\Reg_reg[10] | D v            | DFFR_X1   | 0.07730 | 0.00000 | 3.21880 |  3.37180 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -0.15300 | 
     | RegX_27/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.15300 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_2/\Reg_reg[3] /CK 
Endpoint:   RegX_2/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]          (v) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.17300
+ Phase Shift                 3.50000
= Required Time               3.32700
- Arrival Time                3.17350
= Slack Time                  0.15350
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |                |           |         |         |  Time   |   Time   | 
     |--------------------+----------------+-----------+---------+---------+---------+----------| 
     |                    | addressIn[4] v |           | 1.00000 |         | 0.80000 |  0.95350 | 
     | U1789              | A v -> Z v     | CLKBUF_X1 | 0.13450 | 0.56120 | 1.36120 |  1.51470 | 
     | U1893              | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.23770 | 1.59890 |  1.75240 | 
     | U1835              | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20500 | 1.80390 |  1.95740 | 
     | C824               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20530 | 2.00920 |  2.16270 | 
     | U1871              | A2 v -> ZN v   | OR2_X1    | 0.06960 | 0.19290 | 2.20210 |  2.35560 | 
     | I_4                | A v -> ZN ^    | INV_X1    | 0.28490 | 0.34470 | 2.54680 |  2.70030 | 
     | U235               | A ^ -> ZN v    | INV_X1    | 0.11140 | 0.22700 | 2.77380 |  2.92730 | 
     | U216               | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20130 | 2.97510 |  3.12860 | 
     | U215               | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.01700 |  3.17050 | 
     | RegX_2/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.18370 | 0.06330 | 3.08030 |  3.23380 | 
     | RegX_2/U8          | A ^ -> ZN v    | OAI21_X1  | 0.17550 | 0.09320 | 3.17350 |  3.32700 | 
     | RegX_2/\Reg_reg[3] | D v            | DFFR_X1   | 0.17550 | 0.00000 | 3.17350 |  3.32700 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -0.15350 | 
     | RegX_2/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.15350 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_27/\Reg_reg[3] /CK 
Endpoint:   RegX_27/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12850
+ Phase Shift                 3.50000
= Required Time               3.37150
- Arrival Time                3.21760
= Slack Time                  0.15390
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  0.95390 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21860 | 0.52580 | 1.32580 |  1.47970 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07330 | 0.14060 | 1.46640 |  1.62030 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04650 | 0.24960 | 1.71600 |  1.86990 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19350 | 1.90950 |  2.06340 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11460 |  2.26850 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30890 |  2.46280 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28060 | 0.32040 | 2.62930 |  2.78320 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.10970 | 0.22360 | 2.85290 |  3.00680 | 
     | U315                | B1 v -> ZN ^   | AOI22_X1  | 0.23710 | 0.19970 | 3.05260 |  3.20650 | 
     | U314                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04190 | 3.09450 |  3.24840 | 
     | RegX_27/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.06430 | 0.06190 | 3.15640 |  3.31030 | 
     | RegX_27/U8          | A ^ -> ZN v    | OAI21_X1  | 0.07790 | 0.06120 | 3.21760 |  3.37150 | 
     | RegX_27/\Reg_reg[3] | D v            | DFFR_X1   | 0.07790 | 0.00000 | 3.21760 |  3.37150 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -0.15390 | 
     | RegX_27/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -0.15390 | 
     +--------------------------------------------------------------------------------+ 

