// Seed: 2564378701
module module_0;
  assign id_1 = id_1 + (1'b0) - 1 ? (1) : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_9(
      .id_0(id_3),
      .id_1(1'h0),
      .id_2(id_6),
      .product(1),
      .min(1'b0),
      .id_3(id_5 - 1'h0),
      .id_4(1),
      .id_5(id_4 - 1),
      .id_6(1 < 1 - id_2)
  );
  xor (id_3, id_5, id_6, id_7, id_8, id_9);
  module_0();
endmodule
