Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/kcv/Class_Work/CPE690/hw2/q2/DFlipFlop/shift_reg_tb_isim_beh.exe -prj /home/kcv/Class_Work/CPE690/hw2/q2/DFlipFlop/shift_reg_tb_beh.prj work.shift_reg_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/kcv/Class_Work/CPE690/hw2/q2/DFlipFlop/DFF.vhd" into library work
Parsing VHDL file "/home/kcv/Class_Work/CPE690/hw2/q2/DFlipFlop/shift_reg.vhd" into library work
Parsing VHDL file "/home/kcv/Class_Work/CPE690/hw2/q2/DFlipFlop/shift_reg_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95856 KB
Fuse CPU Usage: 1950 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity DFF [dff_default]
Compiling architecture rtl of entity shift_reg [shift_reg_default]
Compiling architecture behavior of entity shift_reg_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/kcv/Class_Work/CPE690/hw2/q2/DFlipFlop/shift_reg_tb_isim_beh.exe
Fuse Memory Usage: 399472 KB
Fuse CPU Usage: 2020 ms
GCC CPU Usage: 1870 ms
