{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542840322414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSReceiver EP4CGX30BF14C8 " "Selected device EP4CGX30BF14C8 for design \"DSReceiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542840322468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542840322601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542840322602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542840322603 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542840322871 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C8 " "Device EP4CGX15BF14C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542840323108 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C8 " "Device EP4CGX22BF14C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542840323108 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542840323108 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 4271 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542840323117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 4273 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542840323117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 4275 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542840323117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 4277 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542840323117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 4279 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542840323117 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542840323117 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542840323120 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542840323181 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "11 " "Following 11 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CLK_Drive CLK_Drive(n) " "Pin \"CLK_Drive\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CLK_Drive(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLK_Drive } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_Drive" } { 0 "CLK_Drive(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 64 9695 10437 0 0 } { 0 { 0 ""} 0 170 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLK_Drive(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DCO DCO(n) " "Pin \"DCO\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DCO(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DCO } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCO" } { 0 "DCO(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 62 9695 10437 0 0 } { 0 { 0 ""} 0 171 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DCO(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_A_H Data_A_H(n) " "Pin \"Data_A_H\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_A_H(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_A_H } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_A_H" } { 0 "Data_A_H(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 55 9695 10437 0 0 } { 0 { 0 ""} 0 172 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_A_H(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_A_L Data_A_L(n) " "Pin \"Data_A_L\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_A_L(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_A_L } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_A_L" } { 0 "Data_A_L(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 54 9695 10437 0 0 } { 0 { 0 ""} 0 181 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_A_L(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_B_H Data_B_H(n) " "Pin \"Data_B_H\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_B_H(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_B_H } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_B_H" } { 0 "Data_B_H(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 57 9695 10437 0 0 } { 0 { 0 ""} 0 173 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_B_H(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_B_L Data_B_L(n) " "Pin \"Data_B_L\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_B_L(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_B_L } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_B_L" } { 0 "Data_B_L(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 56 9695 10437 0 0 } { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_B_L(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_C_H Data_C_H(n) " "Pin \"Data_C_H\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_C_H(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_C_H } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_C_H" } { 0 "Data_C_H(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 59 9695 10437 0 0 } { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_C_H(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_C_L Data_C_L(n) " "Pin \"Data_C_L\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_C_L(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_C_L } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_C_L" } { 0 "Data_C_L(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 58 9695 10437 0 0 } { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_C_L(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_D_H Data_D_H(n) " "Pin \"Data_D_H\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_D_H(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_D_H } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_D_H" } { 0 "Data_D_H(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 61 9695 10437 0 0 } { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_D_H(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_D_L Data_D_L(n) " "Pin \"Data_D_L\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_D_L(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_D_L } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_D_L" } { 0 "Data_D_L(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 60 9695 10437 0 0 } { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { Data_D_L(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FCO FCO(n) " "Pin \"FCO\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FCO(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FCO } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FCO" } { 0 "FCO(n)" } } } } { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 63 9695 10437 0 0 } { 0 { 0 ""} 0 179 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FCO(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542840323901 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1542840323901 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 17 " "No exact pin location assignment(s) for 2 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1542840323939 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 GPLL PLL " "Implemented PLL \"MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 32 5 0 0 " "Implementing clock multiplication of 32, clock division of 5, and phase shift of 0 degrees (0 ps) for MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1542840323979 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 184 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1542840323979 ""}  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1542840323979 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324443 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324443 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1542840324443 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1542840324443 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542840324457 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324460 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1542840324460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.34375 ns 2.343 ns " "Time value \"2.34375 ns\" truncated to \"2.343 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.34375 ns 2.343 ns " "Time value \"2.34375 ns\" truncated to \"2.343 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.5625 ns 1.562 ns " "Time value \"1.5625 ns\" truncated to \"1.562 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.5625 ns 1.562 ns " "Time value \"1.5625 ns\" truncated to \"1.562 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "0.78125 ns 0.781 ns " "Time value \"0.78125 ns\" truncated to \"0.781 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1542840324461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542840324487 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324489 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000 " "Clock: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 20.000 found on PLL node: MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324489 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1542840324489 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1542840324489 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.562      CLK_VIR " "   1.562      CLK_VIR" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125      DCO_CLK " "   3.125      DCO_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     Ex_Clock " "  20.000     Ex_Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   3.125 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  25.000 MyPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542840324492 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542840324492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542840324638 ""}  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542840324638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542840324638 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542840324638 ""}  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542840324638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542840324638 ""}  } { { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 744 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542840324638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542840324638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 2964 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542840324638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 1359 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542840324638 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542840324638 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 2083 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542840324638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542840325281 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542840325285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542840325285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542840325289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542840325294 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542840325299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542840325299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542840325302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542840325426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 I/O Input Buffer " "Packed 4 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1542840325429 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542840325429 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542840325446 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542840325446 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542840325446 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 6 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 10 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 6 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 8 4 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 8 6 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542840325450 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542840325450 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542840325450 ""}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] the core 641.0 MHz less than 472.6 MHz " "PLL clock output MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] feeding the core has illegal output frequency of 641.0 MHz that must be less than 472.6 MHz" {  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 1 15534 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "Fitter" 0 -1 1542840325482 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PowerDown " "Node \"PowerDown\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PowerDown" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1542840325564 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542840325564 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542840325565 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542840325572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542840326826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542840327227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542840327263 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542840331398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542840331399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542840332050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X39_Y21 X52_Y30 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30" {  } { { "loc" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30"} { { 12 { 0 ""} 39 21 14 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542840334658 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542840334658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542840336014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542840336015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542840336015 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.69 " "Total time spent on timing analysis during the Fitter is 2.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542840336078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542840336177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542840336486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542840336566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542840336966 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542840338300 ""}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] the core 641.0 MHz less than 472.6 MHz " "PLL clock output MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] feeding the core has illegal output frequency of 641.0 MHz that must be less than 472.6 MHz" {  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/Project/DSReceiver/FPGA/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 1 15534 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "Fitter" 0 -1 1542840339087 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542840339102 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/DSReceiver/FPGA/output_files/DSReceiver.fit.smsg " "Generated suppressed messages file E:/Project/DSReceiver/FPGA/output_files/DSReceiver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542840339343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1457 " "Peak virtual memory: 1457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542840340341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 06:45:40 2018 " "Processing ended: Thu Nov 22 06:45:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542840340341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542840340341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542840340341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542840340341 ""}
