#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Sep  1 23:54:15 2023
# Process ID: 16760
# Current directory: d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1
# Command line: vivado.exe -log design_1_wr_data_direct_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wr_data_direct_1_0.tcl
# Log file: d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1/design_1_wr_data_direct_1_0.vds
# Journal file: d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1\vivado.jou
# Running On: Fryg-X1, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 68245 MB
#-----------------------------------------------------------
source design_1_wr_data_direct_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1438.465 ; gain = 152.836
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ITCL_video/movDataZynq/prj_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_wr_data_direct_1_0
Command: synth_design -top design_1_wr_data_direct_1_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2294.449 ; gain = 411.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wr_data_direct_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ip/design_1_wr_data_direct_1_0/synth/design_1_wr_data_direct_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct.v:9]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct_Axi_lite_s_axi' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_Axi_lite_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_Axi_lite_s_axi.v:182]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct_Axi_lite_s_axi' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_Axi_lite_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct_regslice_both' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct_regslice_both__parameterized0' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct_regslice_both__parameterized0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct_regslice_both__parameterized1' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct_regslice_both__parameterized1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'wr_data_direct_regslice_both__parameterized2' [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct_regslice_both__parameterized2' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'wr_data_direct' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wr_data_direct_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ip/design_1_wr_data_direct_1_0/synth/design_1_wr_data_direct_1_0.v:53]
WARNING: [Synth 8-7129] Port rst in module wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2394.973 ; gain = 511.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2412.875 ; gain = 529.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2412.875 ; gain = 529.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2412.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ip/design_1_wr_data_direct_1_0/constraints/wr_data_direct_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ip/design_1_wr_data_direct_1_0/constraints/wr_data_direct_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2525.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2525.605 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'wr_data_direct_Axi_lite_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'wr_data_direct_Axi_lite_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'wr_data_direct_Axi_lite_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'wr_data_direct_Axi_lite_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:13 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 19    
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '22' bits. [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '22' bits. [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '22' bits. [d:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.gen/sources_1/bd/design_1/ipshared/0ca3/hdl/verilog/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v:33]
DSP Report: Generating DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[6] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[5] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[4] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[3] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[2] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[1] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[0] in module wr_data_direct is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (Axi_lite_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module wr_data_direct.
WARNING: [Synth 8-3332] Sequential element (Axi_lite_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module wr_data_direct.
WARNING: [Synth 8-3332] Sequential element (mac_muladd_12ns_11ns_11ns_22_4_1_U1/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module wr_data_direct.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|wr_data_direct | (C'+(A2*B2)')' | 13     | 12     | 12     | -      | 22     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:53 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:57 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:59 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|wr_data_direct | select_ln66_reg_288_pp0_iter3_reg_reg[31]    | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|wr_data_direct | base_addr_read_reg_259_pp0_iter3_reg_reg[31] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|wr_data_direct | data_wr_reg_268_pp0_iter3_reg_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|wr_data_direct | tmp_reg_264_pp0_iter2_reg_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|wr_data_direct | (C'+(A'*B')')' | 12     | 11     | 11     | -      | 22     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |    25|
|5     |LUT3    |   198|
|6     |LUT4    |    43|
|7     |LUT5    |    43|
|8     |LUT6    |     7|
|9     |SRL16E  |    97|
|10    |FDRE    |   575|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:02:12 . Memory (MB): peak = 2525.605 ; gain = 529.750
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:23 . Memory (MB): peak = 2525.605 ; gain = 642.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2525.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2525.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1d4d9eb0
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:03:14 . Memory (MB): peak = 2525.605 ; gain = 1045.484
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'd:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1/design_1_wr_data_direct_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_wr_data_direct_1_0, cache-ID = 049af57f746e49b3
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'd:/ITCL_video/movDataZynq/prj_vivado/wrData_dir_FIFO/wrData_dir_FIFO.runs/design_1_wr_data_direct_1_0_synth_1/design_1_wr_data_direct_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wr_data_direct_1_0_utilization_synth.rpt -pb design_1_wr_data_direct_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  1 23:58:38 2023...
