[2025-09-18 00:31:40] START suite=cs trace=cassandra_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 5881008 heartbeat IPC: 1.7 cumulative IPC: 1.7 (Simulation time: 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 9674749 cumulative IPC: 2.067 (Simulation time: 00 hr 01 min 41 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 9674749 cumulative IPC: 2.067 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 9674750 heartbeat IPC: 2.636 cumulative IPC: 5 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 23681883 heartbeat IPC: 0.7139 cumulative IPC: 0.7139 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 38312241 heartbeat IPC: 0.6835 cumulative IPC: 0.6984 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 53303132 heartbeat IPC: 0.6671 cumulative IPC: 0.6876 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 65763719 heartbeat IPC: 0.8025 cumulative IPC: 0.7132 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 79835168 heartbeat IPC: 0.7107 cumulative IPC: 0.7127 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 96708910 heartbeat IPC: 0.5926 cumulative IPC: 0.6894 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 112290000 heartbeat IPC: 0.6418 cumulative IPC: 0.6822 (Simulation time: 00 hr 11 min 46 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 128391285 heartbeat IPC: 0.6211 cumulative IPC: 0.6739 (Simulation time: 00 hr 13 min 21 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 143808213 heartbeat IPC: 0.6486 cumulative IPC: 0.671 (Simulation time: 00 hr 14 min 56 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 150078035 cumulative IPC: 0.6663 (Simulation time: 00 hr 16 min 25 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 150078035 cumulative IPC: 0.6663 (Simulation time: 00 hr 16 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6663 instructions: 100000001 cycles: 150078035
CPU 0 Branch Prediction Accuracy: 99.21% MPKI: 0.04288 Average ROB Occupancy at Mispredict: 9.135e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01112
BRANCH_INDIRECT: 0.02822
BRANCH_CONDITIONAL: 0.00354
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7541479
LQ_STALL: 178186
SQ_STALL: 283476


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 193.45935
REPLAY_LOAD: 91.33918
NON_REPLAY_LOAD: 33.644093

== Total ==
ADDR_TRANS: 3081614
REPLAY_LOAD: 2810598
NON_REPLAY_LOAD: 1649267

== Counts ==
ADDR_TRANS: 15929
REPLAY_LOAD: 30771
NON_REPLAY_LOAD: 49021

cpu0->cpu0_STLB TOTAL        ACCESS:     625865 HIT:     427861 MISS:     198004 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:     625865 HIT:     427861 MISS:     198004 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 293 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2210285 HIT:     927577 MISS:    1282708 MSHR_MERGE:     120433
cpu0->cpu0_L2C LOAD         ACCESS:     900507 HIT:     342332 MISS:     558175 MSHR_MERGE:      20974
cpu0->cpu0_L2C RFO          ACCESS:     103171 HIT:      33804 MISS:      69367 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     542110 HIT:     224395 MISS:     317715 MSHR_MERGE:      99459
cpu0->cpu0_L2C WRITE        ACCESS:     276682 HIT:     276386 MISS:        296 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     387815 HIT:      50660 MISS:     337155 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     379900 ISSUED:     379834 USEFUL:     125632 USELESS:       9641
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 108.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3875737 HIT:    3487122 MISS:     388615 MSHR_MERGE:     125691
cpu0->cpu0_L1I LOAD         ACCESS:    3875737 HIT:    3487122 MISS:     388615 MSHR_MERGE:     125691
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 47.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16111273 HIT:   14207519 MISS:    1903754 MSHR_MERGE:     612841
cpu0->cpu0_L1D LOAD         ACCESS:   10785808 HIT:    9933678 MISS:     852130 MSHR_MERGE:     214546
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     870998 HIT:     618648 MISS:     252350 MSHR_MERGE:      90011
cpu0->cpu0_L1D WRITE        ACCESS:    3999894 HIT:    3596277 MISS:     403617 MSHR_MERGE:     300442
cpu0->cpu0_L1D TRANSLATION  ACCESS:     454573 HIT:      58916 MISS:     395657 MSHR_MERGE:       7842
cpu0->cpu0_L1D PREFETCH REQUESTED:     989757 ISSUED:     870998 USEFUL:     131556 USELESS:      10709
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.42 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3116777 HIT:    3015401 MISS:     101376 MSHR_MERGE:      54274
cpu0->cpu0_ITLB LOAD         ACCESS:    3116777 HIT:    3015401 MISS:     101376 MSHR_MERGE:      54274
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 64.95 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14540416 HIT:   13803328 MISS:     737088 MSHR_MERGE:     158325
cpu0->cpu0_DTLB LOAD         ACCESS:   14540416 HIT:   13803328 MISS:     737088 MSHR_MERGE:     158325
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 99.38 cycles
cpu0->LLC TOTAL        ACCESS:    1393591 HIT:     387025 MISS:    1006566 MSHR_MERGE:       4949
cpu0->LLC LOAD         ACCESS:     537201 HIT:      87317 MISS:     449884 MSHR_MERGE:        139
cpu0->LLC RFO          ACCESS:      69367 HIT:      14722 MISS:      54645 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     218256 HIT:       5241 MISS:     213015 MSHR_MERGE:       4810
cpu0->LLC WRITE        ACCESS:     231612 HIT:     231102 MISS:        510 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     337155 HIT:      48643 MISS:     288512 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      26069
  ROW_BUFFER_MISS:     975015
  AVG DBUS CONGESTED CYCLE: 7.966
Channel 0 WQ ROW_BUFFER_HIT:      63254
  ROW_BUFFER_MISS:     147680
  FULL:          0
Channel 0 REFRESHES ISSUED:      12506

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       244976        63223        21644        77814
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          987         8561         6376       104961
  STLB miss resolved @ L2C                0         1120         6764        10573        70677
  STLB miss resolved @ LLC                0          826         9565        15227        39014
  STLB miss resolved @ MEM                0         1645        20206        22048       262954

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              21836         1437        33293         5990         7844
---------------------------------------------------------------
  STLB miss resolved @ L1D              198           63          515         1575         2384
  STLB miss resolved @ L2C              382           55          619         1228         1255
  STLB miss resolved @ LLC              492           62          737         4290         2179
  STLB miss resolved @ MEM              260           78          776         4582        11893
[2025-09-18 00:48:06] END   suite=cs trace=cassandra_phase4_core3 (rc=0)
