#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Tue Dec  4 23:48:29 2018
# Process ID: 9096
# Current directory: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log c_counter_binary_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_counter_binary_wrapper.tcl
# Log file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/c_counter_binary_wrapper.vds
# Journal file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source c_counter_binary_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 260.758 ; gain = 37.102
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:01:08 . Memory (MB): peak = 310.016 ; gain = 49.258
Command: synth_design -top c_counter_binary_wrapper -part xc7z020clg400-1 -resource_sharing on
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 425.250 ; gain = 103.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_wrapper' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'c_counter_binary' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:15' bound to instance 'c_counter_binary_i' of component 'c_counter_binary' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:33]
INFO: [Synth 8-3491] module 'c_counter_binary_Additionneur_Nbits_0_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_0_0/synth/c_counter_binary_Additionneur_Nbits_0_0.vhd:56' bound to instance 'Additionneur_Nbits_0' of component 'c_counter_binary_Additionneur_Nbits_0_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:192]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_Additionneur_Nbits_0_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_0_0/synth/c_counter_binary_Additionneur_Nbits_0_0.vhd:68]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'Additionneur_Nbits' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Additionneur_Nbits.vhd:34' bound to instance 'U0' of component 'Additionneur_Nbits' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_0_0/synth/c_counter_binary_Additionneur_Nbits_0_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Additionneur_Nbits' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Additionneur_Nbits.vhd:43]
	Parameter N bound to: 18 - type: integer 
WARNING: [Synth 8-614] signal 'EN' is read in the process but is not in the sensitivity list [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Additionneur_Nbits.vhd:49]
WARNING: [Synth 8-3848] Net Co in module/entity Additionneur_Nbits does not have driver. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Additionneur_Nbits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Additionneur_Nbits' (1#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Additionneur_Nbits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_Additionneur_Nbits_0_0' (2#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_0_0/synth/c_counter_binary_Additionneur_Nbits_0_0.vhd:68]
INFO: [Synth 8-3491] module 'c_counter_binary_Additionneur_Nbits_1_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_1_0/synth/c_counter_binary_Additionneur_Nbits_1_0.vhd:56' bound to instance 'Additionneur_Nbits_1' of component 'c_counter_binary_Additionneur_Nbits_1_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:202]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_Additionneur_Nbits_1_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_1_0/synth/c_counter_binary_Additionneur_Nbits_1_0.vhd:68]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'Additionneur_Nbits' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Additionneur_Nbits.vhd:34' bound to instance 'U0' of component 'Additionneur_Nbits' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_1_0/synth/c_counter_binary_Additionneur_Nbits_1_0.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_Additionneur_Nbits_1_0' (3#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Additionneur_Nbits_1_0/synth/c_counter_binary_Additionneur_Nbits_1_0.vhd:68]
INFO: [Synth 8-3491] module 'c_counter_binary_ligne_counter_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_0/synth/c_counter_binary_ligne_counter_0.vhd:56' bound to instance 'Blank_pixel_counter' of component 'c_counter_binary_ligne_counter_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:212]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_ligne_counter_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_0/synth/c_counter_binary_ligne_counter_0.vhd:65]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:35' bound to instance 'U0' of component 'Counter' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_0/synth/c_counter_binary_ligne_counter_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:41]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (4#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_ligne_counter_0' (5#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_0/synth/c_counter_binary_ligne_counter_0.vhd:65]
INFO: [Synth 8-3491] module 'c_counter_binary_adapt_input_ouput_0_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_0/synth/c_counter_binary_adapt_input_ouput_0_0.vhd:56' bound to instance 'adapt_input_ouput_0' of component 'c_counter_binary_adapt_input_ouput_0_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:219]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_adapt_input_ouput_0_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_0/synth/c_counter_binary_adapt_input_ouput_0_0.vhd:63]
	Parameter N bound to: 11 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'adapt_input_ouput' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:34' bound to instance 'U0' of component 'adapt_input_ouput' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_0/synth/c_counter_binary_adapt_input_ouput_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'adapt_input_ouput' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:41]
	Parameter N bound to: 11 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adapt_input_ouput' (6#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_adapt_input_ouput_0_0' (7#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_0/synth/c_counter_binary_adapt_input_ouput_0_0.vhd:63]
INFO: [Synth 8-3491] module 'c_counter_binary_adapt_input_ouput_0_1' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_1/synth/c_counter_binary_adapt_input_ouput_0_1.vhd:56' bound to instance 'adapt_input_ouput_1' of component 'c_counter_binary_adapt_input_ouput_0_1' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:224]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_adapt_input_ouput_0_1' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_1/synth/c_counter_binary_adapt_input_ouput_0_1.vhd:63]
	Parameter N bound to: 18 - type: integer 
	Parameter M bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'adapt_input_ouput' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:34' bound to instance 'U0' of component 'adapt_input_ouput' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_1/synth/c_counter_binary_adapt_input_ouput_0_1.vhd:85]
INFO: [Synth 8-638] synthesizing module 'adapt_input_ouput__parameterized1' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:41]
	Parameter N bound to: 18 - type: integer 
	Parameter M bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adapt_input_ouput__parameterized1' (7#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_adapt_input_ouput_0_1' (8#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_1/synth/c_counter_binary_adapt_input_ouput_0_1.vhd:63]
INFO: [Synth 8-3491] module 'c_counter_binary_adapt_input_ouput_0_2' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_2/synth/c_counter_binary_adapt_input_ouput_0_2.vhd:56' bound to instance 'adapt_input_ouput_2' of component 'c_counter_binary_adapt_input_ouput_0_2' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:229]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_adapt_input_ouput_0_2' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_2/synth/c_counter_binary_adapt_input_ouput_0_2.vhd:63]
	Parameter N bound to: 18 - type: integer 
	Parameter M bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'adapt_input_ouput' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:34' bound to instance 'U0' of component 'adapt_input_ouput' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_2/synth/c_counter_binary_adapt_input_ouput_0_2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_adapt_input_ouput_0_2' (9#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_2/synth/c_counter_binary_adapt_input_ouput_0_2.vhd:63]
INFO: [Synth 8-3491] module 'c_counter_binary_adapt_input_ouput_1_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_1_0/synth/c_counter_binary_adapt_input_ouput_1_0.vhd:56' bound to instance 'adapt_input_ouput_3' of component 'c_counter_binary_adapt_input_ouput_1_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:234]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_adapt_input_ouput_1_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_1_0/synth/c_counter_binary_adapt_input_ouput_1_0.vhd:63]
	Parameter N bound to: 11 - type: integer 
	Parameter M bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'adapt_input_ouput' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:34' bound to instance 'U0' of component 'adapt_input_ouput' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_1_0/synth/c_counter_binary_adapt_input_ouput_1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'adapt_input_ouput__parameterized3' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:41]
	Parameter N bound to: 11 - type: integer 
	Parameter M bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adapt_input_ouput__parameterized3' (9#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_adapt_input_ouput_1_0' (10#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_1_0/synth/c_counter_binary_adapt_input_ouput_1_0.vhd:63]
INFO: [Synth 8-3491] module 'c_counter_binary_adapt_input_ouput_3_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_3_0/synth/c_counter_binary_adapt_input_ouput_3_0.vhd:56' bound to instance 'adapt_input_ouput_4' of component 'c_counter_binary_adapt_input_ouput_3_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:239]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_adapt_input_ouput_3_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_3_0/synth/c_counter_binary_adapt_input_ouput_3_0.vhd:63]
	Parameter N bound to: 11 - type: integer 
	Parameter M bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'adapt_input_ouput' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:34' bound to instance 'U0' of component 'adapt_input_ouput' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_3_0/synth/c_counter_binary_adapt_input_ouput_3_0.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_adapt_input_ouput_3_0' (11#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_3_0/synth/c_counter_binary_adapt_input_ouput_3_0.vhd:63]
INFO: [Synth 8-3491] module 'c_counter_binary_ligne_counter_1' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/synth/c_counter_binary_ligne_counter_1.vhd:56' bound to instance 'column_counter' of component 'c_counter_binary_ligne_counter_1' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:244]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_ligne_counter_1' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/synth/c_counter_binary_ligne_counter_1.vhd:65]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:35' bound to instance 'U0' of component 'Counter' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/synth/c_counter_binary_ligne_counter_1.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_ligne_counter_1' (12#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/synth/c_counter_binary_ligne_counter_1.vhd:65]
INFO: [Synth 8-3491] module 'c_counter_binary_detect_end_image_0_1' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/synth/c_counter_binary_detect_end_image_0_1.vhd:56' bound to instance 'detect_end_image_0' of component 'c_counter_binary_detect_end_image_0_1' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:251]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_detect_end_image_0_1' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/synth/c_counter_binary_detect_end_image_0_1.vhd:65]
INFO: [Synth 8-3491] module 'detect_end_image' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd:35' bound to instance 'U0' of component 'detect_end_image' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/synth/c_counter_binary_detect_end_image_0_1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'detect_end_image' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'detect_end_image' (13#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_detect_end_image_0_1' (14#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/synth/c_counter_binary_detect_end_image_0_1.vhd:65]
INFO: [Synth 8-3491] module 'c_counter_binary_div_xAxis_1' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/synth/c_counter_binary_div_xAxis_1.vhd:59' bound to instance 'div_xAxis' of component 'c_counter_binary_div_xAxis_1' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:258]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_div_xAxis_1' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/synth/c_counter_binary_div_xAxis_1.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 11 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 18 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 0 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_13' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ipshared/c2b3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_13' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/synth/c_counter_binary_div_xAxis_1.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_div_xAxis_1' (24#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/synth/c_counter_binary_div_xAxis_1.vhd:71]
INFO: [Synth 8-3491] module 'c_counter_binary_div_yAxis_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/synth/c_counter_binary_div_yAxis_0.vhd:59' bound to instance 'div_yAxis' of component 'c_counter_binary_div_yAxis_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:268]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_div_yAxis_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/synth/c_counter_binary_div_yAxis_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 11 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 18 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 0 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_13' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ipshared/c2b3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_13' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/synth/c_counter_binary_div_yAxis_0.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_div_yAxis_0' (25#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/synth/c_counter_binary_div_yAxis_0.vhd:71]
INFO: [Synth 8-3491] module 'c_counter_binary_divideur_select_outp_0_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/synth/c_counter_binary_divideur_select_outp_0_0.vhd:56' bound to instance 'divideur_select_outp_0' of component 'c_counter_binary_divideur_select_outp_0_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:278]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_divideur_select_outp_0_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/synth/c_counter_binary_divideur_select_outp_0_0.vhd:63]
INFO: [Synth 8-3491] module 'divideur_select_output' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:34' bound to instance 'U0' of component 'divideur_select_output' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/synth/c_counter_binary_divideur_select_outp_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'divideur_select_output' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'divideur_select_output' (26#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_divideur_select_outp_0_0' (27#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/synth/c_counter_binary_divideur_select_outp_0_0.vhd:63]
INFO: [Synth 8-3491] module 'c_counter_binary_divideur_select_outp_1_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/synth/c_counter_binary_divideur_select_outp_1_0.vhd:56' bound to instance 'divideur_select_outp_1' of component 'c_counter_binary_divideur_select_outp_1_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:283]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_divideur_select_outp_1_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/synth/c_counter_binary_divideur_select_outp_1_0.vhd:63]
INFO: [Synth 8-3491] module 'divideur_select_output' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:34' bound to instance 'U0' of component 'divideur_select_output' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/synth/c_counter_binary_divideur_select_outp_1_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_divideur_select_outp_1_0' (28#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/synth/c_counter_binary_divideur_select_outp_1_0.vhd:63]
INFO: [Synth 8-3491] module 'c_counter_binary_Counter_0_0' declared at 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/synth/c_counter_binary_Counter_0_0.vhd:56' bound to instance 'ligne_counter' of component 'c_counter_binary_Counter_0_0' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:288]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_Counter_0_0' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/synth/c_counter_binary_Counter_0_0.vhd:65]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:35' bound to instance 'U0' of component 'Counter' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/synth/c_counter_binary_Counter_0_0.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_Counter_0_0' (29#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/synth/c_counter_binary_Counter_0_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary' (30#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_wrapper' (31#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:28]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[39]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[38]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[37]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[36]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[35]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[34]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[33]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[32]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[31]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[30]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[29]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[28]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[15]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[14]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[13]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[12]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[11]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[10]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[9]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[8]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[7]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[6]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[5]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[4]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[3]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[2]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[1]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 534.402 ; gain = 212.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 534.402 ; gain = 212.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 534.402 ; gain = 212.926
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_n'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_p'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[0]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[0]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[1]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[1]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[2]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[2]'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'USER_RESET'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'USER_RESET'. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:207]
Finished Parsing XDC File [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/c_counter_binary_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/c_counter_binary_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/c_counter_binary_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 846.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 846.816 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 846.816 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for c_counter_binary_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/detect_end_image_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/div_xAxis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/div_yAxis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/divideur_select_outp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/divideur_select_outp_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/ligne_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/column_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/adapt_input_ouput_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/adapt_input_ouput_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/adapt_input_ouput_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/Blank_pixel_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/adapt_input_ouput_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/adapt_input_ouput_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/Additionneur_Nbits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c_counter_binary_i/Additionneur_Nbits_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 846.816 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 846.816 ; gain = 525.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 846.816 ; gain = 525.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 846.816 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 846.816 ; gain = 525.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    10|
|3     |LUT1    |    98|
|4     |LUT2    |   140|
|5     |LUT3    |   402|
|6     |LUT4    |     8|
|7     |LUT5    |     6|
|8     |LUT6    |    12|
|9     |MUXCY   |   456|
|10    |SRLC32E |     2|
|11    |XORCY   |   456|
|12    |FDCE    |    69|
|13    |FDRE    |  1639|
|14    |IBUF    |     5|
|15    |OBUF    |    46|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 850.949 ; gain = 529.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 850.949 ; gain = 217.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 850.949 ; gain = 529.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 927 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 114 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 871.180 ; gain = 561.164
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/c_counter_binary_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file c_counter_binary_wrapper_utilization_synth.rpt -pb c_counter_binary_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 871.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 23:51:31 2018...
