# vsim -debugDB -l test_reg_init.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 20:36:47 on Jun 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.top(fast)
# Loading work.register(fast)
# Loading work.apb_slave(fast)
# Loading work.counter_control(fast)
# Loading work.counter(fast)
# Loading work.golden_model_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ==============================================
# ========== TEST CASE: INITIAL VALUE ==========
# ==============================================
# ---------------------------------------------------------------------------------------------------------------
# | t=  1300, PASS: | register addr = 12h000 | no write | read EXP: 32'h00000100, ACT: 32'h00000100 |
# ---------------------------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------------------------
# | t=  2300, PASS: | register addr = 12h004 | no write | read EXP: 32'h00000000, ACT: 32'h00000000 |
# ---------------------------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------------------------
# | t=  3300, PASS: | register addr = 12h008 | no write | read EXP: 32'h00000000, ACT: 32'h00000000 |
# ---------------------------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------------------------
# | t=  4300, PASS: | register addr = 12h00c | no write | read EXP: 32'hffffffff, ACT: 32'hffffffff |
# ---------------------------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------------------------
# | t=  5300, PASS: | register addr = 12h010 | no write | read EXP: 32'hffffffff, ACT: 32'hffffffff |
# ---------------------------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------------------------
# | t=  6300, PASS: | register addr = 12h014 | no write | read EXP: 32'h00000000, ACT: 32'h00000000 |
# ---------------------------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------------------------
# | t=  7300, PASS: | register addr = 12h018 | no write | read EXP: 32'h00000000, ACT: 32'h00000000 |
# ---------------------------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------------------------
# | t=  8300, PASS: | register addr = 12h01c | no write | read EXP: 32'h00000000, ACT: 32'h00000000 |
# ---------------------------------------------------------------------------------------------------------------
# ==============================================
# ============ PASS: INITIAL VALUE =============
# ==============================================
# ** Note: $finish    : ../tb/test_bench.v(311)
#    Time: 8400 ns  Iteration: 0  Instance: /test_bench
# End time: 20:36:48 on Jun 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
