###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:45:59 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.943
- Setup                         0.982
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.961
- Arrival Time                 49.151
= Slack Time                   24.810
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   49.810 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   49.811 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   50.305 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   50.308 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   50.791 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   50.794 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   52.260 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   52.271 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   52.975 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   53.042 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   53.598 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   53.598 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   54.284 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   54.284 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.518 |   55.328 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   55.329 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.405 |   56.215 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   56.215 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   57.099 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   57.099 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   57.999 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.189 |   57.999 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   58.878 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   58.878 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   59.839 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   59.877 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   60.770 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   60.771 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   61.672 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   61.673 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   62.629 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   62.630 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   63.716 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   63.745 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   64.677 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   64.677 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   65.576 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   65.576 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   66.464 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   66.464 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   67.376 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   67.377 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.450 |   68.260 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  43.451 |   68.260 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.863 |  44.314 |   69.124 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.314 |   69.124 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.834 |  45.148 |   69.958 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.149 |   69.958 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.850 |  45.998 |   70.808 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.999 |   70.808 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.882 |  46.881 |   71.691 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.020 |  46.901 |   71.710 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.852 |  47.753 |   72.563 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.753 |   72.563 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.800 |  48.553 |   73.363 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  48.553 |   73.363 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.585 |  49.138 |   73.948 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.013 |  49.151 |   73.961 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |    0.190 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |    0.190 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |    0.667 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |    0.669 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.462 |  25.941 |    1.132 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.943 |    1.133 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.943
- Setup                         0.778
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.165
- Arrival Time                 48.855
= Slack Time                   25.310
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   50.310 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   50.311 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   50.805 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   50.808 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   51.291 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   51.294 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   52.760 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   52.771 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   53.475 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   53.542 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   54.098 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   54.098 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   54.784 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   54.784 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.518 |   55.828 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   55.829 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.405 |   56.715 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   56.715 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   57.599 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   57.599 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   58.499 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.189 |   58.499 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   59.378 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   59.378 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   60.339 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   60.377 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   61.270 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   61.271 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   62.172 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   62.173 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   63.129 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   63.130 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   64.216 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   64.245 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   65.177 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   65.177 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   66.076 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   66.076 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   66.964 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   66.964 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   67.876 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   67.877 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.450 |   68.760 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  43.451 |   68.760 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.863 |  44.314 |   69.624 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.314 |   69.624 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.834 |  45.148 |   70.458 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.149 |   70.458 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.850 |  45.998 |   71.308 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.999 |   71.308 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.882 |  46.881 |   72.191 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.020 |  46.901 |   72.210 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.852 |  47.753 |   73.063 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.753 |   73.063 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.102 |  48.855 |   74.165 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  48.855 |   74.165 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -0.310 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -0.310 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |    0.167 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |    0.169 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.462 |  25.941 |    0.632 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.943 |    0.633 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.173
- Arrival Time                 48.023
= Slack Time                   26.150
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.150 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   51.151 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   51.645 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   51.649 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   52.132 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   52.135 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   53.600 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   53.612 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   54.316 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   54.382 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   54.939 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   54.939 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   55.625 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   55.625 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.518 |   56.669 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   56.669 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.405 |   57.556 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   57.556 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   58.439 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   58.439 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   59.339 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.189 |   59.340 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   60.218 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   60.219 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   61.180 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   61.218 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   62.111 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   62.111 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   63.013 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   63.013 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   63.969 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   63.970 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   65.056 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   65.086 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   66.017 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   66.018 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   66.916 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   66.917 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   67.804 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   67.805 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   68.717 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   68.717 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.450 |   69.600 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  43.451 |   69.601 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.863 |  44.314 |   70.464 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.314 |   70.465 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.834 |  45.148 |   71.298 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.149 |   71.299 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.850 |  45.998 |   72.149 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.999 |   72.149 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.882 |  46.881 |   73.031 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.020 |  46.901 |   73.051 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.122 |  48.022 |   74.173 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  48.023 |   74.173 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -1.150 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -1.150 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -0.674 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |   -0.671 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.467 |  25.946 |   -0.204 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.949 |   -0.201 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         0.781
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.169
- Arrival Time                 47.143
= Slack Time                   27.025
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.025 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   52.026 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   52.520 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   52.524 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   53.007 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   53.010 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   54.475 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   54.487 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   55.191 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   55.257 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   55.814 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   55.814 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   56.500 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   56.500 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.518 |   57.544 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   57.544 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.405 |   58.431 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   58.431 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   59.314 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   59.315 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   60.214 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.189 |   60.215 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   61.094 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   61.094 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   62.055 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   62.093 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   62.986 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   62.986 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   63.888 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   63.888 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   64.844 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   64.845 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   65.931 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   65.961 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   66.892 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   66.893 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   67.791 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   67.792 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   68.680 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   68.680 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   69.592 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   69.593 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.450 |   70.475 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  43.450 |   70.476 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.863 |  44.314 |   71.339 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.314 |   71.340 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.834 |  45.148 |   72.173 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.148 |   72.174 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.850 |  45.998 |   73.024 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.999 |   73.024 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.144 |  47.143 |   74.168 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  47.143 |   74.169 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -2.025 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -2.025 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -1.549 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |   -1.546 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.467 |  25.946 |   -1.079 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.949 |   -1.076 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.173
- Arrival Time                 46.258
= Slack Time                   27.915
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.915 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   52.916 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   53.410 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   53.414 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   53.897 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   53.899 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   55.365 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   55.377 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   56.080 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   56.147 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   56.703 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   56.704 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   57.389 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   57.390 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.518 |   58.433 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   58.434 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.405 |   59.320 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   59.321 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   60.204 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   60.204 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   61.104 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.189 |   61.104 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   61.983 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   61.983 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   62.945 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   62.983 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   63.875 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   63.876 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   64.777 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   64.778 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   65.734 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   65.735 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   66.821 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   66.850 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   67.782 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   67.782 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   68.681 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   68.681 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   69.569 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   69.570 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   70.482 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   70.482 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.450 |   71.365 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  43.450 |   71.365 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.863 |  44.314 |   72.229 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.314 |   72.229 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.834 |  45.148 |   73.063 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.149 |   73.063 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.109 |  46.257 |   74.172 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  46.258 |   74.173 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -2.915 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -2.915 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -2.439 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |   -2.436 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.467 |  25.946 |   -1.969 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.949 |   -1.966 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.948
- Setup                         0.777
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.172
- Arrival Time                 45.443
= Slack Time                   28.729
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.729 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   53.730 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   54.224 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   54.228 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   54.711 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   54.713 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   56.179 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   56.190 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   56.894 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   56.961 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   57.517 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   57.518 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   58.203 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   58.203 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   59.247 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   59.248 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   60.134 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   60.135 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   61.018 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   61.018 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   61.918 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   61.918 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   62.797 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   62.797 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   63.758 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   63.796 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   64.689 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   64.690 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   65.591 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   65.592 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   66.548 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   66.549 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   67.635 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   67.664 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   68.596 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   68.596 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   69.495 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   69.495 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   70.383 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   70.383 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   71.296 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   71.296 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.450 |   72.179 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  43.451 |   72.179 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.863 |  44.314 |   73.043 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.314 |   73.043 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.117 |  45.432 |   74.160 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.011 |  45.443 |   74.172 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -3.729 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -3.729 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -3.252 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |   -3.250 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.467 |  25.946 |   -2.783 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.948 |   -2.780 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         0.775
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.174
- Arrival Time                 44.560
= Slack Time                   29.614
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   54.615 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   54.616 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   55.109 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   55.113 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   55.596 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   55.599 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   57.065 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   57.076 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   57.780 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   57.847 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   58.403 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   58.403 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   59.089 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   59.089 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   60.133 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   60.133 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   61.020 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   61.020 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   61.903 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   61.904 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   62.804 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   62.804 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   63.683 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   63.683 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   64.644 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   64.682 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   65.575 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   65.575 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   66.477 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   66.477 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   67.434 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   67.434 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   68.520 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   68.550 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   69.482 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   69.482 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   70.381 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   70.381 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   71.269 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   71.269 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   72.181 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   72.182 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.450 |   73.064 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  43.451 |   73.065 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.109 |  44.560 |   74.174 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  44.560 |   74.174 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -4.614 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -4.614 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -4.138 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |   -4.136 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.467 |  25.946 |   -3.669 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.949 |   -3.665 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.170
- Arrival Time                 43.720
= Slack Time                   30.449
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   55.449 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   55.450 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   55.944 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   55.948 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   56.431 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   56.434 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   57.899 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   57.911 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   58.615 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   58.681 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   59.238 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   59.238 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   59.924 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   59.924 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   60.968 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   60.968 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   61.855 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   61.855 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   62.738 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   62.739 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   63.638 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   63.639 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   64.518 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   64.518 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   65.479 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   65.517 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   66.410 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   66.410 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   67.312 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   67.312 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   68.268 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   68.269 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   69.355 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   69.385 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   70.316 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   70.317 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   71.215 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   71.216 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   72.104 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   72.104 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.912 |  42.567 |   73.016 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  42.567 |   73.017 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.145 |  43.712 |   74.162 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.008 |  43.720 |   74.170 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -5.449 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -5.449 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -4.973 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |   -4.970 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.467 |  25.946 |   -4.503 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.949 |   -4.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.176
- Arrival Time                 42.789
= Slack Time                   31.387
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   56.387 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   56.388 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   56.882 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   56.885 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   57.368 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   57.371 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   58.837 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   58.848 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   59.552 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   59.619 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   60.175 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   60.175 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   60.861 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   60.861 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   61.905 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   61.906 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   62.792 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   62.792 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   63.676 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   63.676 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   64.576 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   64.576 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   65.455 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   65.455 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   66.416 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   66.454 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   67.347 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   67.348 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   68.249 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   68.250 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   69.206 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   69.207 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   70.293 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   70.322 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   71.254 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   71.254 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   72.153 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   72.153 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.654 |   73.041 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.655 |   73.041 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.135 |  42.789 |   74.176 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  42.789 |   74.176 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -6.387 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -6.387 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -5.910 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |   -5.908 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |   -5.440 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.950 |   -5.436 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.175
- Arrival Time                 41.935
= Slack Time                   32.240
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.240 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   57.241 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   57.735 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   57.739 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   58.222 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   58.225 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   59.690 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   59.702 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   60.406 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   60.472 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   61.029 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   61.029 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   61.715 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   61.715 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   62.759 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   62.759 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   63.646 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   63.646 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   64.529 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   64.530 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   65.429 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   65.430 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   66.309 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   66.309 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   67.270 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   67.308 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   68.201 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   68.201 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   69.103 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   69.103 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   70.059 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   70.060 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   71.146 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   71.176 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   72.107 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   72.108 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.899 |  40.766 |   73.006 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.767 |   73.007 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.147 |  41.913 |   74.153 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.021 |  41.935 |   74.175 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -7.240 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -7.240 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -6.764 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |   -6.762 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |   -6.294 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.950 |   -6.290 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
- Setup                         0.779
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.172
- Arrival Time                 41.067
= Slack Time                   33.105
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.105 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   58.106 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   58.599 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   58.603 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   59.086 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   59.089 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   60.555 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   60.566 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   61.270 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   61.337 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   61.893 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   61.893 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   62.579 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   62.579 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   63.623 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   63.623 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   64.510 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   64.510 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   65.393 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   65.394 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   66.294 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   66.294 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   67.173 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   67.173 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   68.134 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   68.172 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   69.065 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   69.065 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   69.967 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   69.967 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   70.924 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   70.925 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   72.011 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   72.040 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.932 |  39.867 |   72.972 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.868 |   72.972 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.167 |  41.035 |   74.139 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.032 |  41.067 |   74.172 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -8.105 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -8.105 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -7.628 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |   -7.626 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |   -7.158 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.950 |   -7.154 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
- Setup                         0.782
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.168
- Arrival Time                 40.203
= Slack Time                   33.965
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.966 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   58.967 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   59.460 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   59.464 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   59.947 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   59.950 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   61.416 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   61.427 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   62.131 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   62.198 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   62.754 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   62.754 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   63.440 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   63.440 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   64.484 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   64.484 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   65.371 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   65.371 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   66.254 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   66.255 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   67.155 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   67.155 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   68.034 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   68.034 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   68.995 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   69.033 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   69.926 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   69.926 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   70.828 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   70.828 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   71.785 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   71.786 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.086 |  38.906 |   72.872 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.029 |  38.935 |   72.901 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.225 |  40.161 |   74.126 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.042 |  40.203 |   74.168 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -8.965 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -8.965 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -8.489 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |   -8.487 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |   -8.019 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.950 |   -8.016 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.942
- Setup                         0.793
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.149
- Arrival Time                 39.084
= Slack Time                   35.065
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   60.065 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   60.066 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   60.560 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   60.564 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   61.047 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   61.050 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   62.515 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   62.527 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   63.231 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   63.297 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   63.854 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   63.854 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   64.540 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   64.540 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   65.584 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   65.584 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   66.471 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   66.471 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   67.354 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   67.354 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   68.254 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   68.255 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   69.133 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   69.134 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   70.095 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   70.133 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   71.026 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   71.026 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   71.927 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   71.928 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.956 |  37.819 |   72.884 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.820 |   72.885 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.264 |  39.084 |   74.149 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.001 |  39.084 |   74.149 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -10.065 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -10.065 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |   -9.589 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |   -9.586 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.462 |  25.941 |   -9.124 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.942 |   -9.123 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.944
- Setup                         0.786
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.158
- Arrival Time                 38.119
= Slack Time                   36.039
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   61.039 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   61.040 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   61.534 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   61.538 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   62.021 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   62.024 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   63.489 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   63.501 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   64.205 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   64.271 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   64.828 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   64.828 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   65.514 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   65.514 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   66.558 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   66.558 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   67.445 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   67.445 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   68.328 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   68.328 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   69.228 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   69.229 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   70.107 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   70.108 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   71.069 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   71.107 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   72.000 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   72.000 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.901 |  36.862 |   72.902 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.863 |   72.902 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.202 |  38.065 |   74.104 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.054 |  38.119 |   74.158 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -11.039 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -11.039 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -10.563 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -10.560 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.463 |  25.942 |  -10.097 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.944 |  -10.096 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.944
- Setup                         0.779
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.165
- Arrival Time                 37.127
= Slack Time                   37.038
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.038 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   62.039 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   62.533 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   62.537 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   63.020 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   63.023 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   64.488 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   64.500 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   65.204 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   65.270 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   65.826 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   65.827 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   66.512 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   66.513 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   67.557 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   67.557 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   68.444 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   68.444 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   69.327 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   69.327 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   70.227 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   70.228 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   71.106 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   71.107 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   72.068 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   72.106 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.893 |  35.961 |   72.999 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.961 |   72.999 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.153 |  37.114 |   74.152 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.013 |  37.127 |   74.165 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -12.038 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -12.038 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -11.562 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -11.559 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.463 |  25.942 |  -11.096 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.944 |  -11.094 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.944
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.168
- Arrival Time                 36.216
= Slack Time                   37.952
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.952 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   62.953 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   63.447 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   63.450 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   63.933 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   63.936 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   65.402 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   65.413 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   66.117 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   66.184 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   66.740 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   66.740 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   67.426 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   67.426 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   68.470 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   68.471 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   69.357 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   69.357 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   70.241 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   70.241 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   71.141 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   71.141 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   72.020 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   72.020 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.961 |  35.030 |   72.981 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.038 |  35.068 |   73.019 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.148 |  36.216 |   74.168 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |  36.216 |   74.168 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -12.952 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -12.952 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -12.475 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -12.473 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.463 |  25.942 |  -12.009 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.944 |  -12.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.943
- Setup                         0.786
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.157
- Arrival Time                 35.300
= Slack Time                   38.857
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.857 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   63.858 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   64.352 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   64.356 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   64.839 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.985 |   64.842 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   66.307 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   66.319 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   67.023 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   67.089 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   67.645 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   67.646 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   68.331 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   68.332 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.519 |   69.376 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   69.376 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.406 |   70.263 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   70.263 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   71.146 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   71.146 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   72.046 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.190 |   72.047 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.879 |  34.068 |   72.925 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.069 |   72.926 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.201 |  35.270 |   74.127 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.030 |  35.300 |   74.157 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -13.857 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -13.857 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -13.381 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -13.378 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.463 |  25.942 |  -12.915 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.943 |  -12.914 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.942
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.166
- Arrival Time                 34.322
= Slack Time                   39.844
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   64.844 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   64.845 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   65.339 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   65.343 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   65.826 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   65.828 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   67.294 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   67.306 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   68.010 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   68.076 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   68.632 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   68.633 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   69.318 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   69.319 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.518 |   70.362 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   70.363 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.405 |   71.249 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   71.250 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   72.133 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   72.133 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.189 |   73.033 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.189 |   73.034 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.132 |  34.322 |   74.166 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |  34.322 |   74.166 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -14.844 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -14.844 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -14.368 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -14.365 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.462 |  25.941 |  -13.903 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.942 |  -13.902 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.943
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.166
- Arrival Time                 33.416
= Slack Time                   40.750
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   65.750 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   65.751 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   66.245 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   66.249 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   66.732 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   66.734 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   68.200 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   68.212 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   68.916 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   68.982 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   69.538 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   69.539 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   70.224 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   70.225 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  30.518 |   71.268 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.519 |   71.269 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.405 |   72.155 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.406 |   72.156 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.883 |  32.289 |   73.039 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.289 |   73.039 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.127 |  33.416 |   74.166 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |  33.416 |   74.166 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -15.750 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -15.750 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -15.274 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -15.271 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.462 |  25.941 |  -14.809 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.943 |  -14.807 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.943
- Setup                         0.775
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.167
- Arrival Time                 32.551
= Slack Time                   41.617
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   66.617 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   66.618 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   67.111 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   67.115 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   67.598 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   67.601 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   69.067 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   69.078 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   69.782 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   69.849 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   70.405 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   70.405 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   71.091 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   71.091 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.268 |  30.743 |   72.360 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.743 |   72.360 | 
     | add_151_40/g530/CO                 |   ^   | add_151_40/n_2                   | FA_5VX1     | 0.704 |  31.447 |   73.064 | 
     | add_151_40/g529/A                  |   ^   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.448 |   73.064 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.103 |  32.551 |   74.167 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |  32.551 |   74.167 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -16.617 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -16.617 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -16.140 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -16.138 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.462 |  25.941 |  -15.675 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.943 |  -15.674 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.943
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.167
- Arrival Time                 31.843
= Slack Time                   42.324
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.324 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   67.325 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.494 |  25.495 |   67.819 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.499 |   67.823 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.483 |  25.982 |   68.306 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.984 |   68.309 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.465 |  27.450 |   69.774 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.012 |  27.462 |   69.786 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.704 |  28.166 |   70.490 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.066 |  28.232 |   70.556 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.556 |  28.788 |   71.113 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.789 |   71.113 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.686 |  29.474 |   71.799 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   71.799 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.268 |  30.743 |   73.067 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.743 |   73.068 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.099 |  31.842 |   74.167 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |  31.843 |   74.167 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -17.324 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -17.324 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -16.848 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -16.845 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.462 |  25.941 |  -16.383 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.943 |  -16.381 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q    (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
- Setup                         0.917
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.039
- Arrival Time                 29.806
= Slack Time                   44.233
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                |             |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                            |             |       |  25.000 |   69.233 | 
     | clk__L1_I0/A                       |   v   | clk                            | IN_5VX16    | 0.001 |  25.001 |   69.234 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.494 |  25.495 |   69.728 | 
     | clk__L2_I5/A                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.003 |  25.498 |   69.731 | 
     | clk__L2_I5/Q                       |   v   | clk__L2_N5                     | IN_5VX16    | 0.497 |  25.995 |   70.228 | 
     | Delay1_out1_reg[0]/CN              |   v   | clk__L2_N5                     | SDFFRQ_5VX1 | 0.002 |  25.997 |   70.230 | 
     | Delay1_out1_reg[0]/Q               |   ^   | Delay1_out1[0]                 | SDFFRQ_5VX1 | 1.422 |  27.419 |   71.651 | 
     | csa_tree_add_125_31_groupi/g7523/A |   ^   | Delay1_out1[0]                 | IN_5VX1     | 0.050 |  27.469 |   71.702 | 
     | csa_tree_add_125_31_groupi/g7523/Q |   v   | csa_tree_add_125_31_groupi/n_2 | IN_5VX1     | 0.707 |  28.176 |   72.409 | 
     | csa_tree_add_125_31_groupi/g506/A  |   v   | csa_tree_add_125_31_groupi/n_2 | HA_5VX1     | 0.027 |  28.203 |   72.436 | 
     | csa_tree_add_125_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.829 |  29.033 |   73.266 | 
     | add_151_40/g531/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.000 |  29.033 |   73.266 | 
     | add_151_40/g531/S                  |   v   | Out[0]                         | HA_5VX1     | 0.739 |  29.772 |   74.005 | 
     | Delay2_reg_reg[0][0]/SD            |   v   | Out[0]                         | SDFFRQ_5VX1 | 0.035 |  29.806 |   74.039 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -19.233 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -19.233 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -18.757 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.478 |  -18.755 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.476 |  25.955 |  -18.278 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.956 |  -18.277 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
- Setup                         1.060
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.890
- Arrival Time                 28.089
= Slack Time                   45.801
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.801 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.802 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.296 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.498 |   71.299 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.484 |  25.982 |   71.783 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.986 |   71.787 | 
     | Delay1_out1_reg[5]/Q  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 1.999 |  27.985 |   73.786 | 
     | Delay1_out1_reg[5]/D  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 0.104 |  28.089 |   73.890 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.801 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.801 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.324 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |  -20.322 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |  -19.854 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.950 |  -19.851 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
- Setup                         1.056
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.894
- Arrival Time                 27.992
= Slack Time                   45.901
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   70.902 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.903 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.396 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.499 |   71.400 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.486 |  25.985 |   71.886 | 
     | Delay_out1_reg[5]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.988 |   71.890 | 
     | Delay_out1_reg[5]/Q   |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.921 |  27.910 |   73.811 | 
     | Delay1_out1_reg[5]/SD |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.083 |  27.992 |   73.894 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.901 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.901 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.425 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |  -20.423 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |  -19.955 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.950 |  -19.952 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         1.041
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.911
- Arrival Time                 27.991
= Slack Time                   45.920
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   70.920 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.921 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.415 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.499 |   71.419 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.486 |  25.985 |   71.905 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.988 |   71.908 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.921 |  27.910 |   73.830 | 
     | Delay_out1_reg[5]/D  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.081 |  27.991 |   73.911 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -20.920 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.920 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.444 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.441 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -19.971 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.952 |  -19.968 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.944
- Setup                         1.049
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.895
- Arrival Time                 27.926
= Slack Time                   45.969
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   70.969 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.970 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.464 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.468 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   71.954 | 
     | Delay_out1_reg[11]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.989 |   71.959 | 
     | Delay_out1_reg[11]/Q   |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.882 |  27.871 |   73.840 | 
     | Delay1_out1_reg[11]/SD |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.055 |  27.926 |   73.895 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -20.969 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.969 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.493 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.490 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.463 |  25.942 |  -20.027 | 
     | Delay1_out1_reg[11]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.944 |  -20.026 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         1.042
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.908
- Arrival Time                 27.926
= Slack Time                   45.982
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.982 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.983 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.477 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.498 |   71.480 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.484 |  25.982 |   71.964 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.986 |   71.967 | 
     | Delay1_out1_reg[6]/Q  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 1.926 |  27.912 |   73.894 | 
     | Delay1_out1_reg[6]/D  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 0.014 |  27.926 |   73.908 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.982 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.982 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.505 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |  -20.503 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |  -20.035 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.949 |  -20.032 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         1.032
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.920
- Arrival Time                 27.922
= Slack Time                   45.999
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.999 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.000 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.493 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.497 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   71.983 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.989 |   71.988 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.882 |  27.871 |   73.869 | 
     | Delay_out1_reg[11]/D  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.051 |  27.922 |   73.920 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.999 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.999 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.522 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.520 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.050 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.952 |  -20.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         1.030
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.919
- Arrival Time                 27.856
= Slack Time                   46.063
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.063 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.064 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.558 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.498 |   71.561 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.484 |  25.982 |   72.045 | 
     | Delay_out1_reg[2]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.986 |   72.049 | 
     | Delay_out1_reg[2]/Q   |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.807 |  27.793 |   73.856 | 
     | Delay1_out1_reg[2]/SD |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.063 |  27.856 |   73.919 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.063 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.063 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.587 | 
     | clk__L2_I2/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.584 | 
     | clk__L2_I2/Q          |   v   | clk__L2_N2 | IN_5VX16    | 0.467 |  25.946 |  -20.117 | 
     | Delay1_out1_reg[2]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.949 |  -20.113 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
- Setup                         1.016
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.934
- Arrival Time                 27.855
= Slack Time                   46.079
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.079 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.080 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.574 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.498 |   71.577 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.484 |  25.982 |   72.061 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.986 |   72.065 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.807 |  27.793 |   73.872 | 
     | Delay_out1_reg[2]/D  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.062 |  27.855 |   73.934 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.079 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.079 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.602 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |  -20.600 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |  -20.132 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.950 |  -20.129 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         1.018
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.935
- Arrival Time                 27.824
= Slack Time                   46.110
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.110 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.111 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.494 |  25.495 |   71.605 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.499 |   71.609 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.486 |  25.985 |   72.095 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.100 | 
     | Delay1_out1_reg[12]/Q  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 1.819 |  27.808 |   73.918 | 
     | Delay1_out1_reg[12]/D  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 0.017 |  27.824 |   73.935 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.110 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.110 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.634 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.632 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.162 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.952 |  -20.158 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         1.013
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.939
- Arrival Time                 27.736
= Slack Time                   46.203
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.203 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.204 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.698 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.702 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   72.188 | 
     | Delay_out1_reg[12]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.192 | 
     | Delay_out1_reg[12]/Q   |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.733 |  27.721 |   73.924 | 
     | Delay1_out1_reg[12]/SD |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.015 |  27.736 |   73.939 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.203 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.203 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.727 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.724 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.254 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.952 |  -20.251 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
- Setup                         1.009
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.942
- Arrival Time                 27.729
= Slack Time                   46.213
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.213 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.214 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.708 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.499 |   71.712 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.486 |  25.985 |   72.198 | 
     | Delay_out1_reg[4]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.988 |   72.201 | 
     | Delay_out1_reg[4]/Q   |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.715 |  27.703 |   73.916 | 
     | Delay1_out1_reg[4]/SD |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.026 |  27.729 |   73.942 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.213 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.213 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.737 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.734 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.264 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.951 |  -20.262 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         1.000
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.952
- Arrival Time                 27.736
= Slack Time                   46.216
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.216 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.217 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.711 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.715 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   72.201 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.205 | 
     | Delay1_out1_reg[7]/Q  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 1.737 |  27.726 |   73.942 | 
     | Delay1_out1_reg[7]/D  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 0.010 |  27.736 |   73.952 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.216 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.216 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.740 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.737 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.267 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.952 |  -20.264 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         0.999
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.953
- Arrival Time                 27.736
= Slack Time                   46.217
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.217 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.218 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.712 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.715 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   72.201 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.205 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.733 |  27.721 |   73.938 | 
     | Delay_out1_reg[12]/D  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.015 |  27.736 |   73.953 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.217 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.217 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.740 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.738 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.268 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.952 |  -20.265 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
- Setup                         0.996
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.956
- Arrival Time                 27.737
= Slack Time                   46.219
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.219 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.220 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.713 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.717 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   72.203 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.003 |  25.988 |   72.207 | 
     | Delay1_out1_reg[4]/Q  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 1.717 |  27.705 |   73.924 | 
     | Delay1_out1_reg[4]/D  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 0.032 |  27.737 |   73.956 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.219 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.219 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.742 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.740 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.270 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.951 |  -20.267 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
- Setup                         1.000
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.956
- Arrival Time                 27.735
= Slack Time                   46.221
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.221 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.222 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.716 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.720 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   72.206 | 
     | Delay_out1_reg[10]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.210 | 
     | Delay_out1_reg[10]/Q   |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.674 |  27.663 |   73.884 | 
     | Delay1_out1_reg[10]/SD |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.072 |  27.735 |   73.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.221 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.221 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.745 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.478 |  -20.743 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.476 |  25.955 |  -20.267 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.956 |  -20.265 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
- Setup                         0.995
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.956
- Arrival Time                 27.729
= Slack Time                   46.227
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.227 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.228 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.722 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.499 |   71.726 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.486 |  25.985 |   72.212 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.988 |   72.215 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.715 |  27.703 |   73.930 | 
     | Delay_out1_reg[4]/D  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.026 |  27.729 |   73.956 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.227 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.227 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.751 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.748 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.279 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.002 |  25.951 |  -20.276 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         1.002
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.947
- Arrival Time                 27.717
= Slack Time                   46.230
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.230 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.231 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.725 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.498 |   71.728 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.484 |  25.982 |   72.212 | 
     | Delay_out1_reg[6]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.985 |   72.215 | 
     | Delay_out1_reg[6]/Q   |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.681 |  27.665 |   73.896 | 
     | Delay1_out1_reg[6]/SD |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.051 |  27.717 |   73.947 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.230 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.230 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.754 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |  -20.752 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |  -20.284 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.949 |  -20.281 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         1.010
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.941
- Arrival Time                 27.711
= Slack Time                   46.231
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.231 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.232 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.726 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.499 |   71.730 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.486 |  25.985 |   72.216 | 
     | Delay_out1_reg[7]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.220 | 
     | Delay_out1_reg[7]/Q   |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.721 |  27.710 |   73.941 | 
     | Delay1_out1_reg[7]/SD |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.711 |   73.941 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.231 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.231 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.755 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.752 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.282 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.952 |  -20.279 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         0.987
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.965
- Arrival Time                 27.734
= Slack Time                   46.231
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.231 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.232 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.726 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.499 |   71.730 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.486 |  25.985 |   72.216 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.220 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.674 |  27.663 |   73.894 | 
     | Delay_out1_reg[10]/D  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.071 |  27.734 |   73.965 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.231 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.231 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.755 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.752 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.282 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.952 |  -20.279 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[3]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         0.994
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.955
- Arrival Time                 27.722
= Slack Time                   46.233
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.233 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.234 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.728 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.498 |   71.731 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.484 |  25.982 |   72.215 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.985 |   72.218 | 
     | Delay1_out1_reg[3]/Q  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 1.707 |  27.693 |   73.926 | 
     | Delay1_out1_reg[3]/D  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 0.030 |  27.722 |   73.955 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.233 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.233 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.757 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |  -20.754 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |  -20.287 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.949 |  -20.284 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
- Setup                         0.989
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.960
- Arrival Time                 27.717
= Slack Time                   46.243
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.243 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.244 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.738 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.498 |   71.742 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.484 |  25.982 |   72.225 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.985 |   72.228 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.681 |  27.665 |   73.909 | 
     | Delay_out1_reg[6]/D  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.051 |  27.717 |   73.960 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.243 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.243 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.767 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.479 |  -20.765 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.468 |  25.946 |  -20.297 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.002 |  25.949 |  -20.295 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         0.996
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.955
- Arrival Time                 27.711
= Slack Time                   46.245
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.245 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.246 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.494 |  25.495 |   71.740 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.499 |   71.744 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.486 |  25.985 |   72.230 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.233 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.721 |  27.710 |   73.955 | 
     | Delay_out1_reg[7]/D  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.711 |   73.955 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.245 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.245 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.769 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.766 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.296 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.952 |  -20.293 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
- Setup                         0.992
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.964
- Arrival Time                 27.717
= Slack Time                   46.247
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.247 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.248 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.494 |  25.495 |   71.741 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.003 |  25.497 |   71.744 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5      | IN_5VX16    | 0.497 |  25.994 |   72.241 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5      | SDFFRQ_5VX1 | 0.002 |  25.997 |   72.244 | 
     | Delay1_out1_reg[10]/Q  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 1.708 |  27.705 |   73.951 | 
     | Delay1_out1_reg[10]/D  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 0.013 |  27.717 |   73.964 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.247 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.247 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.770 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.478 |  -20.769 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.476 |  25.955 |  -20.292 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.956 |  -20.290 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[9]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
- Setup                         0.986
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.971
- Arrival Time                 27.696
= Slack Time                   46.274
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.274 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.275 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.769 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.497 |   71.772 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5     | IN_5VX16    | 0.497 |  25.995 |   72.269 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  25.997 |   72.272 | 
     | Delay1_out1_reg[9]/Q  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 1.676 |  27.673 |   73.947 | 
     | Delay1_out1_reg[9]/D  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 0.024 |  27.696 |   73.971 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.274 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.274 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.798 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.478 |  -20.796 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.476 |  25.955 |  -20.320 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.956 |  -20.318 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[13]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.952
- Setup                         0.980
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.973
- Arrival Time                 27.693
= Slack Time                   46.279
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.279 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.280 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.494 |  25.495 |   71.774 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.499 |   71.778 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.486 |  25.985 |   72.264 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.989 |   72.268 | 
     | Delay1_out1_reg[13]/Q  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 1.636 |  27.626 |   73.905 | 
     | Delay1_out1_reg[13]/D  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 0.068 |  27.693 |   73.973 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.279 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.279 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.803 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.479 |  -20.800 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.470 |  25.949 |  -20.330 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.952 |  -20.327 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
- Setup                         0.990
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.967
- Arrival Time                 27.687
= Slack Time                   46.280
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.280 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.281 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.774 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.497 |   71.777 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5     | IN_5VX16    | 0.497 |  25.994 |   72.274 | 
     | Delay_out1_reg[15]/CN  |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  25.997 |   72.277 | 
     | Delay_out1_reg[15]/Q   |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.626 |  27.623 |   73.903 | 
     | Delay1_out1_reg[15]/SD |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.064 |  27.687 |   73.967 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.280 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.280 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.803 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.478 |  -20.802 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.476 |  25.955 |  -20.325 | 
     | Delay1_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.956 |  -20.323 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay_out1_reg[15]/CN 
Endpoint:   Delay_out1_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         0.976
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.980
- Arrival Time                 27.687
= Slack Time                   46.293
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.293 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.294 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.788 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.497 |   71.790 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5     | IN_5VX16    | 0.497 |  25.995 |   72.288 | 
     | Delay_out1_reg[15]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  25.997 |   72.290 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.626 |  27.623 |   73.916 | 
     | Delay_out1_reg[15]/D  |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.064 |  27.687 |   73.980 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.293 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.293 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.817 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.478 |  -20.815 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.476 |  25.955 |  -20.339 | 
     | Delay_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.957 |  -20.337 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[0]/CN 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
- Setup                         0.977
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.979
- Arrival Time                 27.662
= Slack Time                   46.317
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.317 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.318 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.494 |  25.495 |   71.812 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.497 |   71.815 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5     | IN_5VX16    | 0.497 |  25.994 |   72.312 | 
     | Delay1_out1_reg[0]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.002 |  25.996 |   72.314 | 
     | Delay1_out1_reg[0]/Q  |   v   | Delay1_out1[0] | SDFFRQ_5VX1 | 1.632 |  27.629 |   73.946 | 
     | Delay1_out1_reg[0]/D  |   v   | Delay1_out1[0] | SDFFRQ_5VX1 | 0.033 |  27.662 |   73.979 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.317 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.317 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.476 |  25.476 |  -20.841 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.478 |  -20.839 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.476 |  25.955 |  -20.363 | 
     | Delay1_out1_reg[0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.956 |  -20.361 | 
     +---------------------------------------------------------------------------------------+ 

