
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011217                       # Number of seconds simulated (Second)
simTicks                                  11216837000                       # Number of ticks simulated (Tick)
finalTick                                426194199000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.68                       # Real time elapsed on the host (Second)
hostTickRate                                570011714                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     783472                       # Number of bytes of host memory used (Byte)
simInsts                                     13380873                       # Number of instructions simulated (Count)
simOps                                       13451726                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   679981                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     683581                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         22433674                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.676548                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.596464                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        17599      0.89%      0.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        571140     29.00%     29.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       587217     29.82%     59.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     59.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       598150     30.37%     90.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       158508      8.05%     98.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        36654      1.86%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1969268                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         6704      2.85%      2.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        45826     19.50%     22.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        61896     26.34%     48.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     48.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        79102     33.66%     82.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        34024     14.48%     96.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7473      3.18%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        235025                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        10895      4.06%      4.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        40668     15.17%     19.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        90783     33.86%     53.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     53.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        81835     30.52%     83.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        39250     14.64%     98.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         4668      1.74%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       268099                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        10895      0.63%      0.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       525314     30.29%     30.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       525321     30.29%     61.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     61.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       519048     29.93%     91.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       124484      7.18%     98.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        29181      1.68%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1734243                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        10895      4.06%      4.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        40668     15.17%     19.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        90783     33.86%     53.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     53.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        81835     30.52%     83.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        39250     14.64%     98.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         4668      1.74%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       268099                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       374848     19.03%     19.03% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1002407     50.90%     69.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       571140     29.00%     98.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        20873      1.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1969268                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        34442     50.57%     50.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        33621     49.37%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           39      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        68102                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            615749                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       309966                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            268099                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           8899                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       234398                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         33701                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1969268                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               178835                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1220024                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.619532                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            9576                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           36654                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              20873                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            15781                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        17599      0.89%      0.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       571140     29.00%     29.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       587217     29.82%     59.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     59.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       598150     30.37%     90.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       158508      8.05%     98.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        36654      1.86%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1969268                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        17599      2.35%      2.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       563720     75.24%     77.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         7631      1.02%     78.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     78.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       106197     14.17%     92.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        22559      3.01%     95.79% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.79% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        31538      4.21%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        749244                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        90783     50.76%     50.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     50.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        53116     29.70%     80.46% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        34936     19.54%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       178835                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        90783     50.76%     50.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     50.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        53116     29.70%     80.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        34936     19.54%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       178835                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        36654                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        20873                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        15781                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         4000                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        41322                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               633043                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 633036                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             107722                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 525314                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              484646                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             40668                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             13380873                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               13451726                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.676548                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.596464                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        10895      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7115548     52.90%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        27990      0.21%     53.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     53.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         5445      0.04%     53.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        39752      0.30%     53.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         7245      0.05%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        11779      0.09%     53.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          889      0.01%     53.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          889      0.01%     53.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     53.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       106519      0.79%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         4155      0.03%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd        14538      0.11%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3552877     26.41%     81.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2306424     17.15%     98.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        88549      0.66%     98.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         7245      0.05%     98.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     98.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     98.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        48170      0.36%     99.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        11353      0.08%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad        10660      0.08%     99.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore         7104      0.05%     99.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        18309      0.14%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        55391      0.41%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     13451726                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        5594447                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5594447                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5594447                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5594447                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        39372                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           39372                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        39372                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          39372                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1194903500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1194903500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1194903500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1194903500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5633819                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5633819                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5633819                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5633819                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006989                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006989                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006989                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006989                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 30349.067865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 30349.067865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 30349.067865                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 30349.067865                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        27035                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             27035                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2756                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2756                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2756                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2756                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        36616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        36616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        36616                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        36616                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1011889500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1011889500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1011889500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1011889500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 27635.173148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 27635.173148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 27635.173148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 27635.173148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  36616                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3268826                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3268826                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        32403                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         32403                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    818137500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    818137500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3301229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3301229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009815                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009815                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 25248.819554                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 25248.819554                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           63                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        32340                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        32340                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    784415000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    784415000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.009796                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009796                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 24255.256648                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 24255.256648                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2325621                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2325621                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6969                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6969                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    376766000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    376766000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2332590                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2332590                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002988                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002988                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54063.136748                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54063.136748                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2693                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2693                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4276                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4276                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    227474500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    227474500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001833                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001833                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 53197.965388                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 53197.965388                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6769653                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              36616                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             184.882374                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          230                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          238                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           11304254                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          11304254                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       316358                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             7943263                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                64236                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              192983                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            4120903                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           2592993                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        4601634                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4601634                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4601634                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4601634                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       100699                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          100699                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       100699                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         100699                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1327289500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1327289500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1327289500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1327289500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4702333                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4702333                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4702333                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4702333                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.021415                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.021415                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.021415                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.021415                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13180.761477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13180.761477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13180.761477                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13180.761477                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       100691                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            100691                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       100699                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       100699                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       100699                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       100699                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1226589500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1226589500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1226589500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1226589500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.021415                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.021415                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.021415                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.021415                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12180.751547                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12180.751547                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12180.751547                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12180.751547                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 100691                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4601634                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4601634                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       100699                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        100699                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1327289500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1327289500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4702333                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4702333                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.021415                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.021415                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13180.761477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13180.761477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       100699                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       100699                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1226589500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1226589500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.021415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.021415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12180.751547                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12180.751547                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.770406                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             11996196                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             100691                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             119.138712                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.770406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          419                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9505366                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9505366                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 13380873                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   13451726                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 10895                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 100452                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  28736                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    129188                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                100452                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 28736                       # number of overall hits (Count)
system.l2.overallHits::total                   129188                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  247                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 7597                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7844                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 247                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                7597                       # number of overall misses (Count)
system.l2.overallMisses::total                   7844                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        20769000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       646876000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          667645000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       20769000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      646876000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         667645000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             100699                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              36333                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                137032                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            100699                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             36333                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               137032                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.002453                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.209094                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.057242                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.002453                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.209094                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.057242                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84085.020243                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85148.874556                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85115.374809                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84085.020243                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85148.874556                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85115.374809                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 3689                       # number of writebacks (Count)
system.l2.writebacks::total                      3689                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              247                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             7597                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                7844                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             247                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            7597                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               7844                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     18289000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    570906000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      589195000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     18289000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    570906000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     589195000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.002453                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.209094                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.057242                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.002453                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.209094                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.057242                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74044.534413                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75148.874556                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75114.099949                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74044.534413                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75148.874556                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75114.099949                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           8326                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          283                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             283                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          283                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           283                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          283                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          283                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      5370500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      5370500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18977.031802                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18977.031802                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          100452                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             100452                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           247                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              247                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     20769000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     20769000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       100699                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         100699                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.002453                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.002453                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84085.020243                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84085.020243                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          247                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          247                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     18289000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     18289000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.002453                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.002453                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74044.534413                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74044.534413                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1668                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1668                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2327                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2327                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    195358500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      195358500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3995                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3995                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.582478                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.582478                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83952.943704                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83952.943704                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2327                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2327                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    172088500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    172088500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.582478                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.582478                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73952.943704                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73952.943704                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          27068                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             27068                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         5270                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            5270                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    451517500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    451517500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        32338                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         32338                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.162966                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.162966                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85676.944972                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85676.944972                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         5270                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         5270                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    398817500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    398817500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.162966                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.162966                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75676.944972                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75676.944972                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       100691                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           100691                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       100691                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       100691                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        27035                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            27035                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        27035                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        27035                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9584223                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       8326                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1151.119745                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     432.405542                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       272.233611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3391.360847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.105568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.066463                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.827969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   87                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  915                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2238                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  854                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2205302                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2205302                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3690.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       248.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      7531.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001061296500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          214                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          214                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               21999                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3475                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7845                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3690                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7845                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3690                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     66                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7845                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3690                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    7725                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      54                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      36.336449                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.469430                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     22.575879                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               2      0.93%      0.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              6      2.80%      3.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            13      6.07%      9.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            30     14.02%     23.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            28     13.08%     36.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            23     10.75%     47.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            13      6.07%     53.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            11      5.14%     58.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            20      9.35%     68.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             8      3.74%     71.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             4      1.87%     73.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            10      4.67%     78.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            10      4.67%     83.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             5      2.34%     85.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             5      2.34%     87.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             3      1.40%     89.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             1      0.47%     89.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             5      2.34%     92.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             4      1.87%     93.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             1      0.47%     94.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             2      0.93%     95.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             3      1.40%     96.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             2      0.93%     97.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             2      0.93%     98.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107            1      0.47%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-115            1      0.47%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-123            1      0.47%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.238318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.207209                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.031990                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               85     39.72%     39.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      0.93%     40.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              118     55.14%     95.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                9      4.21%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  502080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               236160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              44761281.63402927                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              21054063.63665621                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   11216833000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     972417.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        15872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       481984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       236096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1415015.659048981499                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 42969689.227007575333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 21048357.928353600204                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          248                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         7597                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3690                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8095250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    258341000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 267597683750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32642.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34005.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  72519697.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        15872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       486208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         502080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       236160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       236160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          248                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         7597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3690                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3690                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1415016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       43346266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          44761282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1415016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1415016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     21054064                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         21054064                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     21054064                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1415016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      43346266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         65815345                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7779                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3689                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               120580000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              38895000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          266436250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15500.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34250.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2404                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1313                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            30.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           35.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         7752                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    94.687307                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    81.523405                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    83.717782                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5692     73.43%     73.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1764     22.76%     96.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          168      2.17%     98.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           50      0.64%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           27      0.35%     99.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           13      0.17%     99.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           21      0.27%     99.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      0.05%     99.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           13      0.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         7752                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            497856                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         236096                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               44.384705                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               21.048358                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               32.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        27624660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        14675265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       27903120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       7135740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 885081600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2991551520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1788204480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5742176385                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   511.924742                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4617193500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    374400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6225608000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        27738900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        14743575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       27660360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      12120840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 885081600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2564048670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2148066720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5679460665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   506.333529                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5559025250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    374400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5284533750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5518                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3690                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4191                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2327                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2327                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5518                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            283                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        23854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   23854                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       738240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   738240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8128                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8128    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8128                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            33072000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           42673750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          16009                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         7881                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             133038                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        30724                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       100691                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            14218                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3995                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3995                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         100699                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         32338                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           283                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          283                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       302090                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       109848                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 411938                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     12889024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4055552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16944576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            8326                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    236096                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            145641                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003138                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.055929                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  145184     99.69%     99.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     457      0.31%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              145641                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 426194199000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          265037000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         151050000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          54641000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        274622                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       137307                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             457                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         3323422                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        19110252                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.026131                       # Number of seconds simulated (Second)
simTicks                                  26131094000                       # Number of ticks simulated (Tick)
finalTick                                441108456000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     40.05                       # Real time elapsed on the host (Second)
hostTickRate                                652503155                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     785520                       # Number of bytes of host memory used (Byte)
simInsts                                     24203260                       # Number of instructions simulated (Count)
simOps                                       24274113                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   604364                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     606133                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         52262188                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.159304                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.463112                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        18348      0.44%      0.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1207176     28.85%     29.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1216548     29.08%     58.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1504      0.04%     58.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1291595     30.87%     89.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       406401      9.71%     98.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        42099      1.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        4183671                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         6704      1.61%      1.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        84332     20.22%     21.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        94454     22.65%     44.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          748      0.18%     44.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       168547     40.42%     85.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        52947     12.70%     97.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         9249      2.22%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        416981                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        11643      2.84%      2.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        46661     11.37%     14.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       119893     29.21%     43.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          521      0.13%     43.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       165070     40.22%     83.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        60348     14.70%     98.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         6274      1.53%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       410410                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        11643      0.31%      0.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1122845     29.81%     30.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1122093     29.79%     59.91% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          756      0.02%     59.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1123047     29.82%     89.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       353452      9.38%     99.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        32850      0.87%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3766686                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        11643      2.84%      2.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        46661     11.37%     14.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       119893     29.21%     43.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          521      0.13%     43.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       165070     40.22%     83.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        60348     14.70%     98.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         6274      1.53%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       410410                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       706689     16.89%     16.89% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2243571     53.63%     70.52% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1207176     28.85%     99.37% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        26235      0.63%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      4183671                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        54949     45.25%     45.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        66430     54.71%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           44      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       121423                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1309943                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       686812                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            410410                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          13771                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       343445                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         66965                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              4183671                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               279930                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2677397                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.639964                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           14652                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           43603                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              26235                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            17368                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        18348      0.44%      0.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1207176     28.85%     29.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1216548     29.08%     58.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1504      0.04%     58.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1291595     30.87%     89.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       406401      9.71%     98.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        42099      1.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      4183671                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        18348      1.22%      1.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1195846     79.39%     80.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        12397      0.82%     81.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1499      0.10%     81.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       216603     14.38%     95.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        24598      1.63%     97.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        36983      2.46%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1506274                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       119893     42.83%     42.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     42.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       104004     37.15%     79.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        56033     20.02%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       279930                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       119893     42.83%     42.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     42.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       104004     37.15%     79.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        56033     20.02%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       279930                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        43603                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        26235                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        17368                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         5211                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        50398                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1302384                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1302378                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             179534                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1122845                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1076184                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             46661                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             24203260                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               24274113                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.159304                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.463112                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        11644      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     13085444     53.91%     53.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        51165      0.21%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            6      0.00%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         5445      0.02%     54.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        39752      0.16%     54.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         7245      0.03%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        11779      0.05%     54.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          889      0.00%     54.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          889      0.00%     54.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     54.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       106519      0.44%     54.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         4155      0.02%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd        14538      0.06%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6311481     26.00%     80.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4367226     17.99%     98.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        88915      0.37%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         7611      0.03%     99.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        50733      0.21%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        13916      0.06%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad        10660      0.04%     99.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore         7104      0.03%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        18309      0.08%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        58686      0.24%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     24274113                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        9782895                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9782895                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9782895                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9782895                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       216018                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          216018                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       216018                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         216018                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10188732500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10188732500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10188732500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10188732500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9998913                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9998913                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9998913                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9998913                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.021604                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.021604                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.021604                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.021604                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47166.127360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47166.127360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47166.127360                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47166.127360                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       151708                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            151708                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3635                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3635                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3635                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3635                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       212383                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       212383                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       212383                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       212383                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9810844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9810844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9810844000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9810844000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.021241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.021241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.021241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.021241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46194.111581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46194.111581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46194.111581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46194.111581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 212383                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5426648                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5426648                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       175944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        175944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8142633000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8142633000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5602592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5602592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.031404                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.031404                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 46279.685582                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 46279.685582                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          834                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          834                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       175110                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       175110                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7949811500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7949811500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.031255                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.031255                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 45398.957798                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 45398.957798                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4356247                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4356247                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        40074                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        40074                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2046099500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2046099500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4396321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4396321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009115                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009115                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51058.030144                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51058.030144                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2801                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2801                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        37273                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        37273                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1861032500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1861032500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008478                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008478                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49929.774904                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49929.774904                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12391131                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             212895                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              58.203016                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          341                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          112                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           20210209                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          20210209                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       505687                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            14446179                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                64236                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              198053                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            7111030                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           4799725                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        9380439                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9380439                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9380439                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9380439                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       119891                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          119891                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       119891                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         119891                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1601680500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1601680500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1601680500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1601680500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9500330                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9500330                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9500330                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9500330                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.012620                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.012620                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.012620                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.012620                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13359.472354                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13359.472354                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13359.472354                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13359.472354                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       119883                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            119883                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       119891                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       119891                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       119891                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       119891                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1481788500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1481788500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1481788500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1481788500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.012620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.012620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.012620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.012620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12359.464013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12359.464013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12359.464013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12359.464013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 119883                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9380439                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9380439                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       119891                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        119891                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1601680500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1601680500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9500330                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9500330                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.012620                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.012620                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13359.472354                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13359.472354                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       119891                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       119891                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1481788500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1481788500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.012620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.012620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12359.464013                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12359.464013                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.901446                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             35056871                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             120395                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             291.182117                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.901446                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          430                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           19120552                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          19120552                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 24203260                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24274113                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 11644                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 119297                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 112937                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    232234                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                119297                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                112937                       # number of overall hits (Count)
system.l2.overallHits::total                   232234                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  594                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                99163                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   99757                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 594                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               99163                       # number of overall misses (Count)
system.l2.overallMisses::total                  99757                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        49306500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8289338000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8338644500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       49306500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8289338000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8338644500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             119891                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             212100                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                331991                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            119891                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            212100                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               331991                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.004955                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.467529                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.300481                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.004955                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.467529                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.300481                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83007.575758                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83593.053861                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83589.567649                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83007.575758                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83593.053861                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83589.567649                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                47577                       # number of writebacks (Count)
system.l2.writebacks::total                     47577                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              594                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            99163                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               99757                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             594                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           99163                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              99757                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     43356500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7297708000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7341064500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     43356500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7297708000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7341064500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.004955                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.467529                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.300481                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.004955                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.467529                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.300481                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72990.740741                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73593.053861                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73589.467406                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72990.740741                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73593.053861                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73589.467406                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         100607                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           25                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             25                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          283                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             283                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          283                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           283                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          283                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          283                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      5370500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      5370500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18977.031802                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18977.031802                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          119297                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             119297                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           594                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              594                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     49306500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     49306500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       119891                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         119891                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.004955                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.004955                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83007.575758                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83007.575758                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          594                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          594                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     43356500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     43356500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.004955                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.004955                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72990.740741                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72990.740741                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20377                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20377                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            16615                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               16615                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1578164000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1578164000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          36992                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             36992                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.449151                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.449151                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 94984.291303                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94984.291303                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        16615                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           16615                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1412014000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1412014000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.449151                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.449151                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 84984.291303                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84984.291303                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          92560                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             92560                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        82548                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           82548                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6711174000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6711174000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       175108                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        175108                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.471412                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.471412                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81300.261666                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81300.261666                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        82548                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        82548                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5885694000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5885694000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.471412                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.471412                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71300.261666                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71300.261666                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       119883                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           119883                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       119883                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       119883                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       151708                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           151708                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       151708                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       151708                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10531316                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     104703                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     100.582753                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     223.504536                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       140.144752                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3732.350712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.054567                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.034215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.911218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  193                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  331                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2423                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1143                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    5416927                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   5416927                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     47578.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       595.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     98814.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001780932500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2797                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2797                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              249198                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              44842                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       99758                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      47578                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     99758                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    47578                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    349                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 99758                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                47578                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   94164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5243                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2797                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.538434                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.601540                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     84.387690                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2769     99.00%     99.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.11%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.18%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            4      0.14%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            4      0.14%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            5      0.18%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.07%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2797                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2797                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.007508                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.975211                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.052085                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1416     50.63%     50.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               64      2.29%     52.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1198     42.83%     95.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              118      4.22%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2797                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   22336                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6384512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3044992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              244326242.13896286                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              116527536.12229170                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   26131087000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     177357.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        38080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6324096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3044480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1457267.728630113881                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 242014207.288833737373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 116507942.606612637639                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          595                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        99163                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        47578                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     18931750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3212635750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 626864999250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31818.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32397.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  13175522.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        38080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6346432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6384512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        38080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        38080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3044992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3044992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          595                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        99163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           99758                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        47578                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          47578                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1457268                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      242868974                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         244326242                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1457268                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1457268                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    116527536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        116527536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    116527536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1457268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     242868974                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        360853778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                99409                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               47570                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1367648750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             497045000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3231567500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13757.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32507.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               57567                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              11317                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        78091                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   120.449424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.460907                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   133.731595                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        51154     65.51%     65.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18876     24.17%     89.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5545      7.10%     96.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          969      1.24%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          285      0.36%     98.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          105      0.13%     98.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           95      0.12%     98.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           75      0.10%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          987      1.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        78091                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6362176                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3044480                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              243.471475                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              116.507943                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.91                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               46.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       284621820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       151268700                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      356607300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     124888500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2062731840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8572671180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2815388640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   14368177980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   549.849845                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7235211250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    872560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18023687250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       272997900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       145086645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      353194380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     123426900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2062731840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   8209635330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3120962880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14288035875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   546.782920                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8035459000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    872560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17224197000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               83143                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         47578                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             52221                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16615                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             16615                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          83143                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            283                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       299598                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  299598                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9429504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9429504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             100041                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   100041    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               100041                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           421619000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          537116750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         199840                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        99799                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             295000                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       199285                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       119883                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           113705                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             36992                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            36992                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         119891                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        175108                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           283                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          283                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       359666                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       637149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 996815                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     15345600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23283712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                38629312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          100607                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3044928                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            432881                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001924                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.043825                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  432048     99.81%     99.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     833      0.19%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              432881                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 441108456000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          603861000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         179838000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         318291500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        664540                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       332266                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             833                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          833                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        17051211                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        35210977                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
