/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [17:0] _01_;
  reg [9:0] _02_;
  reg [5:0] _03_;
  reg [12:0] _04_;
  reg [2:0] _05_;
  reg [18:0] _06_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [36:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [22:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire [17:0] celloutsig_0_67z;
  wire [8:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_17z & celloutsig_0_25z);
  assign celloutsig_0_41z = ~(celloutsig_0_1z[3] & celloutsig_0_37z[1]);
  assign celloutsig_0_44z = ~(celloutsig_0_14z[3] & in_data[52]);
  assign celloutsig_0_48z = ~(celloutsig_0_39z & celloutsig_0_11z);
  assign celloutsig_1_19z = ~(celloutsig_1_7z[5] & celloutsig_1_18z);
  assign celloutsig_0_23z = ~(celloutsig_0_7z & celloutsig_0_17z);
  assign celloutsig_0_25z = ~(celloutsig_0_21z[9] & celloutsig_0_6z);
  assign celloutsig_0_9z = celloutsig_0_4z | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_0z = in_data[71] ^ in_data[2];
  assign celloutsig_0_39z = celloutsig_0_1z[0] ^ celloutsig_0_23z;
  assign celloutsig_1_5z = celloutsig_1_4z[1] ^ celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_5z ^ celloutsig_1_1z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 18'h00000;
    else _01_ <= { celloutsig_0_16z[4:0], celloutsig_0_43z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_30z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_35z[2:1], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_17z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_22z[3:0], celloutsig_0_52z, celloutsig_0_47z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 13'h0000;
    else _04_ <= { celloutsig_0_49z[7:2], celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 3'h0;
    else _05_ <= in_data[109:107];
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 19'h00000;
    else _06_ <= { in_data[186:185], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_34z = in_data[49:37] / { 1'h1, in_data[84:73] };
  assign celloutsig_0_43z = { celloutsig_0_28z[9:7], celloutsig_0_36z, celloutsig_0_11z } / { 1'h1, celloutsig_0_26z[5:0] };
  assign celloutsig_1_3z = { in_data[157:150], celloutsig_1_2z, celloutsig_1_1z } / { 4'hf, celloutsig_1_2z, 5'h1f };
  assign celloutsig_1_4z = in_data[129:124] / 6'h3f;
  assign celloutsig_1_10z = { in_data[155], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[6:3] };
  assign celloutsig_1_16z = { celloutsig_1_15z[4:0], celloutsig_1_15z } / { 1'h1, _06_[16:8], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z } / { 1'h1, celloutsig_0_1z[4], celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_1z[4:0], celloutsig_0_12z } / { 1'h1, _00_[3:0], celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_19z, celloutsig_0_12z, _00_, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z } / { 1'h1, celloutsig_0_15z[31:10] };
  assign celloutsig_0_28z = { celloutsig_0_10z[8:0], celloutsig_0_23z } / { 1'h1, celloutsig_0_21z[14:6] };
  assign celloutsig_0_31z = { _00_[0], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_16z } >= { celloutsig_0_15z[19:5], celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[72:64], celloutsig_0_0z } >= in_data[43:34];
  assign celloutsig_0_2z = { celloutsig_0_1z[4:3], celloutsig_0_1z } >= in_data[81:73];
  assign celloutsig_0_52z = celloutsig_0_28z[9:4] && { _00_[6:2], celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_1z[5:0] && celloutsig_0_1z[6:1];
  assign celloutsig_0_11z = { celloutsig_0_10z[4:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z } && { celloutsig_0_1z[5:1], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_10z[9:2], celloutsig_0_9z } && { celloutsig_0_10z[9:4], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_10z[9:2], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z } && { in_data[44:42], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_37z = celloutsig_0_20z[5:3] % { 1'h1, celloutsig_0_15z[0], celloutsig_0_12z };
  assign celloutsig_0_67z = { celloutsig_0_28z[8:0], celloutsig_0_1z, celloutsig_0_47z, celloutsig_0_6z } % { 1'h1, _01_[14:0], celloutsig_0_66z, celloutsig_0_48z };
  assign celloutsig_1_15z = { celloutsig_1_7z[2:0], _05_ } % { 1'h1, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_7z, _00_, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z, celloutsig_0_7z, _00_ };
  assign celloutsig_0_13z = _00_[4:1] % { 1'h1, _00_[6:4] };
  assign celloutsig_0_66z = { celloutsig_0_43z[5:0], _04_, celloutsig_0_30z } != { celloutsig_0_26z[9:3], celloutsig_0_6z, celloutsig_0_37z, celloutsig_0_42z, celloutsig_0_19z, _03_, celloutsig_0_24z };
  assign celloutsig_1_18z = celloutsig_1_3z != celloutsig_1_16z[9:0];
  assign celloutsig_0_19z = celloutsig_0_10z[9:0] != { celloutsig_0_13z[2:1], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_21z[17:12], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_14z } != { celloutsig_0_26z[3], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_0_49z = { celloutsig_0_44z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_41z, celloutsig_0_19z, celloutsig_0_32z } >> { celloutsig_0_34z[12], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_68z = { celloutsig_0_28z[4:3], celloutsig_0_66z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_54z } >> _02_[8:0];
  assign celloutsig_0_16z = { celloutsig_0_14z[4:0], celloutsig_0_2z, celloutsig_0_0z } >> { _00_[7:5], celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_14z } >> { in_data[57:50], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_13z[2:0], celloutsig_0_4z, celloutsig_0_4z } >> { celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_15z[30:24], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_4z } >> { celloutsig_0_16z[3], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_35z = celloutsig_0_20z[9:5] <<< celloutsig_0_20z[4:0];
  assign celloutsig_0_36z = celloutsig_0_10z[9:7] <<< { celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_0_1z = in_data[71:65] <<< in_data[64:58];
  assign celloutsig_0_54z = _01_[5:2] - { _02_[9], celloutsig_0_8z };
  assign celloutsig_1_7z = { 4'hf, celloutsig_1_2z, celloutsig_1_5z } - celloutsig_1_4z;
  assign celloutsig_0_15z = { in_data[60:40], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z } - { _00_[5:0], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_1z, _00_, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_1z[5:2], celloutsig_0_22z, celloutsig_0_23z } ~^ { celloutsig_0_20z[9:4], celloutsig_0_13z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_0z) | _00_[7]);
  assign celloutsig_1_2z = ~((in_data[141] & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_13z[0] & celloutsig_0_14z[3]) | _00_[4]);
  assign celloutsig_0_24z = ~((celloutsig_0_22z[0] & celloutsig_0_7z) | celloutsig_0_4z);
  assign celloutsig_0_42z = ~((celloutsig_0_28z[7] & celloutsig_0_15z[25]) | (celloutsig_0_30z & celloutsig_0_32z));
  assign celloutsig_0_47z = ~((celloutsig_0_0z & celloutsig_0_31z) | (in_data[8] & celloutsig_0_22z[0]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z & _00_[1]) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_1_1z = ~in_data[116];
  assign { out_data[128], out_data[96], out_data[49:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
