# RISC-V-SoC-Tapeout-Program
This repository documents my week-by-week progress in the VSD SoC Tapeout Program â€” Indiaâ€™s largest open-source RISC-V tapeout initiative.

ğŸ *Welcome to My SoC Tapeout Journey (VSD)*

ğŸ’¡ **Program Goal**:

Learn how to design a System-on-Chip (SoC) from scratch â€” taking it from RTL design all the way to GDSII (final layout) â€” using a fully open-source ASIC flow.

ğŸ“š About the Program

This hands-on program is part of a nationwide effort to build India's semiconductor ecosystem, empowering 3500+ participants to create working silicon chips using:

Open-Source EDA Tools

RISC-V Architecture

Collaborative Design Methodology

Through this journey, I will:

Understand the RTL-to-GDSII flow step by step.

Learn and practice with industry-standard PDKs and toolchains.

Gain hands-on experience with RTL design, synthesis, floorplanning, placement & routing, and final tapeout preparation.

ğŸ–¥ï¸ System Setup
Component	Specification
OS	Ubuntu 20.04 LTS (Dual Boot)
CPU	4 vCPU
RAM	6 GB
Storage	50+ GB
GitHub Repo	Used to document weekly tasks, code, and screenshots
ğŸ› ï¸ Tools Used
Tool	Purpose
Yosys	RTL Synthesis
Icarus Verilog	Simulation
GTKWave	Waveform Viewing
Ngspice	SPICE Simulation
Magic	Layout & DRC
OpenLANE	Full RTL-to-GDSII Flow
Docker	Containerized Environment for OpenLANE

ğŸ“¸ Screenshots of tool installations and test results will be included in this repo as proof of setup and successful execution.

ğŸš€ Goals of This Repository

Document weekly tasks and progress.

Maintain installation guides, tool outputs, and learnings.

Share my experience for other students who want to replicate the setup.

Build a portfolio of work that demonstrates my capability in VLSI and SoC design.
