##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockPwmPiezo
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UartDebug_IntClock
		4.4::Critical Path Report for UartXbee_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ClockPwmPiezo:R vs. ClockPwmPiezo:R)
		5.2::Critical Path Report for (UartDebug_IntClock:R vs. UartDebug_IntClock:R)
		5.3::Critical Path Report for (UartXbee_IntClock:R vs. UartXbee_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. ClockPwmPiezo:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UartDebug_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UartXbee_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: AdcSar_theACLK      | N/A                   | Target: 1.85 MHz   | 
Clock: ClockBlock/aclk_0   | N/A                   | Target: 1.71 MHz   | 
Clock: ClockBlock/clk_bus  | N/A                   | Target: 24.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 24.00 MHz  | 
Clock: ClockBlock/dclk_1   | N/A                   | Target: 0.46 MHz   | 
Clock: ClockBlock/dclk_2   | N/A                   | Target: 0.08 MHz   | 
Clock: ClockPwmPiezo       | Frequency: 42.92 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK           | Frequency: 33.11 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL              | N/A                   | Target: 24.00 MHz  | 
Clock: UartDebug_IntClock  | Frequency: 33.11 MHz  | Target: 0.46 MHz   | 
Clock: UartXbee_IntClock   | Frequency: 35.58 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockPwmPiezo       ClockPwmPiezo       41666.7          18369       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           ClockPwmPiezo       41666.7          33241       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           CyBUS_CLK           41666.7          18402       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UartDebug_IntClock  41666.7          11469       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UartXbee_IntClock   41666.7          13559       N/A              N/A         N/A              N/A         N/A              N/A         
UartDebug_IntClock  UartDebug_IntClock  2.16667e+006     2143446     N/A              N/A         N/A              N/A         N/A              N/A         
UartXbee_IntClock   UartXbee_IntClock   1.30417e+007     13018867    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase      
---------------------  ------------  --------------------  
PinPwmMotor(0)_PAD     24602         CyBUS_CLK:R           
PinPwmPiezo(0)_PAD     26625         ClockPwmPiezo:R       
PinUartDebugTx(0)_PAD  32078         UartDebug_IntClock:R  
PinUartXbeeTx(0)_PAD   31561         UartXbee_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockPwmPiezo
*******************************************
Clock: ClockPwmPiezo
Frequency: 42.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18369p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -5090
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18208
-------------------------------------   ----- 
End-of-path arrival time (ps)           18208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3218   8498  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18208  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18208  18369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 33.11 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartDebugRx(0)/fb
Path End       : \UartDebug:BUART:pollcount_0\/main_3
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UartDebug_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26688
-------------------------------------   ----- 
End-of-path arrival time (ps)           26688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartDebugRx(0)/clock                                     iocell11            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PinUartDebugRx(0)/fb                  iocell11     18300  18300  11469  RISE       1
\UartDebug:BUART:pollcount_0\/main_3  macrocell20   8388  26688  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UartDebug_IntClock
************************************************
Clock: UartDebug_IntClock
Frequency: 33.11 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartDebugRx(0)/fb
Path End       : \UartDebug:BUART:pollcount_0\/main_3
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UartDebug_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26688
-------------------------------------   ----- 
End-of-path arrival time (ps)           26688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartDebugRx(0)/clock                                     iocell11            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PinUartDebugRx(0)/fb                  iocell11     18300  18300  11469  RISE       1
\UartDebug:BUART:pollcount_0\/main_3  macrocell20   8388  26688  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UartXbee_IntClock
***********************************************
Clock: UartXbee_IntClock
Frequency: 35.58 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartXbeeRx(0)/fb
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UartXbee_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24598
-------------------------------------   ----- 
End-of-path arrival time (ps)           24598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartXbeeRx(0)/clock                                      iocell13            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
PinUartXbeeRx(0)/fb  iocell13     18659  18659  13559  RISE       1
MODIN2_0/main_0      macrocell1    5939  24598  13559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ClockPwmPiezo:R vs. ClockPwmPiezo:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18369p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -5090
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18208
-------------------------------------   ----- 
End-of-path arrival time (ps)           18208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3218   8498  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18208  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18208  18369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (UartDebug_IntClock:R vs. UartDebug_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_bitclk\/q
Path End       : \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_bitclk\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_bitclk\/q                       macrocell34     1250   1250  2143446  RISE       1
\UartDebug:BUART:counter_load_not\/main_3           macrocell19     4791   6041  2143446  RISE       1
\UartDebug:BUART:counter_load_not\/q                macrocell19     3350   9391  2143446  RISE       1
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2309  11701  2143446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


5.3::Critical Path Report for (UartXbee_IntClock:R vs. UartXbee_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_2\/q
Path End       : \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                         -11520
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_2\/q                      macrocell59      1250   1250  13018867  RISE       1
\UartXbee:BUART:counter_load_not\/main_2           macrocell42      4361   5611  13018867  RISE       1
\UartXbee:BUART:counter_load_not\/q                macrocell42      3350   8961  13018867  RISE       1
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2319  11280  13018867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. ClockPwmPiezo:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_64/main_0
Capture Clock  : Net_64/clock_0
Path slack     : 33241p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  33241  RISE       1
Net_64/main_0                                          macrocell6     2336   4916  33241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_64/clock_0                                             macrocell6          0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UartDebug_IntClock:R)
********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartDebugRx(0)/fb
Path End       : \UartDebug:BUART:pollcount_0\/main_3
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UartDebug_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26688
-------------------------------------   ----- 
End-of-path arrival time (ps)           26688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartDebugRx(0)/clock                                     iocell11            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PinUartDebugRx(0)/fb                  iocell11     18300  18300  11469  RISE       1
\UartDebug:BUART:pollcount_0\/main_3  macrocell20   8388  26688  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UartXbee_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartXbeeRx(0)/fb
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UartXbee_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24598
-------------------------------------   ----- 
End-of-path arrival time (ps)           24598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartXbeeRx(0)/clock                                      iocell13            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
PinUartXbeeRx(0)/fb  iocell13     18659  18659  13559  RISE       1
MODIN2_0/main_0      macrocell1    5939  24598  13559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18175
-------------------------------------   ----- 
End-of-path arrival time (ps)           18175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3185   8465  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18175  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18175  18402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartDebugRx(0)/fb
Path End       : \UartDebug:BUART:pollcount_0\/main_3
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UartDebug_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26688
-------------------------------------   ----- 
End-of-path arrival time (ps)           26688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartDebugRx(0)/clock                                     iocell11            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PinUartDebugRx(0)/fb                  iocell11     18300  18300  11469  RISE       1
\UartDebug:BUART:pollcount_0\/main_3  macrocell20   8388  26688  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartDebugRx(0)/fb
Path End       : \UartDebug:BUART:pollcount_1\/main_4
Capture Clock  : \UartDebug:BUART:pollcount_1\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UartDebug_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26688
-------------------------------------   ----- 
End-of-path arrival time (ps)           26688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartDebugRx(0)/clock                                     iocell11            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PinUartDebugRx(0)/fb                  iocell11     18300  18300  11469  RISE       1
\UartDebug:BUART:pollcount_1\/main_4  macrocell21   8388  26688  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartDebugRx(0)/fb
Path End       : \UartDebug:BUART:rx_state_2\/main_8
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 11473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UartDebug_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26683
-------------------------------------   ----- 
End-of-path arrival time (ps)           26683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartDebugRx(0)/clock                                     iocell11            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PinUartDebugRx(0)/fb                 iocell11     18300  18300  11469  RISE       1
\UartDebug:BUART:rx_state_2\/main_8  macrocell28   8383  26683  11473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartDebugRx(0)/fb
Path End       : \UartDebug:BUART:rx_last\/main_0
Capture Clock  : \UartDebug:BUART:rx_last\/clock_0
Path slack     : 11492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UartDebug_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26664
-------------------------------------   ----- 
End-of-path arrival time (ps)           26664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartDebugRx(0)/clock                                     iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
PinUartDebugRx(0)/fb              iocell11     18300  18300  11469  RISE       1
\UartDebug:BUART:rx_last\/main_0  macrocell25   8364  26664  11492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_last\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartXbeeRx(0)/fb
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UartXbee_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24598
-------------------------------------   ----- 
End-of-path arrival time (ps)           24598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartXbeeRx(0)/clock                                      iocell13            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
PinUartXbeeRx(0)/fb  iocell13     18659  18659  13559  RISE       1
MODIN2_0/main_0      macrocell1    5939  24598  13559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartXbeeRx(0)/fb
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UartXbee_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24598
-------------------------------------   ----- 
End-of-path arrival time (ps)           24598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartXbeeRx(0)/clock                                      iocell13            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
PinUartXbeeRx(0)/fb  iocell13     18659  18659  13559  RISE       1
MODIN2_1/main_0      macrocell2    5939  24598  13559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartXbeeRx(0)/fb
Path End       : \UartXbee:BUART:rx_last\/main_0
Capture Clock  : \UartXbee:BUART:rx_last\/clock_0
Path slack     : 13570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UartXbee_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           24586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartXbeeRx(0)/clock                                      iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PinUartXbeeRx(0)/fb              iocell13     18659  18659  13559  RISE       1
\UartXbee:BUART:rx_last\/main_0  macrocell46   5927  24586  13570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_last\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PinUartXbeeRx(0)/fb
Path End       : \UartXbee:BUART:rx_state_2\/main_0
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UartXbee_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24243
-------------------------------------   ----- 
End-of-path arrival time (ps)           24243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PinUartXbeeRx(0)/clock                                      iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PinUartXbeeRx(0)/fb                 iocell13     18659  18659  13559  RISE       1
\UartXbee:BUART:rx_state_2\/main_0  macrocell49   5584  24243  13913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18369p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -5090
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18208
-------------------------------------   ----- 
End-of-path arrival time (ps)           18208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3218   8498  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18208  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18208  18369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18175
-------------------------------------   ----- 
End-of-path arrival time (ps)           18175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3185   8465  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18175  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18175  18402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \TimerMainTick:TimerUDB:nrstSts:stsreg\/status_0
Capture Clock  : \TimerMainTick:TimerUDB:nrstSts:stsreg\/clock
Path slack     : 19994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20103
-------------------------------------   ----- 
End-of-path arrival time (ps)           20103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/z0_comb   datapathcell5   3850   3850  19994  RISE       1
\TimerMainTick:TimerUDB:status_tc\/main_1         macrocell18     6609  10459  19994  RISE       1
\TimerMainTick:TimerUDB:status_tc\/q              macrocell18     3350  13809  19994  RISE       1
\TimerMainTick:TimerUDB:nrstSts:stsreg\/status_0  statusicell3    6294  20103  19994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:nrstSts:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 20228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  20228  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/cs_addr_1             datapathcell5   7339   9919  20228  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 20900p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9246
-------------------------------------   ---- 
End-of-path arrival time (ps)           9246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3966   9246  20900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 21649p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)    41667
- Setup time                                               -11520
--------------------------------------------------------   ------ 
End-of-path required time (ps)                              30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8498
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3218   8498  21649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 21682p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3185   8465  21682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22566p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)    41667
- Setup time                                               -11520
--------------------------------------------------------   ------ 
End-of-path required time (ps)                              30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2300   7580  22566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 23063p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell5   3850   3850  19994  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell5   3234   7084  23063  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:final_kill_reg\/q
Path End       : \PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 24426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15670
-------------------------------------   ----- 
End-of-path arrival time (ps)           15670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:final_kill_reg\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:final_kill_reg\/q                 macrocell13    1250   1250  24426  RISE       1
\PwmPiezo:PWMUDB:status_5\/main_0                  macrocell17    2902   4152  24426  RISE       1
\PwmPiezo:PWMUDB:status_5\/q                       macrocell17    3350   7502  24426  RISE       1
\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell2   8168  15670  24426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:runmode_enable\/q
Path End       : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 25706p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)    41667
- Setup time                                               -11520
--------------------------------------------------------   ------ 
End-of-path required time (ps)                              30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:runmode_enable\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  22426  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3191   4441  25706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:runmode_enable\/q
Path End       : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26344p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:runmode_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:runmode_enable\/q         macrocell10     1250   1250  23065  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2553   3803  26344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:runmode_enable\/q
Path End       : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:runmode_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:runmode_enable\/q         macrocell10     1250   1250  23065  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2552   3802  26345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:runmode_enable\/q
Path End       : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26601p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)    41667
- Setup time                                               -11520
--------------------------------------------------------   ------ 
End-of-path required time (ps)                              30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:runmode_enable\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  22426  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2295   3545  26601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_123/main_1
Capture Clock  : Net_123/clock_0
Path slack     : 26793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11364
-------------------------------------   ----- 
End-of-path arrival time (ps)           11364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell5   3850   3850  19994  RISE       1
Net_123/main_1                                   macrocell3      7514  11364  26793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_123/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:final_kill_reg\/q
Path End       : \PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 28296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:final_kill_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:final_kill_reg\/q                 macrocell8     1250   1250  28296  RISE       1
\PwmMotor:PWMUDB:status_5\/main_0                  macrocell12    3600   4850  28296  RISE       1
\PwmMotor:PWMUDB:status_5\/q                       macrocell12    3350   8200  28296  RISE       1
\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell1   3601  11801  28296  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_64/main_1
Capture Clock  : Net_64/clock_0
Path slack     : 28685p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  28685  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  28685  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  28685  RISE       1
Net_64/main_1                             macrocell6      2292   9472  28685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_64/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PwmPiezo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PwmPiezo:PWMUDB:prevCompare1\/clock_0
Path slack     : 28685p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  28685  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  28685  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  28685  RISE       1
\PwmPiezo:PWMUDB:prevCompare1\/main_0     macrocell14     2292   9472  28685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:prevCompare1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PwmPiezo:PWMUDB:status_0\/main_0
Capture Clock  : \PwmPiezo:PWMUDB:status_0\/clock_0
Path slack     : 28685p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  28685  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  28685  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  28685  RISE       1
\PwmPiezo:PWMUDB:status_0\/main_0         macrocell16     2292   9472  28685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:status_0\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_43/main_1
Capture Clock  : Net_43/clock_0
Path slack     : 28747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9410
-------------------------------------   ---- 
End-of-path arrival time (ps)           9410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  28747  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  28747  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  28747  RISE       1
Net_43/main_1                             macrocell5      2230   9410  28747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                              macrocell5          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PwmMotor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PwmMotor:PWMUDB:prevCompare1\/clock_0
Path slack     : 28747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9410
-------------------------------------   ---- 
End-of-path arrival time (ps)           9410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  28747  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  28747  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  28747  RISE       1
\PwmMotor:PWMUDB:prevCompare1\/main_0     macrocell9      2230   9410  28747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:prevCompare1\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PwmMotor:PWMUDB:status_0\/main_0
Capture Clock  : \PwmMotor:PWMUDB:status_0\/clock_0
Path slack     : 28747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9410
-------------------------------------   ---- 
End-of-path arrival time (ps)           9410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  28747  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  28747  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  28747  RISE       1
\PwmMotor:PWMUDB:status_0\/main_0         macrocell11     2230   9410  28747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:status_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_64/main_2
Capture Clock  : Net_64/clock_0
Path slack     : 29367p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   3540   3540  29367  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   3540  29367  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2960   6500  29367  RISE       1
Net_64/main_2                             macrocell6      2290   8790  29367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_64/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PwmPiezo:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PwmPiezo:PWMUDB:prevCompare1\/clock_0
Path slack     : 29367p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   3540   3540  29367  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   3540  29367  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2960   6500  29367  RISE       1
\PwmPiezo:PWMUDB:prevCompare1\/main_1     macrocell14     2290   8790  29367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:prevCompare1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PwmPiezo:PWMUDB:status_0\/main_1
Capture Clock  : \PwmPiezo:PWMUDB:status_0\/clock_0
Path slack     : 29367p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   3540   3540  29367  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   3540  29367  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2960   6500  29367  RISE       1
\PwmPiezo:PWMUDB:status_0\/main_1         macrocell16     2290   8790  29367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:status_0\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 30328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell1   2320   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell2      0   2320  18402  RISE       1
\PwmMotor:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell2   2960   5280  18402  RISE       1
\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell1    4489   9769  30328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : Net_123/clk_en
Capture Clock  : Net_123/clock_0
Path slack     : 30944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8622
-------------------------------------   ---- 
End-of-path arrival time (ps)           8622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out  synccell      1480   1480  30944  RISE       1
Net_123/clk_en           macrocell3    7142   8622  30944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_123/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_123/main_0
Capture Clock  : Net_123/clock_0
Path slack     : 32060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  20228  RISE       1
Net_123/main_0                                                macrocell3     3516   6096  32060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_123/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 32522p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell3   2320   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell4      0   2320  18369  RISE       1
\PwmPiezo:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell4   2960   5280  18369  RISE       1
\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell2    2294   7574  32522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_64/main_0
Capture Clock  : Net_64/clock_0
Path slack     : 33241p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  33241  RISE       1
Net_64/main_0                                          macrocell6     2336   4916  33241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_64/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PwmPiezo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PwmPiezo:PWMUDB:runmode_enable\/clock_0
Path slack     : 33241p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  33241  RISE       1
\PwmPiezo:PWMUDB:runmode_enable\/main_0                macrocell15    2336   4916  33241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:runmode_enable\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_43/main_0
Capture Clock  : Net_43/clock_0
Path slack     : 33304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  33304  RISE       1
Net_43/main_0                                          macrocell5     2273   4853  33304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                              macrocell5          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PwmMotor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PwmMotor:PWMUDB:runmode_enable\/clock_0
Path slack     : 33304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  33304  RISE       1
\PwmMotor:PWMUDB:runmode_enable\/main_0                macrocell10    2273   4853  33304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:runmode_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:prevCompare1\/q
Path End       : \PwmPiezo:PWMUDB:status_0\/main_2
Capture Clock  : \PwmPiezo:PWMUDB:status_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:prevCompare1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  34612  RISE       1
\PwmPiezo:PWMUDB:status_0\/main_2  macrocell16   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:status_0\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:prevCompare1\/q
Path End       : \PwmMotor:PWMUDB:status_0\/main_1
Capture Clock  : \PwmMotor:PWMUDB:status_0\/clock_0
Path slack     : 34673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:prevCompare1\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:prevCompare1\/q   macrocell9    1250   1250  34673  RISE       1
\PwmMotor:PWMUDB:status_0\/main_1  macrocell11   2234   3484  34673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:status_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \TimerMainTick:TimerUDB:nrstSts:stsreg\/clk_en
Capture Clock  : \TimerMainTick:TimerUDB:nrstSts:stsreg\/clock
Path slack     : 34840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                         synccell       1480   1480  30944  RISE       1
\TimerMainTick:TimerUDB:nrstSts:stsreg\/clk_en  statusicell3   3246   4726  34840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:nrstSts:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 34840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                         synccell        1480   1480  30944  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell5   3246   4726  34840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerMainTick:TimerUDB:sT8:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmPiezo:PWMUDB:status_0\/q
Path End       : \PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 36523p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockPwmPiezo:R#1 vs. ClockPwmPiezo:R#2)   41667
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:status_0\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmPiezo:PWMUDB:status_0\/q                       macrocell16    1250   1250  36523  RISE       1
\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell2   2323   3573  36523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PwmMotor:PWMUDB:status_0\/q
Path End       : \PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 36606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:status_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PwmMotor:PWMUDB:status_0\/q                       macrocell11    1250   1250  36606  RISE       1
\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell1   2241   3491  36606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_bitclk\/q
Path End       : \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_bitclk\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_bitclk\/q                       macrocell34     1250   1250  2143446  RISE       1
\UartDebug:BUART:counter_load_not\/main_3           macrocell19     4791   6041  2143446  RISE       1
\UartDebug:BUART:counter_load_not\/q                macrocell19     3350   9391  2143446  RISE       1
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2309  11701  2143446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UartDebug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UartDebug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2146697p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13679
-------------------------------------   ----- 
End-of-path arrival time (ps)           13679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  2146697  RISE       1
\UartDebug:BUART:tx_bitclk_enable_pre\/main_0      macrocell35     2325   8005  2146697  RISE       1
\UartDebug:BUART:tx_bitclk_enable_pre\/q           macrocell35     3350  11355  2146697  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2324  13679  2146697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UartDebug:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148304p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14143
-------------------------------------   ----- 
End-of-path arrival time (ps)           14143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q            macrocell27   1250   1250  2148304  RISE       1
\UartDebug:BUART:rx_counter_load\/main_1  macrocell24   5866   7116  2148304  RISE       1
\UartDebug:BUART:rx_counter_load\/q       macrocell24   3350  10466  2148304  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/load   count7cell    3677  14143  2148304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UartDebug:BUART:sTX:TxSts\/status_0
Capture Clock  : \UartDebug:BUART:sTX:TxSts\/clock
Path slack     : 2149773p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15324
-------------------------------------   ----- 
End-of-path arrival time (ps)           15324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  2149773  RISE       1
\UartDebug:BUART:tx_status_0\/main_2                 macrocell39     4398   9678  2149773  RISE       1
\UartDebug:BUART:tx_status_0\/q                      macrocell39     3350  13028  2149773  RISE       1
\UartDebug:BUART:sTX:TxSts\/status_0                 statusicell5    2296  15324  2149773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_load_fifo\/q
Path End       : \UartDebug:BUART:sRX:RxSts\/status_4
Capture Clock  : \UartDebug:BUART:sRX:RxSts\/clock
Path slack     : 2150085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_load_fifo\/q      macrocell26    1250   1250  2150085  RISE       1
\UartDebug:BUART:rx_status_4\/main_0  macrocell32    8081   9331  2150085  RISE       1
\UartDebug:BUART:rx_status_4\/q       macrocell32    3350  12681  2150085  RISE       1
\UartDebug:BUART:sRX:RxSts\/status_4  statusicell4   2331  15012  2150085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_address_detected\/q
Path End       : \UartDebug:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UartDebug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153091p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_address_detected\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_address_detected\/q       macrocell22     1250   1250  2151560  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6025   7275  2153091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UartDebug:BUART:tx_state_0\/main_2
Capture Clock  : \UartDebug:BUART:tx_state_0\/clock_0
Path slack     : 2153478p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9678
-------------------------------------   ---- 
End-of-path arrival time (ps)           9678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  2149773  RISE       1
\UartDebug:BUART:tx_state_0\/main_2                  macrocell36     4398   9678  2153478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UartDebug:BUART:txn\/main_3
Capture Clock  : \UartDebug:BUART:txn\/clock_0
Path slack     : 2153574p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   7280   7280  2153574  RISE       1
\UartDebug:BUART:txn\/main_3                macrocell41     2303   9583  2153574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UartDebug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153870p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q                macrocell27     1250   1250  2148304  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5247   6497  2153870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UartDebug:BUART:tx_bitclk\/main_0
Capture Clock  : \UartDebug:BUART:tx_bitclk\/clock_0
Path slack     : 2154256p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  2146697  RISE       1
\UartDebug:BUART:tx_bitclk\/main_0                 macrocell34     3221   8901  2154256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_bitclk\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_1\/q
Path End       : \UartDebug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UartDebug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_1\/q                macrocell37     1250   1250  2144827  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4570   5820  2154556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_0\/q
Path End       : \UartDebug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UartDebug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154913p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_0\/q                macrocell36     1250   1250  2144446  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4213   5463  2154913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_bitclk\/q
Path End       : \UartDebug:BUART:tx_state_2\/main_3
Capture Clock  : \UartDebug:BUART:tx_state_2\/clock_0
Path slack     : 2155140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_bitclk\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_bitclk\/q        macrocell34   1250   1250  2143446  RISE       1
\UartDebug:BUART:tx_state_2\/main_3  macrocell38   6766   8016  2155140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_address_detected\/q
Path End       : \UartDebug:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UartDebug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_address_detected\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_address_detected\/q      macrocell22   1250   1250  2151560  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/main_0  macrocell30   6589   7839  2155318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/clock_0               macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_address_detected\/q
Path End       : \UartDebug:BUART:rx_status_3\/main_0
Capture Clock  : \UartDebug:BUART:rx_status_3\/clock_0
Path slack     : 2155318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_address_detected\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_address_detected\/q  macrocell22   1250   1250  2151560  RISE       1
\UartDebug:BUART:rx_status_3\/main_0     macrocell31   6589   7839  2155318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_status_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_address_detected\/q
Path End       : \UartDebug:BUART:rx_load_fifo\/main_0
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2155342p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_address_detected\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_address_detected\/q  macrocell22   1250   1250  2151560  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_0    macrocell26   6565   7815  2155342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_address_detected\/q
Path End       : \UartDebug:BUART:rx_state_0\/main_0
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2155342p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_address_detected\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_address_detected\/q  macrocell22   1250   1250  2151560  RISE       1
\UartDebug:BUART:rx_state_0\/main_0      macrocell27   6565   7815  2155342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_address_detected\/q
Path End       : \UartDebug:BUART:rx_state_2\/main_0
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2155342p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_address_detected\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_address_detected\/q  macrocell22   1250   1250  2151560  RISE       1
\UartDebug:BUART:rx_state_2\/main_0      macrocell28   6565   7815  2155342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_address_detected\/q
Path End       : \UartDebug:BUART:rx_state_3\/main_0
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2155342p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_address_detected\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_address_detected\/q  macrocell22   1250   1250  2151560  RISE       1
\UartDebug:BUART:rx_state_3\/main_0      macrocell29   6565   7815  2155342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_bitclk\/q
Path End       : \UartDebug:BUART:tx_state_1\/main_3
Capture Clock  : \UartDebug:BUART:tx_state_1\/clock_0
Path slack     : 2155717p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_bitclk\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_bitclk\/q        macrocell34   1250   1250  2143446  RISE       1
\UartDebug:BUART:tx_state_1\/main_3  macrocell37   6190   7440  2155717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_bitclk\/q
Path End       : \UartDebug:BUART:txn\/main_5
Capture Clock  : \UartDebug:BUART:txn\/clock_0
Path slack     : 2155717p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_bitclk\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_bitclk\/q  macrocell34   1250   1250  2143446  RISE       1
\UartDebug:BUART:txn\/main_5   macrocell41   6190   7440  2155717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_bitclk_enable\/q
Path End       : \UartDebug:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UartDebug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156051p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  2156051  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3066   4316  2156051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_1\/q
Path End       : \UartDebug:BUART:tx_state_1\/main_0
Capture Clock  : \UartDebug:BUART:tx_state_1\/clock_0
Path slack     : 2156629p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_1\/q       macrocell37   1250   1250  2144827  RISE       1
\UartDebug:BUART:tx_state_1\/main_0  macrocell37   5277   6527  2156629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_1\/q
Path End       : \UartDebug:BUART:txn\/main_1
Capture Clock  : \UartDebug:BUART:txn\/clock_0
Path slack     : 2156629p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_1\/q  macrocell37   1250   1250  2144827  RISE       1
\UartDebug:BUART:txn\/main_1    macrocell41   5277   6527  2156629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_1\/q
Path End       : \UartDebug:BUART:tx_state_2\/main_0
Capture Clock  : \UartDebug:BUART:tx_state_2\/clock_0
Path slack     : 2156641p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_1\/q       macrocell37   1250   1250  2144827  RISE       1
\UartDebug:BUART:tx_state_2\/main_0  macrocell38   5266   6516  2156641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:pollcount_1\/q
Path End       : \UartDebug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UartDebug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156828p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -5210
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2161457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:pollcount_1\/q              macrocell21     1250   1250  2156828  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   3378   4628  2156828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_load_fifo\/q
Path End       : \UartDebug:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UartDebug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_load_fifo\/q            macrocell26     1250   1250  2150085  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   6552   7802  2156935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_bitclk\/q
Path End       : \UartDebug:BUART:tx_state_0\/main_4
Capture Clock  : \UartDebug:BUART:tx_state_0\/clock_0
Path slack     : 2157115p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_bitclk\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_bitclk\/q        macrocell34   1250   1250  2143446  RISE       1
\UartDebug:BUART:tx_state_0\/main_4  macrocell36   4791   6041  2157115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_0\/q
Path End       : \UartDebug:BUART:tx_state_2\/main_1
Capture Clock  : \UartDebug:BUART:tx_state_2\/clock_0
Path slack     : 2157125p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_0\/q       macrocell36   1250   1250  2144446  RISE       1
\UartDebug:BUART:tx_state_2\/main_1  macrocell38   4782   6032  2157125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_0\/q
Path End       : \UartDebug:BUART:tx_state_0\/main_1
Capture Clock  : \UartDebug:BUART:tx_state_0\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_0\/q       macrocell36   1250   1250  2144446  RISE       1
\UartDebug:BUART:tx_state_0\/main_1  macrocell36   3791   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UartDebug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q               macrocell27   1250   1250  2148304  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/main_1  macrocell30   3791   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/clock_0               macrocell30         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:rx_status_3\/main_1
Capture Clock  : \UartDebug:BUART:rx_status_3\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q        macrocell27   1250   1250  2148304  RISE       1
\UartDebug:BUART:rx_status_3\/main_1  macrocell31   3791   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_status_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_0\/q
Path End       : \UartDebug:BUART:tx_state_1\/main_1
Capture Clock  : \UartDebug:BUART:tx_state_1\/clock_0
Path slack     : 2158133p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_0\/q       macrocell36   1250   1250  2144446  RISE       1
\UartDebug:BUART:tx_state_1\/main_1  macrocell37   3774   5024  2158133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_0\/q
Path End       : \UartDebug:BUART:txn\/main_2
Capture Clock  : \UartDebug:BUART:txn\/clock_0
Path slack     : 2158133p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_0\/q  macrocell36   1250   1250  2144446  RISE       1
\UartDebug:BUART:txn\/main_2    macrocell41   3774   5024  2158133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:rx_load_fifo\/main_1
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158142p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q         macrocell27   1250   1250  2148304  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_1  macrocell26   3765   5015  2158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:rx_state_0\/main_1
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2158142p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q       macrocell27   1250   1250  2148304  RISE       1
\UartDebug:BUART:rx_state_0\/main_1  macrocell27   3765   5015  2158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:rx_state_2\/main_1
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2158142p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q       macrocell27   1250   1250  2148304  RISE       1
\UartDebug:BUART:rx_state_2\/main_1  macrocell28   3765   5015  2158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_0\/q
Path End       : \UartDebug:BUART:rx_state_3\/main_1
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2158142p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_0\/q       macrocell27   1250   1250  2148304  RISE       1
\UartDebug:BUART:rx_state_3\/main_1  macrocell29   3765   5015  2158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UartDebug:BUART:pollcount_0\/main_1
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 2158234p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158234  RISE       1
\UartDebug:BUART:pollcount_0\/main_1        macrocell20   2812   4922  2158234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UartDebug:BUART:pollcount_1\/main_1
Capture Clock  : \UartDebug:BUART:pollcount_1\/clock_0
Path slack     : 2158234p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158234  RISE       1
\UartDebug:BUART:pollcount_1\/main_1        macrocell21   2812   4922  2158234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UartDebug:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UartDebug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158239p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158234  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/main_1   macrocell23   2807   4917  2158239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_0
Path End       : \UartDebug:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UartDebug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158403p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158403  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/main_2   macrocell23   2644   4754  2158403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_0
Path End       : \UartDebug:BUART:pollcount_0\/main_2
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158403  RISE       1
\UartDebug:BUART:pollcount_0\/main_2        macrocell20   2630   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_0
Path End       : \UartDebug:BUART:pollcount_1\/main_2
Capture Clock  : \UartDebug:BUART:pollcount_1\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158403  RISE       1
\UartDebug:BUART:pollcount_1\/main_2        macrocell21   2630   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UartDebug:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UartDebug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158424p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158424  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/main_0   macrocell23   2623   4733  2158424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UartDebug:BUART:pollcount_0\/main_0
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158424  RISE       1
\UartDebug:BUART:pollcount_0\/main_0        macrocell20   2612   4722  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UartDebug:BUART:pollcount_1\/main_0
Capture Clock  : \UartDebug:BUART:pollcount_1\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158424  RISE       1
\UartDebug:BUART:pollcount_1\/main_0        macrocell21   2612   4722  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_1\/q
Path End       : \UartDebug:BUART:tx_state_0\/main_0
Capture Clock  : \UartDebug:BUART:tx_state_0\/clock_0
Path slack     : 2158496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_1\/q       macrocell37   1250   1250  2144827  RISE       1
\UartDebug:BUART:tx_state_0\/main_0  macrocell36   3411   4661  2158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:pollcount_1\/q
Path End       : \UartDebug:BUART:rx_state_0\/main_8
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2158534p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:pollcount_1\/q      macrocell21   1250   1250  2156828  RISE       1
\UartDebug:BUART:rx_state_0\/main_8  macrocell27   3373   4623  2158534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:pollcount_1\/q
Path End       : \UartDebug:BUART:rx_status_3\/main_5
Capture Clock  : \UartDebug:BUART:rx_status_3\/clock_0
Path slack     : 2158539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:pollcount_1\/q       macrocell21   1250   1250  2156828  RISE       1
\UartDebug:BUART:rx_status_3\/main_5  macrocell31   3368   4618  2158539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_status_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartDebug:BUART:rx_load_fifo\/main_6
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158729  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_6       macrocell26   2317   4427  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartDebug:BUART:rx_state_0\/main_6
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158729  RISE       1
\UartDebug:BUART:rx_state_0\/main_6         macrocell27   2317   4427  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartDebug:BUART:rx_state_2\/main_6
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158729  RISE       1
\UartDebug:BUART:rx_state_2\/main_6         macrocell28   2317   4427  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartDebug:BUART:rx_state_3\/main_6
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158729  RISE       1
\UartDebug:BUART:rx_state_3\/main_6         macrocell29   2317   4427  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartDebug:BUART:rx_load_fifo\/main_7
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158730  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_7       macrocell26   2317   4427  2158730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartDebug:BUART:rx_state_0\/main_7
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2158730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158730  RISE       1
\UartDebug:BUART:rx_state_0\/main_7         macrocell27   2317   4427  2158730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartDebug:BUART:rx_state_2\/main_7
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2158730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158730  RISE       1
\UartDebug:BUART:rx_state_2\/main_7         macrocell28   2317   4427  2158730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartDebug:BUART:rx_state_3\/main_7
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2158730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158730  RISE       1
\UartDebug:BUART:rx_state_3\/main_7         macrocell29   2317   4427  2158730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartDebug:BUART:rx_load_fifo\/main_5
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158744p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158744  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_5       macrocell26   2303   4413  2158744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartDebug:BUART:rx_state_0\/main_5
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2158744p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158744  RISE       1
\UartDebug:BUART:rx_state_0\/main_5         macrocell27   2303   4413  2158744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartDebug:BUART:rx_state_2\/main_5
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2158744p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158744  RISE       1
\UartDebug:BUART:rx_state_2\/main_5         macrocell28   2303   4413  2158744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartDebug:BUART:rx_state_3\/main_5
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2158744p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158744  RISE       1
\UartDebug:BUART:rx_state_3\/main_5         macrocell29   2303   4413  2158744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:pollcount_1\/q
Path End       : \UartDebug:BUART:pollcount_1\/main_3
Capture Clock  : \UartDebug:BUART:pollcount_1\/clock_0
Path slack     : 2158798p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:pollcount_1\/q       macrocell21   1250   1250  2156828  RISE       1
\UartDebug:BUART:pollcount_1\/main_3  macrocell21   3109   4359  2158798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_2\/q
Path End       : \UartDebug:BUART:tx_state_2\/main_2
Capture Clock  : \UartDebug:BUART:tx_state_2\/clock_0
Path slack     : 2158829p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_2\/q       macrocell38   1250   1250  2145308  RISE       1
\UartDebug:BUART:tx_state_2\/main_2  macrocell38   3078   4328  2158829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_2\/q
Path End       : \UartDebug:BUART:tx_state_1\/main_2
Capture Clock  : \UartDebug:BUART:tx_state_1\/clock_0
Path slack     : 2158835p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_2\/q       macrocell38   1250   1250  2145308  RISE       1
\UartDebug:BUART:tx_state_1\/main_2  macrocell37   3071   4321  2158835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_2\/q
Path End       : \UartDebug:BUART:txn\/main_4
Capture Clock  : \UartDebug:BUART:txn\/clock_0
Path slack     : 2158835p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_2\/q  macrocell38   1250   1250  2145308  RISE       1
\UartDebug:BUART:txn\/main_4    macrocell41   3071   4321  2158835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_bitclk_enable\/q
Path End       : \UartDebug:BUART:rx_status_3\/main_2
Capture Clock  : \UartDebug:BUART:rx_status_3\/clock_0
Path slack     : 2158849p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156051  RISE       1
\UartDebug:BUART:rx_status_3\/main_2  macrocell31   3058   4308  2158849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_status_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_bitclk_enable\/q
Path End       : \UartDebug:BUART:rx_load_fifo\/main_2
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  2156051  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_2  macrocell26   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_bitclk_enable\/q
Path End       : \UartDebug:BUART:rx_state_0\/main_2
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156051  RISE       1
\UartDebug:BUART:rx_state_0\/main_2   macrocell27   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_bitclk_enable\/q
Path End       : \UartDebug:BUART:rx_state_2\/main_2
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156051  RISE       1
\UartDebug:BUART:rx_state_2\/main_2   macrocell28   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_bitclk_enable\/q
Path End       : \UartDebug:BUART:rx_state_3\/main_2
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_bitclk_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156051  RISE       1
\UartDebug:BUART:rx_state_3\/main_2   macrocell29   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:tx_state_2\/q
Path End       : \UartDebug:BUART:tx_state_0\/main_3
Capture Clock  : \UartDebug:BUART:tx_state_0\/clock_0
Path slack     : 2158977p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_2\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:tx_state_2\/q       macrocell38   1250   1250  2145308  RISE       1
\UartDebug:BUART:tx_state_0\/main_3  macrocell36   2929   4179  2158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:txn\/q
Path End       : \UartDebug:BUART:txn\/main_0
Capture Clock  : \UartDebug:BUART:txn\/clock_0
Path slack     : 2159118p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:txn\/q       macrocell41   1250   1250  2159118  RISE       1
\UartDebug:BUART:txn\/main_0  macrocell41   2789   4039  2159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_3\/q
Path End       : \UartDebug:BUART:rx_load_fifo\/main_3
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_3\/q         macrocell29   1250   1250  2149878  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_3  macrocell26   2619   3869  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_3\/q
Path End       : \UartDebug:BUART:rx_state_0\/main_3
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_3\/q       macrocell29   1250   1250  2149878  RISE       1
\UartDebug:BUART:rx_state_0\/main_3  macrocell27   2619   3869  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_3\/q
Path End       : \UartDebug:BUART:rx_state_2\/main_3
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_3\/q       macrocell29   1250   1250  2149878  RISE       1
\UartDebug:BUART:rx_state_2\/main_3  macrocell28   2619   3869  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_3\/q
Path End       : \UartDebug:BUART:rx_state_3\/main_3
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_3\/q       macrocell29   1250   1250  2149878  RISE       1
\UartDebug:BUART:rx_state_3\/main_3  macrocell29   2619   3869  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_3\/q
Path End       : \UartDebug:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UartDebug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159290p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_3\/q               macrocell29   1250   1250  2149878  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/main_2  macrocell30   2617   3867  2159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/clock_0               macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_3\/q
Path End       : \UartDebug:BUART:rx_status_3\/main_3
Capture Clock  : \UartDebug:BUART:rx_status_3\/clock_0
Path slack     : 2159290p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_3\/q        macrocell29   1250   1250  2149878  RISE       1
\UartDebug:BUART:rx_status_3\/main_3  macrocell31   2617   3867  2159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_status_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_2\/q
Path End       : \UartDebug:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UartDebug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159301p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_2\/q               macrocell28   1250   1250  2149893  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/main_3  macrocell30   2606   3856  2159301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_stop1_reg\/clock_0               macrocell30         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_2\/q
Path End       : \UartDebug:BUART:rx_status_3\/main_4
Capture Clock  : \UartDebug:BUART:rx_status_3\/clock_0
Path slack     : 2159301p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_2\/q        macrocell28   1250   1250  2149893  RISE       1
\UartDebug:BUART:rx_status_3\/main_4  macrocell31   2606   3856  2159301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_status_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_2\/q
Path End       : \UartDebug:BUART:rx_load_fifo\/main_4
Capture Clock  : \UartDebug:BUART:rx_load_fifo\/clock_0
Path slack     : 2159302p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_2\/q         macrocell28   1250   1250  2149893  RISE       1
\UartDebug:BUART:rx_load_fifo\/main_4  macrocell26   2604   3854  2159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_load_fifo\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_2\/q
Path End       : \UartDebug:BUART:rx_state_0\/main_4
Capture Clock  : \UartDebug:BUART:rx_state_0\/clock_0
Path slack     : 2159302p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_2\/q       macrocell28   1250   1250  2149893  RISE       1
\UartDebug:BUART:rx_state_0\/main_4  macrocell27   2604   3854  2159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_2\/q
Path End       : \UartDebug:BUART:rx_state_2\/main_4
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2159302p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_2\/q       macrocell28   1250   1250  2149893  RISE       1
\UartDebug:BUART:rx_state_2\/main_4  macrocell28   2604   3854  2159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_state_2\/q
Path End       : \UartDebug:BUART:rx_state_3\/main_4
Capture Clock  : \UartDebug:BUART:rx_state_3\/clock_0
Path slack     : 2159302p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_state_2\/q       macrocell28   1250   1250  2149893  RISE       1
\UartDebug:BUART:rx_state_3\/main_4  macrocell29   2604   3854  2159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_last\/q
Path End       : \UartDebug:BUART:rx_state_2\/main_9
Capture Clock  : \UartDebug:BUART:rx_state_2\/clock_0
Path slack     : 2159588p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_last\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_last\/q          macrocell25   1250   1250  2159588  RISE       1
\UartDebug:BUART:rx_state_2\/main_9  macrocell28   2319   3569  2159588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_state_2\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:pollcount_0\/q
Path End       : \UartDebug:BUART:pollcount_0\/main_4
Capture Clock  : \UartDebug:BUART:pollcount_0\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:pollcount_0\/q       macrocell20   1250   1250  2159619  RISE       1
\UartDebug:BUART:pollcount_0\/main_4  macrocell20   2287   3537  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:pollcount_0\/q
Path End       : \UartDebug:BUART:pollcount_1\/main_5
Capture Clock  : \UartDebug:BUART:pollcount_1\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UartDebug:BUART:pollcount_0\/q       macrocell20   1250   1250  2159619  RISE       1
\UartDebug:BUART:pollcount_1\/main_5  macrocell21   2287   3537  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartDebug:BUART:rx_status_3\/q
Path End       : \UartDebug:BUART:sRX:RxSts\/status_3
Capture Clock  : \UartDebug:BUART:sRX:RxSts\/clock
Path slack     : 2160206p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UartDebug_IntClock:R#1 vs. UartDebug_IntClock:R#2)   2166667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:rx_status_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UartDebug:BUART:rx_status_3\/q       macrocell31    1250   1250  2160206  RISE       1
\UartDebug:BUART:sRX:RxSts\/status_3  statusicell4   3640   4890  2160206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UartDebug:BUART:sRX:RxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_2\/q
Path End       : \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                         -11520
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_2\/q                      macrocell59      1250   1250  13018867  RISE       1
\UartXbee:BUART:counter_load_not\/main_2           macrocell42      4361   5611  13018867  RISE       1
\UartXbee:BUART:counter_load_not\/q                macrocell42      3350   8961  13018867  RISE       1
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2319  11280  13018867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UartXbee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UartXbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -6290
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   5680   5680  13021427  RISE       1
\UartXbee:BUART:tx_bitclk_enable_pre\/main_0      macrocell56      2612   8292  13021427  RISE       1
\UartXbee:BUART:tx_bitclk_enable_pre\/q           macrocell56      3350  11642  13021427  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   2308  13950  13021427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UartXbee:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022686p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -4220
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14761
-------------------------------------   ----- 
End-of-path arrival time (ps)           14761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q   macrocell43   1250   1250  13022686  RISE       1
\UartXbee:BUART:rx_counter_load\/main_0  macrocell45   7861   9111  13022686  RISE       1
\UartXbee:BUART:rx_counter_load\/q       macrocell45   3350  12461  13022686  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/load   count7cell    2300  14761  13022686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UartXbee:BUART:sRX:RxSts\/status_4
Capture Clock  : \UartXbee:BUART:sRX:RxSts\/clock
Path slack     : 13023107p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16990
-------------------------------------   ----- 
End-of-path arrival time (ps)           16990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13023107  RISE       1
\UartXbee:BUART:rx_status_4\/main_1                 macrocell53     2303   7583  13023107  RISE       1
\UartXbee:BUART:rx_status_4\/q                      macrocell53     3350  10933  13023107  RISE       1
\UartXbee:BUART:sRX:RxSts\/status_4                 statusicell6    6057  16990  13023107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxSts\/clock                           statusicell6        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UartXbee:BUART:sTX:TxSts\/status_0
Capture Clock  : \UartXbee:BUART:sTX:TxSts\/clock
Path slack     : 13025640p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14456
-------------------------------------   ----- 
End-of-path arrival time (ps)           14456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  13025640  RISE       1
\UartXbee:BUART:tx_status_0\/main_2                 macrocell60      3500   8780  13025640  RISE       1
\UartXbee:BUART:tx_status_0\/q                      macrocell60      3350  12130  13025640  RISE       1
\UartXbee:BUART:sTX:TxSts\/status_0                 statusicell7     2326  14456  13025640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UartXbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q       macrocell43     1250   1250  13022686  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   8441   9691  13025676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UartXbee:BUART:txn\/main_3
Capture Clock  : \UartXbee:BUART:txn\/clock_0
Path slack     : 13028571p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   7280   7280  13028571  RISE       1
\UartXbee:BUART:txn\/main_3                macrocell62      2306   9586  13028571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:txn\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UartXbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029046p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q      macrocell43   1250   1250  13022686  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/main_0  macrocell51   7861   9111  13029046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/clock_0                macrocell51         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:rx_status_3\/main_0
Capture Clock  : \UartXbee:BUART:rx_status_3\/clock_0
Path slack     : 13029046p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q  macrocell43   1250   1250  13022686  RISE       1
\UartXbee:BUART:rx_status_3\/main_0     macrocell52   7861   9111  13029046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UartXbee:BUART:tx_state_0\/main_2
Capture Clock  : \UartXbee:BUART:tx_state_0\/clock_0
Path slack     : 13029377p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  13025640  RISE       1
\UartXbee:BUART:tx_state_0\/main_2                  macrocell57      3500   8780  13029377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:rx_load_fifo\/main_0
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13029480p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q  macrocell43   1250   1250  13022686  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_0    macrocell47   7426   8676  13029480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:rx_state_0\/main_0
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13029480p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q  macrocell43   1250   1250  13022686  RISE       1
\UartXbee:BUART:rx_state_0\/main_0      macrocell48   7426   8676  13029480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:rx_state_2\/main_1
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13029480p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q  macrocell43   1250   1250  13022686  RISE       1
\UartXbee:BUART:rx_state_2\/main_1      macrocell49   7426   8676  13029480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_address_detected\/q
Path End       : \UartXbee:BUART:rx_state_3\/main_0
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13029480p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_address_detected\/q  macrocell43   1250   1250  13022686  RISE       1
\UartXbee:BUART:rx_state_3\/main_0      macrocell50   7426   8676  13029480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UartXbee:BUART:tx_bitclk\/main_0
Capture Clock  : \UartXbee:BUART:tx_bitclk\/clock_0
Path slack     : 13029871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   5680   5680  13021427  RISE       1
\UartXbee:BUART:tx_bitclk\/main_0                 macrocell55      2606   8286  13029871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_bitclk\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_1\/q
Path End       : \UartXbee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UartXbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030331p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -6290
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_1\/q                macrocell58      1250   1250  13019729  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3795   5045  13030331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_0\/q
Path End       : \UartXbee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UartXbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030609p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -6290
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_0\/q                macrocell57      1250   1250  13019304  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3518   4768  13030609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_bitclk_enable\/q
Path End       : \UartXbee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UartXbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031008p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_bitclk_enable\/q          macrocell44     1250   1250  13031008  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   3109   4359  13031008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_0\/q
Path End       : \UartXbee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UartXbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031178p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_0\/q                macrocell48     1250   1250  13027478  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   2939   4189  13031178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_0\/q
Path End       : \UartXbee:BUART:tx_state_2\/main_1
Capture Clock  : \UartXbee:BUART:tx_state_2\/clock_0
Path slack     : 13031543p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_0\/q       macrocell57   1250   1250  13019304  RISE       1
\UartXbee:BUART:tx_state_2\/main_1  macrocell59   5364   6614  13031543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_1\/q
Path End       : \UartXbee:BUART:tx_state_2\/main_0
Capture Clock  : \UartXbee:BUART:tx_state_2\/clock_0
Path slack     : 13031801p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_1\/q       macrocell58   1250   1250  13019729  RISE       1
\UartXbee:BUART:tx_state_2\/main_0  macrocell59   5106   6356  13031801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \UartXbee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UartXbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031925p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -5210
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN2_1/q                                  macrocell2      1250   1250  13031925  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   3282   4532  13031925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_2\/q
Path End       : \UartXbee:BUART:tx_state_1\/main_2
Capture Clock  : \UartXbee:BUART:tx_state_1\/clock_0
Path slack     : 13031993p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_2\/q       macrocell59   1250   1250  13018867  RISE       1
\UartXbee:BUART:tx_state_1\/main_2  macrocell58   4914   6164  13031993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_2\/q
Path End       : \UartXbee:BUART:txn\/main_4
Capture Clock  : \UartXbee:BUART:txn\/clock_0
Path slack     : 13031993p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_2\/q  macrocell59   1250   1250  13018867  RISE       1
\UartXbee:BUART:txn\/main_4    macrocell62   4914   6164  13031993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:txn\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_3\/q
Path End       : \UartXbee:BUART:rx_load_fifo\/main_3
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13032365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_3\/q         macrocell50   1250   1250  13027020  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_3  macrocell47   4541   5791  13032365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_3\/q
Path End       : \UartXbee:BUART:rx_state_0\/main_3
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13032365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_3\/q       macrocell50   1250   1250  13027020  RISE       1
\UartXbee:BUART:rx_state_0\/main_3  macrocell48   4541   5791  13032365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_3\/q
Path End       : \UartXbee:BUART:rx_state_2\/main_4
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13032365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_3\/q       macrocell50   1250   1250  13027020  RISE       1
\UartXbee:BUART:rx_state_2\/main_4  macrocell49   4541   5791  13032365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_3\/q
Path End       : \UartXbee:BUART:rx_state_3\/main_3
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13032365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_3\/q       macrocell50   1250   1250  13027020  RISE       1
\UartXbee:BUART:rx_state_3\/main_3  macrocell50   4541   5791  13032365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_0\/q
Path End       : \UartXbee:BUART:tx_state_1\/main_1
Capture Clock  : \UartXbee:BUART:tx_state_1\/clock_0
Path slack     : 13032429p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_0\/q       macrocell57   1250   1250  13019304  RISE       1
\UartXbee:BUART:tx_state_1\/main_1  macrocell58   4478   5728  13032429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_0\/q
Path End       : \UartXbee:BUART:txn\/main_2
Capture Clock  : \UartXbee:BUART:txn\/clock_0
Path slack     : 13032429p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_0\/q  macrocell57   1250   1250  13019304  RISE       1
\UartXbee:BUART:txn\/main_2    macrocell62   4478   5728  13032429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:txn\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_2\/q
Path End       : \UartXbee:BUART:tx_state_0\/main_3
Capture Clock  : \UartXbee:BUART:tx_state_0\/clock_0
Path slack     : 13032545p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_2\/q       macrocell59   1250   1250  13018867  RISE       1
\UartXbee:BUART:tx_state_0\/main_3  macrocell57   4361   5611  13032545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_status_3\/q
Path End       : \UartXbee:BUART:sRX:RxSts\/status_3
Capture Clock  : \UartXbee:BUART:sRX:RxSts\/clock
Path slack     : 13032576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_status_3\/q       macrocell52    1250   1250  13032576  RISE       1
\UartXbee:BUART:sRX:RxSts\/status_3  statusicell6   6270   7520  13032576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxSts\/clock                           statusicell6        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_load_fifo\/q
Path End       : \UartXbee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UartXbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -1930
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_load_fifo\/q            macrocell47     1250   1250  13025058  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   5786   7036  13032701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_0\/q
Path End       : \UartXbee:BUART:tx_state_0\/main_1
Capture Clock  : \UartXbee:BUART:tx_state_0\/clock_0
Path slack     : 13032982p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_0\/q       macrocell57   1250   1250  13019304  RISE       1
\UartXbee:BUART:tx_state_0\/main_1  macrocell57   3925   5175  13032982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_1
Path End       : \UartXbee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UartXbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033226p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033226  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/main_1   macrocell44   2821   4931  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_0
Path End       : \UartXbee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UartXbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033226p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033226  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/main_2   macrocell44   2820   4930  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033226  RISE       1
MODIN2_0/main_3                            macrocell1    2800   4910  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033226  RISE       1
MODIN2_1/main_3                            macrocell2    2800   4910  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033226  RISE       1
MODIN2_0/main_2                            macrocell1    2796   4906  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033226  RISE       1
MODIN2_1/main_2                            macrocell2    2796   4906  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_bitclk\/q
Path End       : \UartXbee:BUART:tx_state_2\/main_3
Capture Clock  : \UartXbee:BUART:tx_state_2\/clock_0
Path slack     : 13033364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_bitclk\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_bitclk\/q        macrocell55   1250   1250  13020328  RISE       1
\UartXbee:BUART:tx_state_2\/main_3  macrocell59   3543   4793  13033364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_3\/q
Path End       : \UartXbee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UartXbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033380p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_3\/q               macrocell50   1250   1250  13027020  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/main_2  macrocell51   3527   4777  13033380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/clock_0                macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_3\/q
Path End       : \UartXbee:BUART:rx_status_3\/main_3
Capture Clock  : \UartXbee:BUART:rx_status_3\/clock_0
Path slack     : 13033380p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_3\/q        macrocell50   1250   1250  13027020  RISE       1
\UartXbee:BUART:rx_status_3\/main_3  macrocell52   3527   4777  13033380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_2
Path End       : \UartXbee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UartXbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033400  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/main_0   macrocell44   2646   4756  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13033405p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033400  RISE       1
MODIN2_0/main_1                            macrocell1    2642   4752  13033405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13033405p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033400  RISE       1
MODIN2_1/main_1                            macrocell2    2642   4752  13033405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_1\/q
Path End       : \UartXbee:BUART:tx_state_0\/main_0
Capture Clock  : \UartXbee:BUART:tx_state_0\/clock_0
Path slack     : 13033407p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_1\/q       macrocell58   1250   1250  13019729  RISE       1
\UartXbee:BUART:tx_state_0\/main_0  macrocell57   3499   4749  13033407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_1\/q
Path End       : \UartXbee:BUART:tx_state_1\/main_0
Capture Clock  : \UartXbee:BUART:tx_state_1\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_1\/q       macrocell58   1250   1250  13019729  RISE       1
\UartXbee:BUART:tx_state_1\/main_0  macrocell58   3496   4746  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_1\/q
Path End       : \UartXbee:BUART:txn\/main_1
Capture Clock  : \UartXbee:BUART:txn\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_1\/q  macrocell58   1250   1250  13019729  RISE       1
\UartXbee:BUART:txn\/main_1    macrocell62   3496   4746  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:txn\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \UartXbee:BUART:rx_status_3\/main_5
Capture Clock  : \UartXbee:BUART:rx_status_3\/clock_0
Path slack     : 13033630p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                           macrocell2    1250   1250  13031925  RISE       1
\UartXbee:BUART:rx_status_3\/main_5  macrocell52   3276   4526  13033630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13033637p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell2    1250   1250  13031925  RISE       1
MODIN2_1/main_4  macrocell2    3269   4519  13033637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \UartXbee:BUART:rx_state_0\/main_5
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                          macrocell2    1250   1250  13031925  RISE       1
\UartXbee:BUART:rx_state_0\/main_5  macrocell48   3269   4519  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartXbee:BUART:rx_load_fifo\/main_7
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033728  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_7       macrocell47   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartXbee:BUART:rx_state_0\/main_8
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033728  RISE       1
\UartXbee:BUART:rx_state_0\/main_8         macrocell48   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartXbee:BUART:rx_state_2\/main_9
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033728  RISE       1
\UartXbee:BUART:rx_state_2\/main_9         macrocell49   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \UartXbee:BUART:rx_state_3\/main_7
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033728  RISE       1
\UartXbee:BUART:rx_state_3\/main_7         macrocell50   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartXbee:BUART:rx_load_fifo\/main_6
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033729  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_6       macrocell47   2317   4427  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartXbee:BUART:rx_state_0\/main_7
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033729  RISE       1
\UartXbee:BUART:rx_state_0\/main_7         macrocell48   2317   4427  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartXbee:BUART:rx_state_2\/main_8
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033729  RISE       1
\UartXbee:BUART:rx_state_2\/main_8         macrocell49   2317   4427  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \UartXbee:BUART:rx_state_3\/main_6
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033729  RISE       1
\UartXbee:BUART:rx_state_3\/main_6         macrocell50   2317   4427  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartXbee:BUART:rx_load_fifo\/main_5
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033731  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_5       macrocell47   2315   4425  13033731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartXbee:BUART:rx_state_0\/main_6
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13033731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033731  RISE       1
\UartXbee:BUART:rx_state_0\/main_6         macrocell48   2315   4425  13033731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartXbee:BUART:rx_state_2\/main_7
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13033731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033731  RISE       1
\UartXbee:BUART:rx_state_2\/main_7         macrocell49   2315   4425  13033731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \UartXbee:BUART:rx_state_3\/main_5
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13033731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033731  RISE       1
\UartXbee:BUART:rx_state_3\/main_5         macrocell50   2315   4425  13033731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_bitclk_enable\/q
Path End       : \UartXbee:BUART:rx_load_fifo\/main_2
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  13031008  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_2  macrocell47   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_bitclk_enable\/q
Path End       : \UartXbee:BUART:rx_state_0\/main_2
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13031008  RISE       1
\UartXbee:BUART:rx_state_0\/main_2   macrocell48   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_bitclk_enable\/q
Path End       : \UartXbee:BUART:rx_state_2\/main_3
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13031008  RISE       1
\UartXbee:BUART:rx_state_2\/main_3   macrocell49   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_bitclk_enable\/q
Path End       : \UartXbee:BUART:rx_state_3\/main_2
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13031008  RISE       1
\UartXbee:BUART:rx_state_3\/main_2   macrocell50   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_0\/q
Path End       : \UartXbee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UartXbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033839p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_0\/q               macrocell48   1250   1250  13027478  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/main_1  macrocell51   3068   4318  13033839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/clock_0                macrocell51         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_0\/q
Path End       : \UartXbee:BUART:rx_status_3\/main_1
Capture Clock  : \UartXbee:BUART:rx_status_3\/clock_0
Path slack     : 13033839p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_0\/q        macrocell48   1250   1250  13027478  RISE       1
\UartXbee:BUART:rx_status_3\/main_1  macrocell52   3068   4318  13033839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_0\/q
Path End       : \UartXbee:BUART:rx_load_fifo\/main_1
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_0\/q         macrocell48   1250   1250  13027478  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_1  macrocell47   3058   4308  13033849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_0\/q
Path End       : \UartXbee:BUART:rx_state_0\/main_1
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_0\/q       macrocell48   1250   1250  13027478  RISE       1
\UartXbee:BUART:rx_state_0\/main_1  macrocell48   3058   4308  13033849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_0\/q
Path End       : \UartXbee:BUART:rx_state_2\/main_2
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_0\/q       macrocell48   1250   1250  13027478  RISE       1
\UartXbee:BUART:rx_state_2\/main_2  macrocell49   3058   4308  13033849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_0\/q
Path End       : \UartXbee:BUART:rx_state_3\/main_1
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_0\/q       macrocell48   1250   1250  13027478  RISE       1
\UartXbee:BUART:rx_state_3\/main_1  macrocell50   3058   4308  13033849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_bitclk_enable\/q
Path End       : \UartXbee:BUART:rx_status_3\/main_2
Capture Clock  : \UartXbee:BUART:rx_status_3\/clock_0
Path slack     : 13033937p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13031008  RISE       1
\UartXbee:BUART:rx_status_3\/main_2  macrocell52   2970   4220  13033937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_bitclk\/q
Path End       : \UartXbee:BUART:tx_state_1\/main_3
Capture Clock  : \UartXbee:BUART:tx_state_1\/clock_0
Path slack     : 13034000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_bitclk\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_bitclk\/q        macrocell55   1250   1250  13020328  RISE       1
\UartXbee:BUART:tx_state_1\/main_3  macrocell58   2906   4156  13034000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_bitclk\/q
Path End       : \UartXbee:BUART:txn\/main_5
Capture Clock  : \UartXbee:BUART:txn\/clock_0
Path slack     : 13034000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_bitclk\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_bitclk\/q  macrocell55   1250   1250  13020328  RISE       1
\UartXbee:BUART:txn\/main_5   macrocell62   2906   4156  13034000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:txn\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_bitclk\/q
Path End       : \UartXbee:BUART:tx_state_0\/main_4
Capture Clock  : \UartXbee:BUART:tx_state_0\/clock_0
Path slack     : 13034006p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_bitclk\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_bitclk\/q        macrocell55   1250   1250  13020328  RISE       1
\UartXbee:BUART:tx_state_0\/main_4  macrocell57   2900   4150  13034006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:txn\/q
Path End       : \UartXbee:BUART:txn\/main_0
Capture Clock  : \UartXbee:BUART:txn\/clock_0
Path slack     : 13034103p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:txn\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:txn\/q       macrocell62   1250   1250  13034103  RISE       1
\UartXbee:BUART:txn\/main_0  macrocell62   2804   4054  13034103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:txn\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:tx_state_2\/q
Path End       : \UartXbee:BUART:tx_state_2\/main_2
Capture Clock  : \UartXbee:BUART:tx_state_2\/clock_0
Path slack     : 13034261p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:tx_state_2\/q       macrocell59   1250   1250  13018867  RISE       1
\UartXbee:BUART:tx_state_2\/main_2  macrocell59   2645   3895  13034261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:tx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_2\/q
Path End       : \UartXbee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UartXbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_2\/q               macrocell49   1250   1250  13027952  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/main_3  macrocell51   2594   3844  13034312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_stop1_reg\/clock_0                macrocell51         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_2\/q
Path End       : \UartXbee:BUART:rx_status_3\/main_4
Capture Clock  : \UartXbee:BUART:rx_status_3\/clock_0
Path slack     : 13034312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_2\/q        macrocell49   1250   1250  13027952  RISE       1
\UartXbee:BUART:rx_status_3\/main_4  macrocell52   2594   3844  13034312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_2\/q
Path End       : \UartXbee:BUART:rx_load_fifo\/main_4
Capture Clock  : \UartXbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_2\/q         macrocell49   1250   1250  13027952  RISE       1
\UartXbee:BUART:rx_load_fifo\/main_4  macrocell47   2583   3833  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_load_fifo\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_2\/q
Path End       : \UartXbee:BUART:rx_state_0\/main_4
Capture Clock  : \UartXbee:BUART:rx_state_0\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_2\/q       macrocell49   1250   1250  13027952  RISE       1
\UartXbee:BUART:rx_state_0\/main_4  macrocell48   2583   3833  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_2\/q
Path End       : \UartXbee:BUART:rx_state_2\/main_5
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_2\/q       macrocell49   1250   1250  13027952  RISE       1
\UartXbee:BUART:rx_state_2\/main_5  macrocell49   2583   3833  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_state_2\/q
Path End       : \UartXbee:BUART:rx_state_3\/main_4
Capture Clock  : \UartXbee:BUART:rx_state_3\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_state_2\/q       macrocell49   1250   1250  13027952  RISE       1
\UartXbee:BUART:rx_state_3\/main_4  macrocell50   2583   3833  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UartXbee:BUART:rx_last\/q
Path End       : \UartXbee:BUART:rx_state_2\/main_6
Capture Clock  : \UartXbee:BUART:rx_state_2\/clock_0
Path slack     : 13034606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_last\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UartXbee:BUART:rx_last\/q          macrocell46   1250   1250  13034606  RISE       1
\UartXbee:BUART:rx_state_2\/main_6  macrocell49   2300   3550  13034606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UartXbee:BUART:rx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell1    1250   1250  13034607  RISE       1
MODIN2_0/main_4  macrocell1    2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UartXbee_IntClock:R#1 vs. UartXbee_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell1    1250   1250  13034607  RISE       1
MODIN2_1/main_5  macrocell2    2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

