# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cachev2.srcs/sources_1/new/cacheTop_packages.vhd" \
"../../../../Cachev2.srcs/sources_1/new/Cache.vhd" \
"../../../../Cachev2.srcs/sources_1/new/topPackages.vhd" \
"../../../../Cachev2.srcs/sources_1/new/cachePackages.vhd" \
"../../../../Cachev2.srcs/sources_1/new/cache_BitStrucs.vhd" \
"../../../../Cachev2.srcs/sources_1/new/cache_Controller.vhd" \
"../../../../Cachev2.srcs/sources_1/new/cache_DataStruc.vhd" \
"../../../../Cachev2.srcs/sources_1/new/cache_Datapath.vhd" \
"../../../../Cachev2.srcs/sources_1/new/cache_TagStruc.vhd" \
"../../../../Cachev2.srcs/sources_1/new/mainMemPackages.vhd" \
"../../../../Cachev2.srcs/sources_1/new/mainMemory.vhd" \
"../../../../Cachev2.srcs/sources_1/new/mainMemoryDatapath.vhd" \
"../../../../Cachev2.srcs/sources_1/new/mainMemory_Controller.vhd" \
"../../../../Cachev2.srcs/sources_1/new/Top_For_Test.vhd" \

# Do not sort compile order
nosort
