# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Masters/Computer\ Hardware\ Design/Lab/Lab\ 8/Fitzmorris {E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:17 on Oct 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris" E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v 
# -- Compiling module part1_notb
# -- Compiling module decoder
# -- Compiling module memory1
# -- Compiling module slowClock
# -- Compiling module part1
# 
# Top level modules:
# 	part1_notb
# 	part1
# End time: 14:15:17 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.part1
# vsim work.part1 
# Start time: 14:15:31 on Oct 23,2019
# Loading work.part1
# Loading work.memory1
add wave -position end  sim:/part1/clock
add wave -position end  sim:/part1/dout
add wave -position 1  sim:/part1/waddr
add wave -position 1  sim:/part1/din
add wave -position 3  sim:/part1/raddr
force -freeze sim:/part1/clock 1 0, 0 {10 ps} -r 20
run 100
run 1000
# End time: 14:25:00 on Oct 23,2019, Elapsed time: 0:09:29
# Errors: 0, Warnings: 0
