
*** Running vivado
    with args -log Combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Combine.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Combine.tcl -notrace
Command: synth_design -top Combine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 809.801 ; gain = 177.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Combine' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLK1HZ' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/CLK1HZ.v:23]
	Parameter div_value bound to: 49999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK1HZ' (1#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/CLK1HZ.v:23]
INFO: [Synth 8-6157] synthesizing module 'GenerSequen' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/GenerSequen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GenerSequen' (2#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/GenerSequen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Gst' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/Gst.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Gst' (3#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/Gst.v:23]
INFO: [Synth 8-6157] synthesizing module 'Start' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/Start.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Start' (4#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/Start.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:3]
	Parameter UP_BOUND bound to: 60 - type: integer 
	Parameter DOWN_BOUND bound to: 505 - type: integer 
	Parameter LEFT_BOUND bound to: 170 - type: integer 
	Parameter RIGHT_BOUND bound to: 765 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Keyboard' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/keyboard-driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard' (5#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/keyboard-driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/clock_divider.v:23]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (6#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/h_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (7#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/h_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (8#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/v_counter.v:3]
WARNING: [Synth 8-567] referenced signal 'sd' should be on the sensitivity list [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:230]
INFO: [Synth 8-6155] done synthesizing module 'vga' (9#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'displaydiff' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/displaydiff.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/displaydiff.v:34]
INFO: [Synth 8-6155] done synthesizing module 'displaydiff' (10#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/displaydiff.v:23]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'clock1' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/clock1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock1' (11#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/clock1.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin_dec1' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/bin_dec1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bin_dec1' (12#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/bin_dec1.v:22]
WARNING: [Synth 8-7023] instance 'bin_dec1' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-7023] instance 'bin_dec2' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:40]
WARNING: [Synth 8-7023] instance 'bin_dec3' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:48]
INFO: [Synth 8-6157] synthesizing module 'led' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/led.v:43]
INFO: [Synth 8-6155] done synthesizing module 'led' (13#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm' (14#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_power' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/alarm_power.v:23]
WARNING: [Synth 8-567] referenced signal 'power' should be on the sensitivity list [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/alarm_power.v:30]
WARNING: [Synth 8-567] referenced signal 'res' should be on the sensitivity list [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/alarm_power.v:30]
INFO: [Synth 8-6155] done synthesizing module 'alarm_power' (15#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/alarm_power.v:23]
WARNING: [Synth 8-7023] instance 'bin_dec4' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:101]
WARNING: [Synth 8-7023] instance 'bin_dec5' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:109]
WARNING: [Synth 8-7023] instance 'bin_dec6' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:117]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/top.v:2]
WARNING: [Synth 8-567] referenced signal 'sel2' should be on the sensitivity list [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:57]
WARNING: [Synth 8-567] referenced signal 'data2' should be on the sensitivity list [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:57]
WARNING: [Synth 8-567] referenced signal 'sel' should be on the sensitivity list [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:57]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Combine' (17#1) [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:4]
WARNING: [Synth 8-3331] design alarm_power has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.566 ; gain = 241.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.566 ; gain = 241.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.566 ; gain = 241.383
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc]
Finished Parsing XDC File [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1003.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1003.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'led_reg' into 'sequen_reg' [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/new/Gst.v:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:261]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:261]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:252]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ynn1999/FJTPDS/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:252]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 26    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 24    
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Combine 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module CLK1HZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GenerSequen 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Gst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Start 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module h_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module v_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module displaydiff 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module clock1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bin_dec1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module alarm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T1/bin_dec2/shift_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'T1/clock/cnt_reg[27]' (FDC) to 'T1/clock/cnt_reg[32]'
INFO: [Synth 8-3886] merging instance 'T1/clock/cnt_reg[28]' (FDC) to 'T1/clock/cnt_reg[32]'
INFO: [Synth 8-3886] merging instance 'T1/clock/cnt_reg[29]' (FDC) to 'T1/clock/cnt_reg[32]'
INFO: [Synth 8-3886] merging instance 'T1/clock/cnt_reg[30]' (FDC) to 'T1/clock/cnt_reg[32]'
INFO: [Synth 8-3886] merging instance 'T1/clock/cnt_reg[31]' (FDC) to 'T1/clock/cnt_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T1/clock/cnt_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blockd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/blockd_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blocku_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blocku_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/blockd_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blockd_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blockd_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blockd_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blockd_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blockd_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blockd_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/blockd_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blocku_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/blocku_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/blocku_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blocku_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blocku_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blocku_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\V2/blocku_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/blocku_reg[9] )
INFO: [Synth 8-3886] merging instance 'D1/sel_reg[0]' (FD) to 'D1/sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'D1/sel_reg[1]' (FD) to 'D1/sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'D1/sel_reg[2]' (FD) to 'D1/sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'D1/sel_reg[3]' (FD) to 'D1/sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'D1/sel_reg[4]' (FD) to 'D1/sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'D1/sel_reg[5]' (FD) to 'D1/sel_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\D1/sel_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D1/sel_reg[7] )
INFO: [Synth 8-3886] merging instance 'S1/led_reg[3]' (FDCE) to 'S1/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'S1/led_reg[4]' (FDCE) to 'S1/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'S1/led_reg[5]' (FDCE) to 'S1/led_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S1/led_reg[6] )
INFO: [Synth 8-3886] merging instance 'V2/b_reg[0]' (FDCE) to 'V2/b_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\V2/b_reg[1] )
INFO: [Synth 8-3886] merging instance 'V2/g_reg[0]' (FDCE) to 'V2/g_reg[1]'
INFO: [Synth 8-3886] merging instance 'V2/g_reg[1]' (FDCE) to 'V2/g_reg[2]'
INFO: [Synth 8-3886] merging instance 'V2/r_reg[0]' (FDCE) to 'V2/r_reg[2]'
INFO: [Synth 8-3886] merging instance 'V2/r_reg[1]' (FDCE) to 'V2/r_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.430 ; gain = 371.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    71|
|3     |LUT1   |    18|
|4     |LUT2   |    99|
|5     |LUT3   |    80|
|6     |LUT4   |   158|
|7     |LUT5   |    72|
|8     |LUT6   |   128|
|9     |MUXF7  |     1|
|10    |FDCE   |   148|
|11    |FDPE   |    30|
|12    |FDRE   |   167|
|13    |FDSE   |     3|
|14    |IBUF   |     7|
|15    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |  1018|
|2     |  D1         |displaydiff   |     6|
|3     |  DV         |CLK1HZ        |    52|
|4     |  S1         |GenerSequen   |    12|
|5     |  S2         |Gst           |     3|
|6     |  T1         |top           |   266|
|7     |    bin_dec1 |bin_dec1      |    52|
|8     |    bin_dec3 |bin_dec1_0    |    51|
|9     |    clock    |clock1        |    97|
|10    |    led      |led           |    66|
|11    |  V2         |vga           |   636|
|12    |    K2       |Keyboard      |   115|
|13    |    clk_gen  |clock_divider |    52|
|14    |    vga_h    |h_counter     |   109|
|15    |    vga_v    |v_counter     |    88|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1007.059 ; gain = 245.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.059 ; gain = 374.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1023.133 ; gain = 667.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ynn1999/FJTPDS/Lab3333.runs/synth_1/Combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Combine_utilization_synth.rpt -pb Combine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 20:14:34 2020...
