# @lang=tcl @ts=15

read_verilog -golden  -pragma_ignore {}  -version sv2012 {/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6/core/include/riscv_pkg.sv}
read_verilog -golden  -pragma_ignore {}  -version sv2012 {/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6/core/include/ariane_pkg.sv} 
read_verilog -golden  -pragma_ignore {}  -version sv2012 {/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6/core/include/config_pkg.sv}
read_verilog -golden  -pragma_ignore {}  -version sv2012 {/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv}
read_verilog -golden  -pragma_ignore {}  -version sv2012 {/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-multiplier/original/multiplier.sv } 
