

================================================================
== Vivado HLS Report for 'bresenham'
================================================================
* Date:           Wed Aug 22 22:14:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lineAlgorithms
* Solution:       bresenham
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.774|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp_5)

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y1) nounwind"   --->   Operation 4 'read' 'y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y0) nounwind"   --->   Operation 5 'read' 'y0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.70ns)   --->   "%tmp = sub nsw i32 %y1_read, %y0_read" [../../Cpp/src/lineAlgorithms.cpp:75]   --->   Operation 6 'sub' 'tmp' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x0) nounwind, !map !30"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y0) nounwind, !map !36"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x1) nounwind, !map !40"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y1) nounwind, !map !44"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %xp) nounwind, !map !48"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %yp) nounwind, !map !52"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @bresenham_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x1) nounwind"   --->   Operation 14 'read' 'x1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%x0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x0) nounwind"   --->   Operation 15 'read' 'x0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%m_new = shl i32 %tmp, 1" [../../Cpp/src/lineAlgorithms.cpp:75]   --->   Operation 16 'shl' 'm_new' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_1 = sub i32 %x0_read, %x1_read" [../../Cpp/src/lineAlgorithms.cpp:76]   --->   Operation 17 'sub' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 18 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%slope_error_new = add i32 %tmp_1, %m_new" [../../Cpp/src/lineAlgorithms.cpp:76]   --->   Operation 18 'add' 'slope_error_new' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (2.70ns)   --->   "%tmp_3 = sub nsw i32 %x1_read, %x0_read" [../../Cpp/src/lineAlgorithms.cpp:87]   --->   Operation 19 'sub' 'tmp_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = shl i32 %tmp_3, 1" [../../Cpp/src/lineAlgorithms.cpp:87]   --->   Operation 20 'shl' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.66ns)   --->   "br label %1" [../../Cpp/src/lineAlgorithms.cpp:77]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%slope_error_new1 = phi i32 [ %slope_error_new, %0 ], [ %slope_error_new_1, %_ifconv ]"   --->   Operation 22 'phi' 'slope_error_new1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%x = phi i32 [ %x0_read, %0 ], [ %x_1, %_ifconv ]"   --->   Operation 23 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%y = phi i32 [ %y0_read, %0 ], [ %y_1, %_ifconv ]"   --->   Operation 24 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.43ns)   --->   "%tmp_5 = icmp sgt i32 %x, %x1_read" [../../Cpp/src/lineAlgorithms.cpp:77]   --->   Operation 25 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %2, label %_ifconv" [../../Cpp/src/lineAlgorithms.cpp:77]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.70ns)   --->   "%slope_error_new_2 = add nsw i32 %slope_error_new1, %m_new" [../../Cpp/src/lineAlgorithms.cpp:80]   --->   Operation 27 'add' 'slope_error_new_2' <Predicate = (!tmp_5)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %slope_error_new_2, i32 31)" [../../Cpp/src/lineAlgorithms.cpp:84]   --->   Operation 28 'bitselect' 'tmp_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.70ns)   --->   "%y_2 = add nsw i32 %y, 1" [../../Cpp/src/lineAlgorithms.cpp:86]   --->   Operation 29 'add' 'y_2' <Predicate = (!tmp_5)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (2.70ns)   --->   "%slope_error_new_3 = sub nsw i32 %slope_error_new_2, %tmp_4" [../../Cpp/src/lineAlgorithms.cpp:87]   --->   Operation 30 'sub' 'slope_error_new_3' <Predicate = (!tmp_5)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.37ns)   --->   "%slope_error_new_1 = select i1 %tmp_6, i32 %slope_error_new_2, i32 %slope_error_new_3" [../../Cpp/src/lineAlgorithms.cpp:84]   --->   Operation 31 'select' 'slope_error_new_1' <Predicate = (!tmp_5)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.37ns)   --->   "%y_1 = select i1 %tmp_6, i32 %y, i32 %y_2" [../../Cpp/src/lineAlgorithms.cpp:84]   --->   Operation 32 'select' 'y_1' <Predicate = (!tmp_5)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %xp, i32 %x) nounwind" [../../Cpp/src/lineAlgorithms.cpp:90]   --->   Operation 33 'write' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %yp, i32 %y_1) nounwind" [../../Cpp/src/lineAlgorithms.cpp:91]   --->   Operation 34 'write' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.70ns)   --->   "%x_1 = add nsw i32 %x, 1" [../../Cpp/src/lineAlgorithms.cpp:77]   --->   Operation 35 'add' 'x_1' <Predicate = (!tmp_5)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [../../Cpp/src/lineAlgorithms.cpp:77]   --->   Operation 36 'br' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [../../Cpp/src/lineAlgorithms.cpp:96]   --->   Operation 37 'ret' <Predicate = (tmp_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ yp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y1_read           (read         ) [ 0000]
y0_read           (read         ) [ 0011]
tmp               (sub          ) [ 0010]
StgValue_7        (specbitsmap  ) [ 0000]
StgValue_8        (specbitsmap  ) [ 0000]
StgValue_9        (specbitsmap  ) [ 0000]
StgValue_10       (specbitsmap  ) [ 0000]
StgValue_11       (specbitsmap  ) [ 0000]
StgValue_12       (specbitsmap  ) [ 0000]
StgValue_13       (spectopmodule) [ 0000]
x1_read           (read         ) [ 0001]
x0_read           (read         ) [ 0011]
m_new             (shl          ) [ 0001]
tmp_1             (sub          ) [ 0000]
slope_error_new   (add          ) [ 0011]
tmp_3             (sub          ) [ 0000]
tmp_4             (shl          ) [ 0001]
StgValue_21       (br           ) [ 0011]
slope_error_new1  (phi          ) [ 0001]
x                 (phi          ) [ 0001]
y                 (phi          ) [ 0001]
tmp_5             (icmp         ) [ 0001]
StgValue_26       (br           ) [ 0000]
slope_error_new_2 (add          ) [ 0000]
tmp_6             (bitselect    ) [ 0000]
y_2               (add          ) [ 0000]
slope_error_new_3 (sub          ) [ 0000]
slope_error_new_1 (select       ) [ 0011]
y_1               (select       ) [ 0011]
StgValue_33       (write        ) [ 0000]
StgValue_34       (write        ) [ 0000]
x_1               (add          ) [ 0011]
StgValue_36       (br           ) [ 0011]
StgValue_37       (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="yp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bresenham_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="y1_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y1_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="y0_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y0_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="x1_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1_read/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="x0_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x0_read/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="StgValue_33_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="StgValue_34_write_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="32" slack="0"/>
<pin id="63" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="66" class="1005" name="slope_error_new1_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="slope_error_new1 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="slope_error_new1_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slope_error_new1/3 "/>
</bind>
</comp>

<comp id="75" class="1005" name="x_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="77" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="y_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="y_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="m_new_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_new/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="slope_error_new_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="slope_error_new/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_3_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_4_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_5_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="slope_error_new_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="slope_error_new_2/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_6_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="y_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="slope_error_new_3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="slope_error_new_3/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="slope_error_new_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="slope_error_new_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="y_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="y0_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2"/>
<pin id="183" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y0_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="191" class="1005" name="x1_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="x0_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x0_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="m_new_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_new "/>
</bind>
</comp>

<comp id="206" class="1005" name="slope_error_new_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="slope_error_new "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_4_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="slope_error_new_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="slope_error_new_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="y_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="x_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="84"><net_src comp="78" pin="4"/><net_sink comp="52" pin=2"/></net>

<net id="98"><net_src comp="28" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="34" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="46" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="40" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="100" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="40" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="46" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="78" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="69" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="88" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="134" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="139" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="134" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="139" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="88" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="147" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="179"><net_src comp="78" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="34" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="189"><net_src comp="94" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="194"><net_src comp="40" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="199"><net_src comp="46" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="204"><net_src comp="100" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="209"><net_src comp="111" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="214"><net_src comp="123" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="222"><net_src comp="158" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="227"><net_src comp="166" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="232"><net_src comp="175" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xp | {3 }
	Port: yp | {3 }
 - Input state : 
	Port: bresenham : x0 | {2 }
	Port: bresenham : y0 | {1 }
	Port: bresenham : x1 | {2 }
	Port: bresenham : y1 | {1 }
  - Chain level:
	State 1
	State 2
		slope_error_new : 1
		tmp_4 : 1
	State 3
		tmp_5 : 1
		StgValue_26 : 2
		slope_error_new_2 : 1
		tmp_6 : 2
		y_2 : 1
		slope_error_new_3 : 2
		slope_error_new_1 : 3
		y_1 : 3
		StgValue_33 : 1
		StgValue_34 : 4
		x_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |         tmp_fu_94        |    0    |    39   |
|    sub   |       tmp_1_fu_105       |    0    |    32   |
|          |       tmp_3_fu_117       |    0    |    39   |
|          | slope_error_new_3_fu_153 |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |  slope_error_new_fu_111  |    0    |    32   |
|    add   | slope_error_new_2_fu_134 |    0    |    39   |
|          |        y_2_fu_147        |    0    |    39   |
|          |        x_1_fu_175        |    0    |    39   |
|----------|--------------------------|---------|---------|
|  select  | slope_error_new_1_fu_158 |    0    |    32   |
|          |        y_1_fu_166        |    0    |    32   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_5_fu_129       |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |    y1_read_read_fu_28    |    0    |    0    |
|   read   |    y0_read_read_fu_34    |    0    |    0    |
|          |    x1_read_read_fu_40    |    0    |    0    |
|          |    x0_read_read_fu_46    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_33_write_fu_52 |    0    |    0    |
|          |  StgValue_34_write_fu_59 |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |       m_new_fu_100       |    0    |    0    |
|          |       tmp_4_fu_123       |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_6_fu_139       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   380   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      m_new_reg_201      |   32   |
| slope_error_new1_reg_66 |   32   |
|slope_error_new_1_reg_219|   32   |
| slope_error_new_reg_206 |   32   |
|      tmp_4_reg_211      |   32   |
|       tmp_reg_186       |   32   |
|     x0_read_reg_196     |   32   |
|     x1_read_reg_191     |   32   |
|       x_1_reg_229       |   32   |
|         x_reg_75        |   32   |
|     y0_read_reg_181     |   32   |
|       y_1_reg_224       |   32   |
|         y_reg_85        |   32   |
+-------------------------+--------+
|          Total          |   416  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   380  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   416  |    -   |
+-----------+--------+--------+
|   Total   |   416  |   380  |
+-----------+--------+--------+
