#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jan  1 22:34:33 2022
# Process ID: 852
# Current directory: D:/Kod/Vivadola/tel_project/tel_project.runs/synth_1
# Command line: vivado.exe -log design_tel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_tel.tcl
# Log file: D:/Kod/Vivadola/tel_project/tel_project.runs/synth_1/design_tel.vds
# Journal file: D:/Kod/Vivadola/tel_project/tel_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_tel.tcl -notrace
Command: synth_design -top design_tel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11876 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 335.742 ; gain = 99.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_tel' [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter BUSY bound to: 1 - type: integer 
	Parameter REJECTED bound to: 2 - type: integer 
	Parameter RINGING bound to: 3 - type: integer 
	Parameter CALLER bound to: 4 - type: integer 
	Parameter COST bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:132]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:186]
INFO: [Synth 8-6155] done synthesizing module 'design_tel' (1#1) [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 390.629 ; gain = 154.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 390.629 ; gain = 154.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 390.629 ; gain = 154.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'design_tel'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:75]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                 RINGING |                           000010 |                              011
                REJECTED |                           000100 |                              010
                  CALLER |                           001000 |                              100
                    COST |                           010000 |                              101
                    BUSY |                           100000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'design_tel'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Kod/Vivadola/tel_project/tel_project.srcs/sources_1/new/design_tel.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 390.629 ; gain = 154.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_tel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[0]' (FDCE) to 'statusMsg_reg[1]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[1]' (FDCE) to 'statusMsg_reg[3]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[2]' (FDCE) to 'statusMsg_reg[6]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[3]' (FDCE) to 'statusMsg_reg[4]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[4]' (FDCE) to 'statusMsg_reg[7]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[6]' (FDCE) to 'statusMsg_reg[25]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[7]' (FDCE) to 'statusMsg_reg[11]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[8]' (FDCE) to 'statusMsg_reg[10]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[9]' (FDCE) to 'statusMsg_reg[19]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[10]' (FDCE) to 'statusMsg_reg[14]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[11]' (FDCE) to 'statusMsg_reg[12]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[12]' (FDCE) to 'statusMsg_reg[15]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[14]' (FDCE) to 'statusMsg_reg[18]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[15]' (FDCE) to 'statusMsg_reg[16]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[16]' (FDCE) to 'statusMsg_reg[23]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[18]' (FDCE) to 'statusMsg_reg[60]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[19]' (FDCE) to 'statusMsg_reg[27]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[21]' (FDPE) to 'statusMsg_reg[29]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[22]' (FDCE) to 'statusMsg_reg[24]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[23]' (FDCE) to 'statusMsg_reg[28]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[24]' (FDCE) to 'statusMsg_reg[30]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[27]' (FDCE) to 'statusMsg_reg[33]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[28]' (FDCE) to 'statusMsg_reg[31]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[31]' (FDCE) to 'statusMsg_reg[37]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[36]' (FDCE) to 'statusMsg_reg[40]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[37]' (FDCE) to 'statusMsg_reg[39]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[38]' (FDPE) to 'statusMsg_reg[46]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[39]' (FDCE) to 'statusMsg_reg[45]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[40]' (FDCE) to 'statusMsg_reg[44]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[45]' (FDCE) to 'statusMsg_reg[47]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[46]' (FDPE) to 'statusMsg_reg[54]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[47]' (FDCE) to 'statusMsg_reg[53]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[48]' (FDCE) to 'statusMsg_reg[57]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[53]' (FDCE) to 'statusMsg_reg[55]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[54]' (FDPE) to 'statusMsg_reg[62]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[55]' (FDCE) to 'statusMsg_reg[58]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[58]' (FDCE) to 'statusMsg_reg[61]'
INFO: [Synth 8-3886] merging instance 'statusMsg_reg[61]' (FDCE) to 'statusMsg_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\statusMsg_reg[63] )
WARNING: [Synth 8-3332] Sequential element (statusMsg_reg[63]) is unused and will be removed from module design_tel.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\statusMsg_reg[62] )
WARNING: [Synth 8-3332] Sequential element (statusMsg_reg[62]) is unused and will be removed from module design_tel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 548.039 ; gain = 311.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.039 ; gain = 311.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |    74|
|4     |LUT3   |     7|
|5     |LUT4   |    70|
|6     |LUT5   |    13|
|7     |LUT6   |    11|
|8     |FDCE   |   152|
|9     |FDPE   |    11|
|10    |LD     |     6|
|11    |IBUF   |    14|
|12    |OBUF   |   128|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   503|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 548.719 ; gain = 312.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 648.332 ; gain = 425.266
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Kod/Vivadola/tel_project/tel_project.runs/synth_1/design_tel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_tel_utilization_synth.rpt -pb design_tel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 648.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan  1 22:34:53 2022...
