
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.52+63 (git sha1 7f7ad87b7, clang++ 18.1.3 -fPIC -O3)

-- Executing script file `fir_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../fir_wrapper.v
Parsing Verilog input from `../../../fir_wrapper.v' to AST representation.
Generating RTLIL representation for module `\fir_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../../fir_wrapper.v:75
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v' to AST representation.
Generating RTLIL representation for module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v' to AST representation.
Generating RTLIL representation for module `\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v' to AST representation.
Generating RTLIL representation for module `\fir_flow_control_loop_pipe_sequential_init'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v' to AST representation.
Generating RTLIL representation for module `\fir_shift_reg_RAM_AUTO_1R1W'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v' to AST representation.
Generating RTLIL representation for module `\fir_fir_Pipeline_MACC_LOOP'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v' to AST representation.
Generating RTLIL representation for module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Generating RTLIL representation for module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v' to AST representation.
Generating RTLIL representation for module `\fir'.
Successfully finished Verilog frontend.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             \fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             \fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         \fir_shift_reg_RAM_AUTO_1R1W
Parameter \DataWidth = 8
Parameter \AddressWidth = 3
Parameter \AddressRange = 8

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\fir_shift_reg_RAM_AUTO_1R1W'.
Parameter \DataWidth = 8
Parameter \AddressWidth = 3
Parameter \AddressRange = 8
Generating RTLIL representation for module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 8
Parameter \din1_WIDTH = 6
Parameter \din2_WIDTH = 16
Parameter \dout_WIDTH = 16

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 8
Parameter \din1_WIDTH = 6
Parameter \din2_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Parameter \DataWidth = 6
Parameter \AddressWidth = 3
Parameter \AddressRange = 8

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Parameter \DataWidth = 6
Parameter \AddressWidth = 3
Parameter \AddressRange = 8
Generating RTLIL representation for module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.

9.5. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W

9.6. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W
Removing unused module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Removing unused module `\fir_shift_reg_RAM_AUTO_1R1W'.
Removing unused module `\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Removed 3 unused modules.

10. Executing SYNTH_XILINX pass.

10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

10.3. Executing HIERARCHY pass (managing design hierarchy).

10.3.1. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W

10.3.2. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W
Removed 0 unused modules.

10.4. Executing PROC pass (convert processes to netlists).

10.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:0$398'.
Removing empty process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:0$394'.
Cleaned up 0 empty switches.

10.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216 in module fir_fir_Pipeline_MACC_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210 in module fir_fir_Pipeline_MACC_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169 in module fir_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165 in module fir_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160 in module fir_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382 in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371 in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 3 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 3 switch rules as full_case in process $proc$../../../fir_wrapper.v:65$5 in module fir_wrapper.
Removed a total of 0 dead cases.

10.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 68 assignments to connections.

10.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:0$368'.
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg = 1'0
  Set init value: \grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg = 1'0
Found init rule in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:0$312'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \acc_fu_36 = 16'0000000000000000
  Set init value: \i_1_fu_40 = 4'0000
Found init rule in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:0$175'.
  Set init value: \ap_loop_init_int = 1'1
  Set init value: \ap_done_cache = 1'0
Found init rule in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:0$155'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \i_fu_40 = 4'0000
  Set init value: \ap_done_reg = 1'0

10.4.5. Executing PROC_ARST pass (detect async resets in processes).

10.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~99 debug messages>

10.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:0$368'.
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
     1/4: $4\ap_NS_fsm[4:0]
     2/4: $3\ap_NS_fsm[4:0]
     3/4: $2\ap_NS_fsm[4:0]
     4/4: $1\ap_NS_fsm[4:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
     1/1: $1\y_ap_vld[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
     1/1: $1\shift_reg_we1[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
     1/1: $1\shift_reg_we0[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
     1/1: $1\shift_reg_ce1[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
     1/2: $2\shift_reg_ce0[0:0]
     2/2: $1\shift_reg_ce0[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
     1/2: $2\shift_reg_address0[2:0]
     2/2: $1\shift_reg_address0[2:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
     1/1: $1\ap_ST_fsm_state4_blk[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
     1/1: $1\ap_ST_fsm_state2_blk[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
     1/1: $1\ap_ST_fsm_state1_blk[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
     1/1: $0\x_read_reg_72[7:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
     1/1: $0\grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
     1/1: $0\grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
     1/1: $0\q0[5:0]
Creating decoders for process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
     1/4: $0\p_reg[47:0]
     2/4: $0\b_reg[17:0]
     3/4: $0\a_reg[24:0]
     4/4: $0\m_reg[42:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:0$312'.
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
     1/1: $1\shift_reg_ce0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
     1/1: $1\filter_taps_ce0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
     1/1: $1\ap_sig_allocacmp_i[3:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
     1/1: $1\ap_sig_allocacmp_acc_load[15:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
     1/1: $1\ap_condition_exit_pp0_iter0_stage0[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
     1/1: $1\acc_out_ap_vld[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
     1/2: $0\ap_loop_exit_ready_pp0_iter3_reg[0:0]
     2/2: $0\icmp_ln66_reg_156_pp0_iter2_reg[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
     1/4: $0\ap_loop_exit_ready_pp0_iter2_reg[0:0]
     2/4: $0\ap_loop_exit_ready_pp0_iter1_reg[0:0]
     3/4: $0\icmp_ln66_reg_156_pp0_iter1_reg[0:0]
     4/4: $0\icmp_ln66_reg_156[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
     1/1: $0\i_1_fu_40[3:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
     1/1: $0\acc_fu_36[15:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:0$175'.
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
     1/1: $0\ap_done_cache[0:0]
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
     1/1: $0\ap_loop_init_int[0:0]
Creating decoders for process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
     1/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$391
     2/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_DATA[7:0]$390
     3/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_ADDR[2:0]$389
     4/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$388
     5/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_DATA[7:0]$387
     6/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_ADDR[2:0]$386
     7/7: $0\q1[7:0]
Creating decoders for process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
     1/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$380
     2/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_DATA[7:0]$379
     3/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_ADDR[2:0]$378
     4/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$377
     5/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_DATA[7:0]$376
     6/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_ADDR[2:0]$375
     7/7: $0\q0[7:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:0$155'.
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:277$144'.
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
     1/1: $1\shift_reg_we1_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
     1/1: $1\shift_reg_we0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
     1/1: $1\shift_reg_ce1_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
     1/1: $1\shift_reg_ce0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
     1/3: $3\shift_reg_address1_local[2:0]
     2/3: $2\shift_reg_address1_local[2:0]
     3/3: $1\shift_reg_address1_local[2:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
     1/1: $1\ap_sig_allocacmp_i_1[3:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.
     1/1: $1\ap_condition_exit_pp0_iter0_stage0[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
     1/2: $0\icmp_ln58_reg_145[0:0]
     2/2: $0\i_1_reg_137[3:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
     1/1: $0\i_fu_40[3:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
     1/23: $3$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$28
     2/23: $0\vectOut[2][3:0] [3]
     3/23: $0\vectOut[2][3:0] [2]
     4/23: $0\vectOut[2][3:0] [1]
     5/23: $0\vectOut[2][3:0] [0]
     6/23: $2$memwr$\stimIn$../../../fir_wrapper.v:84$4_DATA[7:0]$26
     7/23: $2$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$25
     8/23: $2$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$24
     9/23: $2$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_ADDR[1:0]$23
    10/23: $1$mem2bits$\stimIn$../../../fir_wrapper.v:70$3[7:0]$16
    11/23: $1$mem2bits$\stimIn$../../../fir_wrapper.v:69$2[7:0]$15
    12/23: $1$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$19
    13/23: $1$memwr$\stimIn$../../../fir_wrapper.v:84$4_DATA[7:0]$18
    14/23: $1$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$17
    15/23: $1$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$14
    16/23: $1$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_ADDR[1:0]$13
    17/23: $2$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$27
    18/23: $0\vectOut[1][7:0]
    19/23: $0\vectOut[0][7:0]
    20/23: $0\x[7:0]
    21/23: $0\ap_start[0:0]
    22/23: $0\ap_rst[0:0]
    23/23: $0\Dout_emu[7:0]

10.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fir.\ap_NS_fsm' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
No latch inferred for signal `\fir.\y_ap_vld' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
No latch inferred for signal `\fir.\shift_reg_we1' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
No latch inferred for signal `\fir.\shift_reg_we0' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
No latch inferred for signal `\fir.\shift_reg_ce1' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
No latch inferred for signal `\fir.\shift_reg_ce0' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
No latch inferred for signal `\fir.\shift_reg_address0' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
No latch inferred for signal `\fir.\ap_ready' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
No latch inferred for signal `\fir.\ap_idle' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
No latch inferred for signal `\fir.\ap_done' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
No latch inferred for signal `\fir.\ap_ST_fsm_state4_blk' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
No latch inferred for signal `\fir.\ap_ST_fsm_state2_blk' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
No latch inferred for signal `\fir.\ap_ST_fsm_state1_blk' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_NS_fsm' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\shift_reg_ce0_local' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\filter_taps_ce0_local' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_sig_allocacmp_i' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_sig_allocacmp_acc_load' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_ready_int' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_idle_pp0' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_idle' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_done_int' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_condition_exit_pp0_iter0_stage0' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\acc_out_ap_vld' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
No latch inferred for signal `\fir_flow_control_loop_pipe_sequential_init.\ap_done' from process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_condition_184' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:277$144'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_NS_fsm' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_we1_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_we0_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_ce1_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_ce0_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_address1_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_sig_allocacmp_i_1' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_ready_int' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_idle_pp0' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_idle' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_done_int' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_condition_exit_pp0_iter0_stage0' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.

10.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fir.\x_read_reg_72' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\fir.\grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\fir.\ap_CS_fsm' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.\q0' using process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\m_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\a_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\b_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\p_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\icmp_ln66_reg_156_pp0_iter2_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_loop_exit_ready_pp0_iter3_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\icmp_ln66_reg_156' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\icmp_ln66_reg_156_pp0_iter1_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_loop_exit_ready_pp0_iter1_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_loop_exit_ready_pp0_iter2_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\i_1_fu_40' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\acc_fu_36' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter4' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter3' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter2' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter1' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
  created $dff cell `$procdff$1993' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_done_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
  created $dff cell `$procdff$1994' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_CS_fsm' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
  created $dff cell `$procdff$1995' with positive edge clock.
Creating register for signal `\fir_flow_control_loop_pipe_sequential_init.\ap_done_cache' using process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
  created $dff cell `$procdff$1996' with positive edge clock.
Creating register for signal `\fir_flow_control_loop_pipe_sequential_init.\ap_loop_init_int' using process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
  created $dff cell `$procdff$1997' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.\q1' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$1998' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_ADDR' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$1999' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_DATA' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$2000' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$2001' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.\q0' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$2002' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_ADDR' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$2003' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_DATA' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$2004' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$2005' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\i_1_reg_137' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
  created $dff cell `$procdff$2006' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\icmp_ln58_reg_145' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
  created $dff cell `$procdff$2007' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\i_fu_40' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
  created $dff cell `$procdff$2008' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_enable_reg_pp0_iter1' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
  created $dff cell `$procdff$2009' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_done_reg' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
  created $dff cell `$procdff$2010' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_CS_fsm' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
  created $dff cell `$procdff$2011' with positive edge clock.
Creating register for signal `\fir_wrapper.\Dout_emu' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2012' with positive edge clock.
Creating register for signal `\fir_wrapper.\ap_rst' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2013' with positive edge clock.
Creating register for signal `\fir_wrapper.\ap_start' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2014' with positive edge clock.
Creating register for signal `\fir_wrapper.\x' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2015' with positive edge clock.
Creating register for signal `\fir_wrapper.\vectOut[0]' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2016' with positive edge clock.
Creating register for signal `\fir_wrapper.\vectOut[1]' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2017' with positive edge clock.
Creating register for signal `\fir_wrapper.\vectOut[2] [3:0]' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2018' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_ADDR' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2019' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2020' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2bits$\stimIn$../../../fir_wrapper.v:69$2' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2021' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2bits$\stimIn$../../../fir_wrapper.v:70$3' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2022' with positive edge clock.
Creating register for signal `\fir_wrapper.$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2023' with positive edge clock.
Creating register for signal `\fir_wrapper.$memwr$\stimIn$../../../fir_wrapper.v:84$4_DATA' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2024' with positive edge clock.
Creating register for signal `\fir_wrapper.$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$2025' with positive edge clock.

10.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:0$368'.
Found and cleaned up 4 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
Found and cleaned up 2 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
Found and cleaned up 2 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
Found and cleaned up 3 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
Found and cleaned up 3 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
Found and cleaned up 1 empty switch in `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
Removing empty process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
Found and cleaned up 1 empty switch in `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
Removing empty process `fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:0$312'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
Found and cleaned up 2 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
Found and cleaned up 2 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
Found and cleaned up 2 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:0$175'.
Found and cleaned up 1 empty switch in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
Found and cleaned up 3 empty switches in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
Found and cleaned up 3 empty switches in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
Found and cleaned up 2 empty switches in `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
Removing empty process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
Found and cleaned up 2 empty switches in `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
Removing empty process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:0$155'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:277$144'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
Found and cleaned up 3 empty switches in `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
Removing empty process `fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
Cleaned up 99 empty switches.

10.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir.
<suppressed ~33 debug messages>
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
<suppressed ~94 debug messages>
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
<suppressed ~9 debug messages>
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
<suppressed ~95 debug messages>
Optimizing module fir_wrapper.
<suppressed ~1 debug messages>

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_wrapper.

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_wrapper..
Removed 30 unused cells and 593 unused wires.
<suppressed ~46 debug messages>

10.9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1...
Checking module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R...
Checking module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W...
Checking module fir...
Checking module fir_fir_Pipeline_MACC_LOOP...
Checking module fir_fir_Pipeline_SHIFTER_LOOP...
Checking module fir_flow_control_loop_pipe_sequential_init...
Checking module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0...
Checking module fir_wrapper...
Warning: Wire fir_wrapper.\vectOut[2] [7] is used but has no driver.
Warning: Wire fir_wrapper.\vectOut[2] [6] is used but has no driver.
Warning: Wire fir_wrapper.\vectOut[2] [5] is used but has no driver.
Warning: Wire fir_wrapper.\vectOut[2] [4] is used but has no driver.
Found and reported 4 problems.

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
<suppressed ~12 debug messages>
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
<suppressed ~12 debug messages>
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
<suppressed ~30 debug messages>
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 19 cells.

10.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1723.
    dead port 2/2 on $mux $procmux$1729.
    dead port 2/2 on $mux $procmux$1735.
    dead port 2/2 on $mux $procmux$1753.
    dead port 2/2 on $mux $procmux$1759.
    dead port 2/2 on $mux $procmux$1765.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1500.
    dead port 2/2 on $mux $procmux$1509.
    dead port 2/2 on $mux $procmux$1519.
    dead port 1/2 on $mux $procmux$1544.
    dead port 1/2 on $mux $procmux$1553.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1796.
    dead port 1/2 on $mux $procmux$1799.
    dead port 2/2 on $mux $procmux$1801.
    dead port 2/2 on $mux $procmux$1807.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1866.
    dead port 1/2 on $mux $procmux$1869.
    dead port 1/2 on $mux $procmux$1899.
    dead port 1/2 on $mux $procmux$1905.
    dead port 1/2 on $mux $procmux$1944.
Removed 20 multiplexer ports.
<suppressed ~83 debug messages>

10.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
    Consolidated identical input bits for $mux cell $procmux$1721:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$1721_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1721_Y [0]
      New connections: $procmux$1721_Y [7:1] = { $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1751:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$1751_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1751_Y [0]
      New connections: $procmux$1751_Y [7:1] = { $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] }
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
    Consolidated identical input bits for $mux cell $procmux$1738:
      Old ports: A=8'00000000, B=$2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$391, Y=$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385
      New ports: A=1'0, B=$procmux$1721_Y [0], Y=$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0]
      New connections: $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [7:1] = { $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] }
    Consolidated identical input bits for $mux cell $procmux$1768:
      Old ports: A=8'00000000, B=$2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$380, Y=$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374
      New ports: A=1'0, B=$procmux$1751_Y [0], Y=$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0]
      New connections: $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [7:1] = { $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] }
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1941:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$1941_Y
      New ports: A=1'1, B=1'0, Y=$procmux$1941_Y [0]
      New connections: $procmux$1941_Y [7:1] = { $procmux$1941_Y [0] $procmux$1941_Y [0] $procmux$1941_Y [0] $procmux$1941_Y [0] $procmux$1941_Y [0] $procmux$1941_Y [0] $procmux$1941_Y [0] }
  Optimizing cells in module \fir_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1926:
      Old ports: A=$2$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$27, B=8'00000000, Y=$0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12
      New ports: A=$procmux$1941_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0]
      New connections: $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [7:1] = { $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] }
  Optimizing cells in module \fir_wrapper.
Performed a total of 6 changes.

10.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
<suppressed ~6 debug messages>
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
<suppressed ~12 debug messages>
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
<suppressed ~3 debug messages>
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 7 cells.

10.10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 42 unused wires.
<suppressed ~5 debug messages>

10.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

10.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.10.16. Finished OPT passes. (There is nothing left to do.)

10.11. Executing FSM pass (extract and optimize FSM).

10.11.1. Executing FSM_DETECT pass (finding FSMs in design).

10.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1977 ($dff) from module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R (D = $memrd$\rom0$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:36$396_DATA, Q = \q0).
Adding EN signal on $procdff$2002 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memrd$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:56$381_DATA, Q = \q0).
Adding EN signal on $procdff$1998 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memrd$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:73$392_DATA, Q = \q1).
Adding SRST signal on $procdff$1976 ($dff) from module fir (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$1975 ($dff) from module fir (D = $procmux$1589_Y, Q = \grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2037 ($sdff) from module fir (D = $procmux$1589_Y, Q = \grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg).
Adding SRST signal on $procdff$1974 ($dff) from module fir (D = $procmux$1581_Y, Q = \grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2041 ($sdff) from module fir (D = $procmux$1581_Y, Q = \grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg).
Adding EN signal on $procdff$1973 ($dff) from module fir (D = \x, Q = \x_read_reg_72).
Adding SRST signal on $procdff$1995 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$1994 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_done_int, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$1993 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = $procmux$1681_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2052 ($sdff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$1992 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_enable_reg_pp0_iter1, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$1991 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_enable_reg_pp0_iter2, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$1990 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_enable_reg_pp0_iter3, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$1989 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_sig_allocacmp_acc_load, Q = \acc_fu_36, rval = 16'0000000000000000).
Adding EN signal on $procdff$1988 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = $procmux$1655_Y, Q = \i_1_fu_40).
Adding EN signal on $procdff$1987 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_loop_exit_ready_pp0_iter1_reg, Q = \ap_loop_exit_ready_pp0_iter2_reg).
Adding EN signal on $procdff$1986 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \ap_condition_exit_pp0_iter0_stage0, Q = \ap_loop_exit_ready_pp0_iter1_reg).
Adding EN signal on $procdff$1985 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \icmp_ln66_reg_156, Q = \icmp_ln66_reg_156_pp0_iter1_reg).
Adding EN signal on $procdff$1984 ($dff) from module fir_fir_Pipeline_MACC_LOOP (D = \icmp_ln66_fu_90_p2, Q = \icmp_ln66_reg_156).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$2046 ($sdff) from module fir_fir_Pipeline_MACC_LOOP.
Adding SRST signal on $procdff$2011 ($dff) from module fir_fir_Pipeline_SHIFTER_LOOP (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$2010 ($dff) from module fir_fir_Pipeline_SHIFTER_LOOP (D = \ap_done_int, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$2009 ($dff) from module fir_fir_Pipeline_SHIFTER_LOOP (D = $procmux$1841_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2075 ($sdff) from module fir_fir_Pipeline_SHIFTER_LOOP (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$2008 ($dff) from module fir_fir_Pipeline_SHIFTER_LOOP (D = $procmux$1837_Y, Q = \i_fu_40).
Adding EN signal on $procdff$2007 ($dff) from module fir_fir_Pipeline_SHIFTER_LOOP (D = \icmp_ln58_fu_98_p2, Q = \icmp_ln58_reg_145).
Adding EN signal on $procdff$2006 ($dff) from module fir_fir_Pipeline_SHIFTER_LOOP (D = \ap_sig_allocacmp_i_1, Q = \i_1_reg_137).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$2069 ($sdff) from module fir_fir_Pipeline_SHIFTER_LOOP.
Adding SRST signal on $procdff$1997 ($dff) from module fir_flow_control_loop_pipe_sequential_init (D = $procmux$1711_Y, Q = \ap_loop_init_int, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2086 ($sdff) from module fir_flow_control_loop_pipe_sequential_init (D = 1'0, Q = \ap_loop_init_int).
Adding SRST signal on $procdff$1996 ($dff) from module fir_flow_control_loop_pipe_sequential_init (D = $procmux$1706_Y, Q = \ap_done_cache, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2090 ($sdff) from module fir_flow_control_loop_pipe_sequential_init (D = $procmux$1706_Y, Q = \ap_done_cache).
Adding EN signal on $procdff$1981 ($dff) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 (D = \p, Q = \p_reg).
Adding EN signal on $procdff$1980 ($dff) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 (D = { 12'000000000000 \in1 }, Q = \b_reg).
Adding EN signal on $procdff$1979 ($dff) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 (D = { 17'00000000000000000 \in0 }, Q = \a_reg).
Adding EN signal on $procdff$1978 ($dff) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 (D = \m, Q = \m_reg).
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$2096 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$2095 ($dffe) from module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Adding EN signal on $procdff$2018 ($dff) from module fir_wrapper (D = { \y_ap_vld \ap_ready \ap_idle \ap_done }, Q = \vectOut[2] [3:0]).
Adding EN signal on $procdff$2017 ($dff) from module fir_wrapper (D = \y [15:8], Q = \vectOut[1]).
Adding EN signal on $procdff$2016 ($dff) from module fir_wrapper (D = \y [7:0], Q = \vectOut[0]).
Adding EN signal on $procdff$2015 ($dff) from module fir_wrapper (D = $memrd$\stimIn$../../../fir_wrapper.v:71$22_DATA, Q = \x).
Adding EN signal on $procdff$2014 ($dff) from module fir_wrapper (D = $memrd$\stimIn$../../../fir_wrapper.v:69$20_DATA [1], Q = \ap_start).
Adding EN signal on $procdff$2013 ($dff) from module fir_wrapper (D = $memrd$\stimIn$../../../fir_wrapper.v:69$20_DATA [0], Q = \ap_rst).
Adding EN signal on $procdff$2012 ($dff) from module fir_wrapper (D = $3$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$28, Q = \Dout_emu).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 60 unused cells and 57 unused wires.
<suppressed ~70 debug messages>

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
<suppressed ~2 debug messages>
Optimizing module fir_fir_Pipeline_MACC_LOOP.
<suppressed ~6 debug messages>
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
<suppressed ~12 debug messages>
Optimizing module fir_flow_control_loop_pipe_sequential_init.
<suppressed ~1 debug messages>
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.12.9. Rerunning OPT passes. (Maybe there is more to do..)

10.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

10.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

10.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$2068 ($dffe) from module fir_fir_Pipeline_MACC_LOOP.
Removing always-active EN on $auto$ff.cc:266:slice$2067 ($dffe) from module fir_fir_Pipeline_MACC_LOOP.
Removing always-active EN on $auto$ff.cc:266:slice$2066 ($dffe) from module fir_fir_Pipeline_MACC_LOOP.
Removing always-active EN on $auto$ff.cc:266:slice$2065 ($dffe) from module fir_fir_Pipeline_MACC_LOOP.
Removing always-active EN on $auto$ff.cc:266:slice$2055 ($sdffe) from module fir_fir_Pipeline_MACC_LOOP.
Removing always-active EN on $auto$ff.cc:266:slice$2085 ($dffe) from module fir_fir_Pipeline_SHIFTER_LOOP.
Removing always-active EN on $auto$ff.cc:266:slice$2084 ($dffe) from module fir_fir_Pipeline_SHIFTER_LOOP.
Removing always-active EN on $auto$ff.cc:266:slice$2078 ($sdffe) from module fir_fir_Pipeline_SHIFTER_LOOP.

10.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 21 unused wires.
<suppressed ~3 debug messages>

10.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.12.16. Rerunning OPT passes. (Maybe there is more to do..)

10.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

10.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.12.20. Executing OPT_DFF pass (perform DFF optimizations).

10.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.12.23. Finished OPT passes. (There is nothing left to do.)

10.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$meminit$\rom0$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:0$397 (rom0).
Removed top 29 address bits (of 32) from memory init port $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$meminit$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:0$393 (ram).
Removed top 1 bits (of 5) from port B of cell fir.$procmux$1501_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell fir.$procmux$1507 ($mux).
Removed top 3 bits (of 5) from port B of cell fir.$procmux$1510_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell fir.$procmux$1517 ($mux).
Removed top 4 bits (of 5) from port B of cell fir.$procmux$1520_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell fir.$procmux$1525_CMP0 ($eq).
Removed top 3 bits (of 5) from wire fir.$2\ap_NS_fsm[4:0].
Removed top 2 bits (of 5) from wire fir.$3\ap_NS_fsm[4:0].
Removed top 3 bits (of 4) from port B of cell fir_fir_Pipeline_MACC_LOOP.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308 ($add).
Removed top 3 bits (of 4) from port B of cell fir_fir_Pipeline_SHIFTER_LOOP.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142 ($add).
Removed top 2 bits (of 3) from port B of cell fir_fir_Pipeline_SHIFTER_LOOP.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143 ($add).
Removed top 1 bits (of 4) from FF cell fir_fir_Pipeline_SHIFTER_LOOP.$auto$ff.cc:266:slice$2085 ($dff).
Removed top 16 bits (of 25) from port A of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 11 bits (of 18) from port B of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Converting cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul) from signed to unsigned.
Removed top 27 bits (of 43) from port Y of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 1 bits (of 9) from port A of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 1 bits (of 7) from port B of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 2 bits (of 16) from port Y of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 31 bits (of 48) from port B of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 4 bits (of 48) from port Y of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 4 bits (of 48) from FF cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$auto$ff.cc:266:slice$2094 ($dffe).
Removed top 29 bits (of 43) from FF cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$auto$ff.cc:266:slice$2097 ($dffe).
Removed top 28 bits (of 43) from port A of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Converting cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add) from signed to unsigned.
Removed top 26 bits (of 44) from port Y of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 1 bits (of 15) from port A of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 1 bits (of 17) from port B of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 1 bits (of 18) from port Y of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 28 bits (of 44) from FF cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$auto$ff.cc:266:slice$2094 ($dffe).
Removed top 1 bits (of 17) from port Y of cell fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 17 bits (of 25) from wire fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.a_reg.
Removed top 12 bits (of 18) from wire fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.b_reg.
Removed top 29 bits (of 43) from wire fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.m.
Removed top 29 bits (of 43) from wire fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.m_reg.
Removed top 36 bits (of 48) from wire fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.p.
Removed top 2 address bits (of 3) from memory init port fir_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2028 (stimIn).
Removed top 31 address bits (of 32) from memory read port fir_wrapper.$memrd$\stimIn$../../../fir_wrapper.v:69$20 (stimIn).
Removed top 31 address bits (of 32) from memory read port fir_wrapper.$memrd$\stimIn$../../../fir_wrapper.v:71$22 (stimIn).
Removed top 1 bits (of 2) from port B of cell fir_wrapper.$procmux$1863_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell fir_wrapper.$procmux$1932 ($mux).
Removed top 2 bits (of 3) from mux cell fir_wrapper.$procmux$1902 ($mux).
Removed top 2 bits (of 3) from wire fir_wrapper.$0$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$10.
Removed top 2 bits (of 3) from wire fir_wrapper.$2$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$25.

10.14. Executing PEEPOPT pass (run peephole optimizers).

10.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

10.16. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell fir/$procmux$1522.
  data width: 5 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \ap_CS_fsm
    table of choices:
      0: 5'10000: 5'00001
      1: 5'01000: $4\ap_NS_fsm[4:0]
      2: 5'00100: 5'01000
      3: 5'00010: { 2'00 $3\ap_NS_fsm[4:0] }
      4: 5'00001: { 3'000 $2\ap_NS_fsm[4:0] }
    optimizing one-hot encoding.
      0: new crtl signal is \ap_CS_fsm [4].
      1: new crtl signal is \ap_CS_fsm [3].
      2: new crtl signal is \ap_CS_fsm [2].
      3: new crtl signal is \ap_CS_fsm [1].
      4: new crtl signal is \ap_CS_fsm [0].
Inspecting $pmux cell fir_wrapper/$procmux$1861.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \Addr_emu [1:0]
    best permutation: \Addr_emu [1:0]
    best xor mask: 2'00
      0: 2'10 -> 2'10 -> 2'10: \vectOut[2]
      1: 2'01 -> 2'01 -> 2'01: \vectOut[1]
      2: 2'00 -> 2'00 -> 2'00: \vectOut[0]
    choices: 3
    min choice: 0
    max choice: 2
    range density: 100%
    absolute density: 100%
    full density: 75%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:712:execute$2135.
Removed 8 unused cells and 8 unused wires.

10.17. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\rom0'[0] in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R': merging output FF to cell.
Checking read port `\ram'[0] in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
Checking read port `\ram'[1] in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
Checking read port `\stimIn'[0] in module `\fir_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\fir_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

10.18. Executing TECHMAP pass (map to technology primitives).

10.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

10.18.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

10.18.3. Continuing TECHMAP pass.
Using template $paramod$a129f0f7fe70690f47d19240aaeeb9e5c3845216\_80_mul for cells of type $mul.
Using template $paramod$f7e0e8577883f673ff2b5e7527f6edd06d42c33e\_80_mul for cells of type $mul.
Using template $paramod$cf3855bda8978e2f16fb61916f224927b368c95f\$__MUL25X18 for cells of type $__MUL25X18.
No more expansions possible.
<suppressed ~128 debug messages>

10.19. Executing OPT_EXPR pass (perform const folding).

10.20. Executing WREDUCE pass (reducing word size of cells).

10.21. Executing XILINX_DSP pass (pack resources into DSPs).
Analysing fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 for Xilinx DSP packing.
  postadder $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add)
  clock: \clk (posedge) ffA2:$auto$ff.cc:266:slice$2098 ffB2:$auto$ff.cc:266:slice$2099 ffM:$auto$ff.cc:266:slice$2097 ffP:$auto$ff.cc:266:slice$2094
<suppressed ~13 debug messages>

10.22. Executing TECHMAP pass (map to technology primitives).

10.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

10.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

10.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

10.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fir:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fir_fir_Pipeline_MACC_LOOP:
  creating $macc model for $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308 ($add).
  creating $alu model for $macc $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308.
  creating $alu cell for $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308: $auto$alumacc.cc:495:replace_alu$2181
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fir_fir_Pipeline_SHIFTER_LOOP:
  creating $macc model for $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142 ($add).
  creating $macc model for $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143 ($add).
  creating $alu model for $macc $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143.
  creating $alu model for $macc $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142.
  creating $alu cell for $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142: $auto$alumacc.cc:495:replace_alu$2184
  creating $alu cell for $add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143: $auto$alumacc.cc:495:replace_alu$2187
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fir_flow_control_loop_pipe_sequential_init:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fir_wrapper:
  created 0 $alu and 0 $macc cells.

10.24. Executing SHARE pass (SAT-based resource sharing).

10.25. Executing OPT pass (performing simple optimizations).

10.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$1861.
    dead port 2/5 on $pmux $procmux$1861.
    dead port 3/5 on $pmux $procmux$1861.
    dead port 5/5 on $pmux $procmux$1861.
Removed 4 multiplexer ports.
<suppressed ~45 debug messages>

10.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.25.6. Executing OPT_DFF pass (perform DFF optimizations).

10.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 10 unused cells and 58 unused wires.
<suppressed ~19 debug messages>

10.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.25.9. Rerunning OPT passes. (Maybe there is more to do..)

10.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

10.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.25.13. Executing OPT_DFF pass (perform DFF optimizations).

10.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.25.16. Finished OPT passes. (There is nothing left to do.)

10.26. Executing MEMORY pass.

10.26.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.26.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.26.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.26.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.26.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.26.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.26.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.ram by address:
Consolidating write ports of memory $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.ram by address:
Consolidating write ports of memory $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.ram using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 0, 1.
  Common input cone for all EN signals: 4 cells.
  Size of unconstrained SAT problem: 32 variables, 72 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
Consolidating read ports of memory fir_wrapper.stimIn by address:
  Merging ports 0, 1 (address 1'1).

10.26.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.26.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.28. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.rom0
using FF mapping for memory $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.ram
using FF mapping for memory fir_wrapper.stimIn
<suppressed ~2510 debug messages>

10.29. Executing TECHMAP pass (map to technology primitives).

10.29.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

10.29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

10.30. Executing TECHMAP pass (map to technology primitives).

10.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

10.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.31. Executing OPT pass (performing simple optimizations).

10.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
<suppressed ~12 debug messages>
Optimizing module fir.
<suppressed ~14 debug messages>
Optimizing module fir_fir_Pipeline_MACC_LOOP.
<suppressed ~8 debug messages>
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
<suppressed ~13 debug messages>
Optimizing module fir_flow_control_loop_pipe_sequential_init.
<suppressed ~4 debug messages>
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
<suppressed ~1 debug messages>
Optimizing module fir_wrapper.
<suppressed ~9 debug messages>

10.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2060 ($dffe) from module fir_fir_Pipeline_MACC_LOOP (D = \add_ln66_fu_96_p2, Q = \i_1_fu_40, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$2079 ($dffe) from module fir_fir_Pipeline_SHIFTER_LOOP (D = \add_ln56_fu_115_p2, Q = \i_fu_40, rval = 4'0111).

10.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 2 unused cells and 41 unused wires.
<suppressed ~8 debug messages>

10.31.5. Rerunning OPT passes. (Removed registers in this run.)

10.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.31.8. Executing OPT_DFF pass (perform DFF optimizations).

10.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.31.10. Finished fast OPT passes.

10.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \rom0 in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:
  created 8 $dff cells and 0 static cells of width 6.
Extracted data FF from read port 0 of $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.rom0: $\rom0$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \ram in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W:
  created 8 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.ram: $\ram$rdreg[0]
Extracted data FF from read port 1 of $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.ram: $\ram$rdreg[1]
  read interface: 2 $dff and 14 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \stimIn in module \fir_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of fir_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 2 write mux blocks.

10.33. Executing OPT pass (performing simple optimizations).

10.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
<suppressed ~12 debug messages>
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.
<suppressed ~6 debug messages>

10.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

10.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
    Consolidated identical input bits for $mux cell $memory\rom0$rdmux[0][2][2]$2543:
      Old ports: A=6'100010, B=6'011001, Y=$memory\rom0$rdmux[0][1][1]$a$2535
      New ports: A=2'10, B=2'01, Y=$memory\rom0$rdmux[0][1][1]$a$2535 [1:0]
      New connections: $memory\rom0$rdmux[0][1][1]$a$2535 [5:2] = { $memory\rom0$rdmux[0][1][1]$a$2535 [1:0] $memory\rom0$rdmux[0][1][1]$a$2535 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom0$rdmux[0][2][1]$2540:
      Old ports: A=6'011001, B=6'100010, Y=$memory\rom0$rdmux[0][1][0]$b$2533
      New ports: A=2'01, B=2'10, Y=$memory\rom0$rdmux[0][1][0]$b$2533 [1:0]
      New connections: $memory\rom0$rdmux[0][1][0]$b$2533 [5:2] = { $memory\rom0$rdmux[0][1][0]$b$2533 [1:0] $memory\rom0$rdmux[0][1][0]$b$2533 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom0$rdmux[0][2][0]$2537:
      Old ports: A=6'000100, B=6'001100, Y=$memory\rom0$rdmux[0][1][0]$a$2532
      New ports: A=1'0, B=1'1, Y=$memory\rom0$rdmux[0][1][0]$a$2532 [3]
      New connections: { $memory\rom0$rdmux[0][1][0]$a$2532 [5:4] $memory\rom0$rdmux[0][1][0]$a$2532 [2:0] } = 5'00100
    Consolidated identical input bits for $mux cell $memory\rom0$rdmux[0][2][3]$2546:
      Old ports: A=6'001100, B=6'000100, Y=$memory\rom0$rdmux[0][1][1]$b$2536
      New ports: A=1'1, B=1'0, Y=$memory\rom0$rdmux[0][1][1]$b$2536 [3]
      New connections: { $memory\rom0$rdmux[0][1][1]$b$2536 [5:4] $memory\rom0$rdmux[0][1][1]$b$2536 [2:0] } = 5'00100
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
    Consolidated identical input bits for $mux cell $memory\rom0$rdmux[0][1][1]$2534:
      Old ports: A=$memory\rom0$rdmux[0][1][1]$a$2535, B=$memory\rom0$rdmux[0][1][1]$b$2536, Y=$memory\rom0$rdmux[0][0][0]$b$2530
      New ports: A={ $memory\rom0$rdmux[0][1][1]$a$2535 [0] 1'0 $memory\rom0$rdmux[0][1][1]$a$2535 [1:0] }, B={ $memory\rom0$rdmux[0][1][1]$b$2536 [3] 3'100 }, Y=$memory\rom0$rdmux[0][0][0]$b$2530 [3:0]
      New connections: $memory\rom0$rdmux[0][0][0]$b$2530 [5:4] = $memory\rom0$rdmux[0][0][0]$b$2530 [1:0]
    Consolidated identical input bits for $mux cell $memory\rom0$rdmux[0][1][0]$2531:
      Old ports: A=$memory\rom0$rdmux[0][1][0]$a$2532, B=$memory\rom0$rdmux[0][1][0]$b$2533, Y=$memory\rom0$rdmux[0][0][0]$a$2529
      New ports: A={ $memory\rom0$rdmux[0][1][0]$a$2532 [3] 3'100 }, B={ $memory\rom0$rdmux[0][1][0]$b$2533 [0] 1'0 $memory\rom0$rdmux[0][1][0]$b$2533 [1:0] }, Y=$memory\rom0$rdmux[0][0][0]$a$2529 [3:0]
      New connections: $memory\rom0$rdmux[0][0][0]$a$2529 [5:4] = $memory\rom0$rdmux[0][0][0]$a$2529 [1:0]
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
    Consolidated identical input bits for $mux cell $memory\rom0$rdmux[0][0][0]$2528:
      Old ports: A=$memory\rom0$rdmux[0][0][0]$a$2529, B=$memory\rom0$rdmux[0][0][0]$b$2530, Y=$\rom0$rdreg[0]$d
      New ports: A=$memory\rom0$rdmux[0][0][0]$a$2529 [3:0], B=$memory\rom0$rdmux[0][0][0]$b$2530 [3:0], Y=$\rom0$rdreg[0]$d [3:0]
      New connections: $\rom0$rdreg[0]$d [5:4] = $\rom0$rdreg[0]$d [1:0]
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
    Consolidated identical input bits for $mux cell $procmux$1498:
      Old ports: A=5'01000, B=5'10000, Y=$4\ap_NS_fsm[4:0]
      New ports: A=2'01, B=2'10, Y=$4\ap_NS_fsm[4:0] [4:3]
      New connections: $4\ap_NS_fsm[4:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $procmux$1507:
      Old ports: A=3'010, B=3'100, Y=$3\ap_NS_fsm[4:0]
      New ports: A=2'01, B=2'10, Y=$3\ap_NS_fsm[4:0] [2:1]
      New connections: $3\ap_NS_fsm[4:0] [0] = 1'0
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 9 changes.

10.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.33.6. Executing OPT_SHARE pass.

10.33.7. Executing OPT_DFF pass (perform DFF optimizations).

10.33.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 48 unused wires.
<suppressed ~3 debug messages>

10.33.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
<suppressed ~2 debug messages>
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.33.10. Rerunning OPT passes. (Maybe there is more to do..)

10.33.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

10.33.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.33.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.33.14. Executing OPT_SHARE pass.

10.33.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\ram[7]$2563 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[7][1][0]$y$2742, Q = \ram[7]).
Adding EN signal on $memory\ram[6]$2561 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[6][1][0]$y$2730, Q = \ram[6]).
Adding EN signal on $memory\ram[5]$2559 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[5][1][0]$y$2714, Q = \ram[5]).
Adding EN signal on $memory\ram[4]$2557 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[4][1][0]$y$2702, Q = \ram[4]).
Adding EN signal on $memory\ram[3]$2555 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[3][1][0]$y$2682, Q = \ram[3]).
Adding EN signal on $memory\ram[2]$2553 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[2][1][0]$y$2670, Q = \ram[2]).
Adding EN signal on $memory\ram[1]$2551 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[1][1][0]$y$2650, Q = \ram[1]).
Adding EN signal on $memory\ram[0]$2549 ($dff) from module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (D = $memory\ram$wrmux[0][1][0]$y$2634, Q = \ram[0]).
Adding EN signal on $memory\stimIn[1]$2745 ($dff) from module fir_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$2743 ($dff) from module fir_wrapper (D = \Din_emu, Q = \stimIn[0]).

10.33.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 2 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

10.33.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
<suppressed ~16 debug messages>
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.33.18. Rerunning OPT passes. (Maybe there is more to do..)

10.33.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

10.33.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.33.22. Executing OPT_SHARE pass.

10.33.23. Executing OPT_DFF pass (perform DFF optimizations).

10.33.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

10.33.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.33.26. Rerunning OPT passes. (Maybe there is more to do..)

10.33.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_MACC_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_fir_Pipeline_SHIFTER_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir_flow_control_loop_pipe_sequential_init..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

10.33.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
  Optimizing cells in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
  Optimizing cells in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing cells in module \fir.
  Optimizing cells in module \fir_fir_Pipeline_MACC_LOOP.
  Optimizing cells in module \fir_fir_Pipeline_SHIFTER_LOOP.
  Optimizing cells in module \fir_flow_control_loop_pipe_sequential_init.
  Optimizing cells in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.33.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.33.30. Executing OPT_SHARE pass.

10.33.31. Executing OPT_DFF pass (perform DFF optimizations).

10.33.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..

10.33.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.33.34. Finished OPT passes. (There is nothing left to do.)

10.34. Executing XILINX_SRL pass (Xilinx shift register extraction).

10.35. Executing TECHMAP pass (map to technology primitives).

10.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.35.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

10.35.3. Continuing TECHMAP pass.
Using template $paramod$constmap:ccb514898f115e87f403a05fcffa62320a6b2a0c$paramod$f3a12481f3a2a9dcf7c9aba8595310f3e7b27acd\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $or.
Using template $paramod$262f754f5ae6b90cf64b6912bd2d369e96d38075\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$9b99a7cbf436681a5a0ee74b7fc01b26de8c6af8\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
No more expansions possible.
<suppressed ~543 debug messages>

10.36. Executing OPT pass (performing simple optimizations).

10.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
<suppressed ~3 debug messages>
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
<suppressed ~33 debug messages>
Optimizing module fir_fir_Pipeline_MACC_LOOP.
<suppressed ~13 debug messages>
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
<suppressed ~18 debug messages>
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.

10.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Finding identical cells in module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Finding identical cells in module `\fir'.
Finding identical cells in module `\fir_fir_Pipeline_MACC_LOOP'.
<suppressed ~6 debug messages>
Finding identical cells in module `\fir_fir_Pipeline_SHIFTER_LOOP'.
<suppressed ~33 debug messages>
Finding identical cells in module `\fir_flow_control_loop_pipe_sequential_init'.
Finding identical cells in module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Finding identical cells in module `\fir_wrapper'.
Removed a total of 18 cells.

10.36.3. Executing OPT_DFF pass (perform DFF optimizations).

10.36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1..
Finding unused cells or wires in module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W..
Finding unused cells or wires in module \fir..
Finding unused cells or wires in module \fir_fir_Pipeline_MACC_LOOP..
Finding unused cells or wires in module \fir_fir_Pipeline_SHIFTER_LOOP..
Finding unused cells or wires in module \fir_flow_control_loop_pipe_sequential_init..
Finding unused cells or wires in module \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0..
Finding unused cells or wires in module \fir_wrapper..
Removed 34 unused cells and 132 unused wires.
<suppressed ~41 debug messages>

10.36.5. Finished fast OPT passes.

10.37. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port fir_wrapper.Addr_emu using IBUF.
Mapping port fir_wrapper.Din_emu using IBUF.
Mapping port fir_wrapper.Dout_emu using OBUF.
Mapping port fir_wrapper.clk_dut using IBUF.
Mapping port fir_wrapper.clk_emu using IBUF.
Mapping port fir_wrapper.get_emu using IBUF.
Mapping port fir_wrapper.load_emu using IBUF.

10.38. Executing TECHMAP pass (map to technology primitives).

10.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.38.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

10.38.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~78 debug messages>

10.39. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
<suppressed ~1 debug messages>
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_wrapper.
<suppressed ~8 debug messages>

10.41. Executing ABC pass (technology mapping using ABC).

10.41.1. Extracting gate netlist of module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

10.41.2. Extracting gate netlist of module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

10.41.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.41.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

10.41.3. Extracting gate netlist of module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W' to `<abc-temp-dir>/input.blif'..
Extracted 232 gates and 322 wires to a netlist network with 90 inputs and 88 outputs.

10.41.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.41.3.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      151
ABC RESULTS:        internal signals:      144
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:       88
Removing temp directory.

10.41.4. Extracting gate netlist of module `\fir' to `<abc-temp-dir>/input.blif'..
Extracted 31 gates and 53 wires to a netlist network with 21 inputs and 16 outputs.

10.41.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.41.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       16
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       16
Removing temp directory.

10.41.5. Extracting gate netlist of module `\fir_fir_Pipeline_MACC_LOOP' to `<abc-temp-dir>/input.blif'..
Extracted 51 gates and 99 wires to a netlist network with 47 inputs and 33 outputs.

10.41.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.41.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       33
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       47
ABC RESULTS:          output signals:       33
Removing temp directory.

10.41.6. Extracting gate netlist of module `\fir_fir_Pipeline_SHIFTER_LOOP' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 56 wires to a netlist network with 14 inputs and 24 outputs.

10.41.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.41.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       24
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       24
Removing temp directory.

10.41.7. Extracting gate netlist of module `\fir_flow_control_loop_pipe_sequential_init' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

10.41.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.41.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

10.41.8. Extracting gate netlist of module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

10.41.9. Extracting gate netlist of module `\fir_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 20 gates and 45 wires to a netlist network with 24 inputs and 12 outputs.

10.41.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.41.9.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       12
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       12
Removing temp directory.
Removed 0 unused cells and 437 unused wires.

10.42. Executing TECHMAP pass (map to technology primitives).

10.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

10.42.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~252 debug messages>

10.43. Executing XILINX_SRL pass (Xilinx shift register extraction).
Found fixed chain of length 3 (FDRE):
    -> $auto$ff.cc:266:slice$3167 ($__XILINX_SHREG_)
Found fixed chain of length 3 (FDRE):
    -> $auto$ff.cc:266:slice$3169 ($__XILINX_SHREG_)
<suppressed ~6 debug messages>

10.44. Executing TECHMAP pass (map to technology primitives).

10.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.44.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

10.44.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$14f974524b5f147582c86c7d4800b3673d5b8bc5\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$191954516fd8bc54ce475a71dfe30c56d3bb8238\$__XILINX_SHREG_ for cells of type $__XILINX_SHREG_.
Using template $paramod$56ce1ef903808c82a0bebbabeffe2102d5fb6669\$lut for cells of type $lut.
Using template $paramod$7f9555c6e256d08e2c2c10c57299a6343787f59a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$9223ab487f8acc127f7defbf91781f9a23434e5b\$lut for cells of type $lut.
Using template $paramod$ff63541b0d4e02afdd5238fb8349e50e7018c824\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$d803ed1fc5090188abc81c17766f9101faf8ee32\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$9ab494594f178f1b2722725c1a755ee5c002129c\$lut for cells of type $lut.
Using template $paramod$4f79d472867f62e55dd736f8b9b25cd05a56667d\$lut for cells of type $lut.
Using template $paramod$f448042cbf43e478e93408e5e83c7e8fa9872fe6\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$60b758fd5679f6508bff32bea2afedb4f329e5f9\$lut for cells of type $lut.
Using template $paramod$0e7b9be11902a207684b1536ee7d1eb9a4076271\$lut for cells of type $lut.
Using template $paramod$33fe1c3585dcd7d91d5b83def8d4b3e9d0aa33dc\$lut for cells of type $lut.
Using template $paramod$02eefd9b74acf66558bff242fcbe62a514559f6a\$lut for cells of type $lut.
Using template $paramod$f6892b902eb0551534b9f237988c2672253b2812\$lut for cells of type $lut.
Using template $paramod$2eacb258319dad6e02f38d192bc514d67ff39629\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$feb64e216a78170de6ba81ab2517190b5722b70e\$lut for cells of type $lut.
Using template $paramod$d20e812bbc3146ed410309acb5f57626a7b4a10a\$lut for cells of type $lut.
Using template $paramod$93702a722a1e58f9ba5853b54b719231363b16df\$lut for cells of type $lut.
Using template $paramod$07a78eab0bb320fa52fd965e2aac06426ee878cf\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$25f3e1773f1fb9b4ccc98705eb511082da9bed27\$lut for cells of type $lut.
Using template $paramod$bb8b6de6a04c67ed1e39f7116b0aed615142b5c3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000010 for cells of type $lut.
No more expansions possible.
<suppressed ~998 debug messages>

10.45. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing FFs in $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing FFs in $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3619/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3465/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3336/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3337/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3338/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3339/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3340/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3341/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3396/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3622/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3623/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3624/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3625/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3626/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3395/ram[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3397/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3620/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3398/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3399/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3400/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3388/ram[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3403/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3405/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3621/ram[6] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3407/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3408/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3409/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3410/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3411/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3404/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3334/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3424/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3468/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3426/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3427/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3428/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3421/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3463/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3462/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3401/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3406/ram[4] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3464/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3422/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3466/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3467/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3423/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3425/ram[5] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3461/ram[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3497/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3498/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3499/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3501/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3502/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3495/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3500/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3496/ram[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3335/ram[7] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3402/ram[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3389/ram[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3390/ram[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3391/ram[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3392/ram[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3393/ram[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3394/ram[1] (3 -> 6)
Optimizing FFs in fir.
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3238/grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg (2 -> 4)
Optimizing FFs in fir_fir_Pipeline_MACC_LOOP.
Optimizing FFs in fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing FFs in fir_flow_control_loop_pipe_sequential_init.
Optimizing FFs in fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing FFs in fir_wrapper.
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2960/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2961/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2962/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2963/$iopadmap$Dout_emu (3 -> 6)

10.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing LUTs in $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing LUTs in $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$3787$auto$blifparse.cc:535:parse_blif$3862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
Optimizing LUTs in fir.
  Optimizing lut $abc$3939$auto$blifparse.cc:535:parse_blif$3948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$3939$auto$blifparse.cc:535:parse_blif$3948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
Optimizing LUTs in fir_fir_Pipeline_MACC_LOOP.
  Optimizing lut $abc$3956$auto$blifparse.cc:535:parse_blif$3961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
Optimizing LUTs in fir_fir_Pipeline_SHIFTER_LOOP.
Optimizing LUTs in fir_flow_control_loop_pipe_sequential_init.
Optimizing LUTs in fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing LUTs in fir_wrapper.

10.47. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on fir_wrapper.$iopadmap$clk_dut[0].
Inserting BUFG on fir_wrapper.$iopadmap$clk_emu[0].
Removed 78 unused cells and 1780 unused wires.

10.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `fir_wrapper'. Setting top module to fir_wrapper.

10.48.1. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W

10.48.2. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W
Removed 0 unused modules.

10.49. Printing statistics.

=== $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1 ===

   Number of wires:                  7
   Number of wire bits:             49
   Number of public wires:           7
   Number of public wire bits:      49
   Number of ports:                  7
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0      1

   Estimated number of LCs:          0

=== $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R ===

   Number of wires:                  6
   Number of wire bits:             18
   Number of public wires:           5
   Number of public wire bits:      12
   Number of ports:                  5
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     FDRE                            4
     LUT2                            2
     LUT3                            2

   Estimated number of LCs:          2

=== $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W ===

   Number of wires:                123
   Number of wire bits:            313
   Number of public wires:          20
   Number of public wire bits:     108
   Number of ports:                 12
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                231
     FDRE                           80
     LUT2                            5
     LUT3                            2
     LUT4                           16
     LUT5                           47
     LUT6                           77
     MUXF7                           4

   Estimated number of LCs:        142

=== fir ===

   Number of wires:                 52
   Number of wire bits:            140
   Number of public wires:          48
   Number of public wire bits:     136
   Number of ports:                  9
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W      1
     FDRE                           14
     FDSE                            1
     LUT1                            1
     LUT2                            7
     LUT3                            4
     LUT4                            2
     LUT5                            1
     LUT6                            1
     MUXF7                           1
     fir_fir_Pipeline_MACC_LOOP      1
     fir_fir_Pipeline_SHIFTER_LOOP      1

   Estimated number of LCs:          9

=== fir_fir_Pipeline_MACC_LOOP ===

   Number of wires:                 60
   Number of wire bits:            252
   Number of public wires:          50
   Number of public wire bits:     236
   Number of ports:                 11
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1      1
     $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R      1
     CARRY4                          1
     FDRE                           25
     LUT2                           12
     LUT3                           16
     LUT5                            2
     LUT6                            3
     MUXF7                           1
     SRL16E                          2
     fir_flow_control_loop_pipe_sequential_init      1

   Estimated number of LCs:         21

=== fir_fir_Pipeline_SHIFTER_LOOP ===

   Number of wires:                 61
   Number of wire bits:            251
   Number of public wires:          49
   Number of public wire bits:     225
   Number of ports:                 16
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     CARRY4                          2
     FDRE                            7
     FDSE                            3
     LUT2                           14
     LUT3                            3
     LUT4                            2
     LUT5                            1
     LUT6                            4
     fir_flow_control_loop_pipe_sequential_init      1

   Estimated number of LCs:         15

=== fir_flow_control_loop_pipe_sequential_init ===

   Number of wires:                 16
   Number of wire bits:             16
   Number of public wires:          14
   Number of public wire bits:      14
   Number of ports:                 12
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FDRE                            1
     FDSE                            1
     LUT2                            3
     LUT3                            1

   Estimated number of LCs:          2

=== fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 ===

   Number of wires:                 12
   Number of wire bits:            220
   Number of public wires:          11
   Number of public wire bits:     188
   Number of ports:                  7
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP48E1                         1

   Estimated number of LCs:          0

=== fir_wrapper ===

   Number of wires:                 39
   Number of wire bits:            142
   Number of public wires:          20
   Number of public wire bits:      93
   Number of ports:                  7
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     BUFG                            2
     FDRE                           48
     IBUF                           15
     LUT2                            2
     LUT3                            2
     LUT5                            4
     LUT6                            4
     OBUF                            8
     fir                             1

   Estimated number of LCs:         10

=== design hierarchy ===

   fir_wrapper                       1
     fir                             1
       $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W      1
       fir_fir_Pipeline_MACC_LOOP      1
         $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1      1
           fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0      1
         $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R      1
         fir_flow_control_loop_pipe_sequential_init      1
       fir_fir_Pipeline_SHIFTER_LOOP      1
         fir_flow_control_loop_pipe_sequential_init      1

   Number of wires:                392
   Number of wire bits:           1417
   Number of public wires:         238
   Number of public wire bits:    1075
   Number of ports:                 98
   Number of port bits:            315
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                467
     BUFG                            2
     CARRY4                          3
     DSP48E1                         1
     FDRE                          180
     FDSE                            6
     IBUF                           15
     LUT1                            1
     LUT2                           48
     LUT3                           31
     LUT4                           20
     LUT5                           55
     LUT6                           89
     MUXF7                           6
     OBUF                            8
     SRL16E                          2

   Estimated number of LCs:        195

10.50. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1...
Checking module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R...
Checking module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W...
Checking module fir...
Checking module fir_fir_Pipeline_MACC_LOOP...
Checking module fir_fir_Pipeline_SHIFTER_LOOP...
Checking module fir_flow_control_loop_pipe_sequential_init...
Checking module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0...
Checking module fir_wrapper...
Found and reported 0 problems.

11. Executing Verilog backend.

11.1. Executing BMUXMAP pass.

11.2. Executing DEMUXMAP pass.
Dumping module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Dumping module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Dumping module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Dumping module `\fir'.
Dumping module `\fir_fir_Pipeline_MACC_LOOP'.
Dumping module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Dumping module `\fir_flow_control_loop_pipe_sequential_init'.
Dumping module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Dumping module `\fir_wrapper'.

12. Printing statistics.

=== $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1 ===

   Number of wires:                  7
   Number of wire bits:             49
   Number of public wires:           7
   Number of public wire bits:      49
   Number of ports:                  7
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0      1

=== $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R ===

   Number of wires:                  6
   Number of wire bits:             18
   Number of public wires:           5
   Number of public wire bits:      12
   Number of ports:                  5
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     FDRE                            4
     LUT2                            2
     LUT3                            2

=== $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W ===

   Number of wires:                123
   Number of wire bits:            313
   Number of public wires:          20
   Number of public wire bits:     108
   Number of ports:                 12
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                231
     FDRE                           80
     LUT2                            5
     LUT3                            2
     LUT4                           16
     LUT5                           47
     LUT6                           77
     MUXF7                           4

=== fir ===

   Number of wires:                 52
   Number of wire bits:            140
   Number of public wires:          48
   Number of public wire bits:     136
   Number of ports:                  9
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W      1
     FDRE                           14
     FDSE                            1
     LUT1                            1
     LUT2                            7
     LUT3                            4
     LUT4                            2
     LUT5                            1
     LUT6                            1
     MUXF7                           1
     fir_fir_Pipeline_MACC_LOOP      1
     fir_fir_Pipeline_SHIFTER_LOOP      1

=== fir_fir_Pipeline_MACC_LOOP ===

   Number of wires:                 60
   Number of wire bits:            252
   Number of public wires:          50
   Number of public wire bits:     236
   Number of ports:                 11
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1      1
     $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R      1
     CARRY4                          1
     FDRE                           25
     LUT2                           12
     LUT3                           16
     LUT5                            2
     LUT6                            3
     MUXF7                           1
     SRL16E                          2
     fir_flow_control_loop_pipe_sequential_init      1

=== fir_fir_Pipeline_SHIFTER_LOOP ===

   Number of wires:                 61
   Number of wire bits:            251
   Number of public wires:          49
   Number of public wire bits:     225
   Number of ports:                 16
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     CARRY4                          2
     FDRE                            7
     FDSE                            3
     LUT2                           14
     LUT3                            3
     LUT4                            2
     LUT5                            1
     LUT6                            4
     fir_flow_control_loop_pipe_sequential_init      1

=== fir_flow_control_loop_pipe_sequential_init ===

   Number of wires:                 16
   Number of wire bits:             16
   Number of public wires:          14
   Number of public wire bits:      14
   Number of ports:                 12
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FDRE                            1
     FDSE                            1
     LUT2                            3
     LUT3                            1

=== fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 ===

   Number of wires:                 12
   Number of wire bits:            220
   Number of public wires:          11
   Number of public wire bits:     188
   Number of ports:                  7
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP48E1                         1

=== fir_wrapper ===

   Number of wires:                 39
   Number of wire bits:            142
   Number of public wires:          20
   Number of public wire bits:      93
   Number of ports:                  7
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     BUFG                            2
     FDRE                           48
     IBUF                           15
     LUT2                            2
     LUT3                            2
     LUT5                            4
     LUT6                            4
     OBUF                            8
     fir                             1

=== design hierarchy ===

   fir_wrapper                       1
     fir                             1
       $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W      1
       fir_fir_Pipeline_MACC_LOOP      1
         $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1      1
           fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0      1
         $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R      1
         fir_flow_control_loop_pipe_sequential_init      1
       fir_fir_Pipeline_SHIFTER_LOOP      1
         fir_flow_control_loop_pipe_sequential_init      1

   Number of wires:                392
   Number of wire bits:           1417
   Number of public wires:         238
   Number of public wire bits:    1075
   Number of ports:                 98
   Number of port bits:            315
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                467
     BUFG                            2
     CARRY4                          3
     DSP48E1                         1
     FDRE                          180
     FDSE                            6
     IBUF                           15
     LUT1                            1
     LUT2                           48
     LUT3                           31
     LUT4                           20
     LUT5                           55
     LUT6                           89
     MUXF7                           6
     OBUF                            8
     SRL16E                          2

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 4ed7e27264, CPU: user 6.12s system 0.12s, MEM: 129.82 MB peak
Yosys 0.52+63 (git sha1 7f7ad87b7, clang++ 18.1.3 -fPIC -O3)
Time spent: 49% 33x read_verilog (3 sec), 10% 14x opt_dff (0 sec), ...
