{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648420942414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648420942414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_bridge 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"uart_bridge\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648420942444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648420942483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648420942483 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648420942822 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1648420942842 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648420943095 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1648420943228 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1648420947998 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:myPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 983 global CLKCTRL_G4 " "pll:myPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 983 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1648420948203 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1648420948203 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648420948203 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648420949484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648420949484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648420949484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1648420949484 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1648420949484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_bridge.sdc " "Synopsys Design Constraints File file not found: 'uart_bridge.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648420949494 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:DUT\|receiver:uart_recv\|cs\[1\] CLOCK_50 " "Register uart:DUT\|receiver:uart_recv\|cs\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1648420949504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1648420949504 "|uart_bridge|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648420949533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1648420949533 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1648420949537 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1648420949537 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1648420949537 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648420949538 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648420949538 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648420949538 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1648420949538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648420949632 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648420949636 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648420949646 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648420949653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648420949654 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648420949657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648420949941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648420949946 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648420949946 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648420950203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648420952893 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1648420953573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:09 " "Fitter placement preparation operations ending: elapsed time is 00:01:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648421021620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648421129473 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648421134006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648421134006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648421135982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.3% " "1e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1648421140752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648421142562 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648421142562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648421152568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648421152568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648421152575 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.87 " "Total time spent on timing analysis during the Fitter is 4.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648421155598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648421155720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648421157098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648421157100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648421158307 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648421165916 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "uart_bridge.sv" "" { Text "E:/Downloads/flex-uart/rtl/uart_bridge.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Downloads/flex-uart/rtl/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648421166347 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1648421166347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Downloads/flex-uart/rtl/output_files/uart_bridge.fit.smsg " "Generated suppressed messages file E:/Downloads/flex-uart/rtl/output_files/uart_bridge.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648421166573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7091 " "Peak virtual memory: 7091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648421168112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 18:46:08 2022 " "Processing ended: Sun Mar 27 18:46:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648421168112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:47 " "Elapsed time: 00:03:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648421168112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:33 " "Total CPU time (on all processors): 00:17:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648421168112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648421168112 ""}
