# Loading project colTest21
quit -sim
# reading /opt/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project scoreTestAfterRendu
# Compile of score-entity.vhd was successful.
# Compile of score-rtl.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -t ps score
# vsim -t ps score 
# Start time: 16:38:08 on May 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.score(rtl)
add wave *
force reset 1
force -freeze sim:/score/clock 1 0, 0 {50 ps} -r 100
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
force x_pos "100000000000"
run
force enable 1
run
force x_pos "010000000000"
run
run
force reset 0
force x_pos "100000000000"
run
run
run
run
run
run
run
run
run
run
run
run
run
force x_pos "000000000001"
run
run
run
run
run
