#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17161b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1716340 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17200c0 .functor NOT 1, L_0x174a0a0, C4<0>, C4<0>, C4<0>;
L_0x1749e30 .functor XOR 1, L_0x1749cd0, L_0x1749d90, C4<0>, C4<0>;
L_0x1749f90 .functor XOR 1, L_0x1749e30, L_0x1749ef0, C4<0>, C4<0>;
v0x1746980_0 .net *"_ivl_10", 0 0, L_0x1749ef0;  1 drivers
v0x1746a80_0 .net *"_ivl_12", 0 0, L_0x1749f90;  1 drivers
v0x1746b60_0 .net *"_ivl_2", 0 0, L_0x17496d0;  1 drivers
v0x1746c20_0 .net *"_ivl_4", 0 0, L_0x1749cd0;  1 drivers
v0x1746d00_0 .net *"_ivl_6", 0 0, L_0x1749d90;  1 drivers
v0x1746e30_0 .net *"_ivl_8", 0 0, L_0x1749e30;  1 drivers
v0x1746f10_0 .net "a", 0 0, v0x1744630_0;  1 drivers
v0x1746fb0_0 .net "b", 0 0, v0x17446d0_0;  1 drivers
v0x1747050_0 .net "c", 0 0, v0x1744770_0;  1 drivers
v0x17470f0_0 .var "clk", 0 0;
v0x1747190_0 .net "d", 0 0, v0x17448e0_0;  1 drivers
v0x1747230_0 .net "out_dut", 0 0, L_0x1749ab0;  1 drivers
v0x17472d0_0 .net "out_ref", 0 0, L_0x17482a0;  1 drivers
v0x1747370_0 .var/2u "stats1", 159 0;
v0x1747410_0 .var/2u "strobe", 0 0;
v0x17474b0_0 .net "tb_match", 0 0, L_0x174a0a0;  1 drivers
v0x1747570_0 .net "tb_mismatch", 0 0, L_0x17200c0;  1 drivers
v0x1747740_0 .net "wavedrom_enable", 0 0, v0x17449d0_0;  1 drivers
v0x17477e0_0 .net "wavedrom_title", 511 0, v0x1744a70_0;  1 drivers
L_0x17496d0 .concat [ 1 0 0 0], L_0x17482a0;
L_0x1749cd0 .concat [ 1 0 0 0], L_0x17482a0;
L_0x1749d90 .concat [ 1 0 0 0], L_0x1749ab0;
L_0x1749ef0 .concat [ 1 0 0 0], L_0x17482a0;
L_0x174a0a0 .cmp/eeq 1, L_0x17496d0, L_0x1749f90;
S_0x17164d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1716340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1716c50 .functor NOT 1, v0x1744770_0, C4<0>, C4<0>, C4<0>;
L_0x1720980 .functor NOT 1, v0x17446d0_0, C4<0>, C4<0>, C4<0>;
L_0x17479f0 .functor AND 1, L_0x1716c50, L_0x1720980, C4<1>, C4<1>;
L_0x1747a90 .functor NOT 1, v0x17448e0_0, C4<0>, C4<0>, C4<0>;
L_0x1747bc0 .functor NOT 1, v0x1744630_0, C4<0>, C4<0>, C4<0>;
L_0x1747cc0 .functor AND 1, L_0x1747a90, L_0x1747bc0, C4<1>, C4<1>;
L_0x1747da0 .functor OR 1, L_0x17479f0, L_0x1747cc0, C4<0>, C4<0>;
L_0x1747e60 .functor AND 1, v0x1744630_0, v0x1744770_0, C4<1>, C4<1>;
L_0x1747f20 .functor AND 1, L_0x1747e60, v0x17448e0_0, C4<1>, C4<1>;
L_0x1747fe0 .functor OR 1, L_0x1747da0, L_0x1747f20, C4<0>, C4<0>;
L_0x1748150 .functor AND 1, v0x17446d0_0, v0x1744770_0, C4<1>, C4<1>;
L_0x17481c0 .functor AND 1, L_0x1748150, v0x17448e0_0, C4<1>, C4<1>;
L_0x17482a0 .functor OR 1, L_0x1747fe0, L_0x17481c0, C4<0>, C4<0>;
v0x1720330_0 .net *"_ivl_0", 0 0, L_0x1716c50;  1 drivers
v0x17203d0_0 .net *"_ivl_10", 0 0, L_0x1747cc0;  1 drivers
v0x1742e20_0 .net *"_ivl_12", 0 0, L_0x1747da0;  1 drivers
v0x1742ee0_0 .net *"_ivl_14", 0 0, L_0x1747e60;  1 drivers
v0x1742fc0_0 .net *"_ivl_16", 0 0, L_0x1747f20;  1 drivers
v0x17430f0_0 .net *"_ivl_18", 0 0, L_0x1747fe0;  1 drivers
v0x17431d0_0 .net *"_ivl_2", 0 0, L_0x1720980;  1 drivers
v0x17432b0_0 .net *"_ivl_20", 0 0, L_0x1748150;  1 drivers
v0x1743390_0 .net *"_ivl_22", 0 0, L_0x17481c0;  1 drivers
v0x1743470_0 .net *"_ivl_4", 0 0, L_0x17479f0;  1 drivers
v0x1743550_0 .net *"_ivl_6", 0 0, L_0x1747a90;  1 drivers
v0x1743630_0 .net *"_ivl_8", 0 0, L_0x1747bc0;  1 drivers
v0x1743710_0 .net "a", 0 0, v0x1744630_0;  alias, 1 drivers
v0x17437d0_0 .net "b", 0 0, v0x17446d0_0;  alias, 1 drivers
v0x1743890_0 .net "c", 0 0, v0x1744770_0;  alias, 1 drivers
v0x1743950_0 .net "d", 0 0, v0x17448e0_0;  alias, 1 drivers
v0x1743a10_0 .net "out", 0 0, L_0x17482a0;  alias, 1 drivers
S_0x1743b70 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1716340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1744630_0 .var "a", 0 0;
v0x17446d0_0 .var "b", 0 0;
v0x1744770_0 .var "c", 0 0;
v0x1744840_0 .net "clk", 0 0, v0x17470f0_0;  1 drivers
v0x17448e0_0 .var "d", 0 0;
v0x17449d0_0 .var "wavedrom_enable", 0 0;
v0x1744a70_0 .var "wavedrom_title", 511 0;
S_0x1743e10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1743b70;
 .timescale -12 -12;
v0x1744070_0 .var/2s "count", 31 0;
E_0x1711100/0 .event negedge, v0x1744840_0;
E_0x1711100/1 .event posedge, v0x1744840_0;
E_0x1711100 .event/or E_0x1711100/0, E_0x1711100/1;
E_0x1711350 .event negedge, v0x1744840_0;
E_0x16fb9f0 .event posedge, v0x1744840_0;
S_0x1744170 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1743b70;
 .timescale -12 -12;
v0x1744370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1744450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1743b70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1744bd0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1716340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1748400 .functor NOT 1, v0x1744770_0, C4<0>, C4<0>, C4<0>;
L_0x1748470 .functor NOT 1, v0x17448e0_0, C4<0>, C4<0>, C4<0>;
L_0x1748500 .functor AND 1, L_0x1748400, L_0x1748470, C4<1>, C4<1>;
L_0x1748610 .functor NOT 1, v0x1744630_0, C4<0>, C4<0>, C4<0>;
L_0x17486b0 .functor OR 1, L_0x1748610, v0x17446d0_0, C4<0>, C4<0>;
L_0x1748770 .functor AND 1, L_0x1748500, L_0x17486b0, C4<1>, C4<1>;
L_0x17488c0 .functor AND 1, v0x1744770_0, v0x17448e0_0, C4<1>, C4<1>;
L_0x1748b50 .functor XNOR 1, v0x1744630_0, v0x17446d0_0, C4<0>, C4<0>;
L_0x1748c10 .functor AND 1, L_0x17488c0, L_0x1748b50, C4<1>, C4<1>;
L_0x1748d20 .functor OR 1, L_0x1748770, L_0x1748c10, C4<0>, C4<0>;
L_0x1748e90 .functor NOT 1, v0x17448e0_0, C4<0>, C4<0>, C4<0>;
L_0x1748f00 .functor AND 1, v0x1744770_0, L_0x1748e90, C4<1>, C4<1>;
L_0x1748fe0 .functor XOR 1, v0x1744630_0, v0x17446d0_0, C4<0>, C4<0>;
L_0x1749270 .functor AND 1, L_0x1748f00, L_0x1748fe0, C4<1>, C4<1>;
L_0x1748f70 .functor OR 1, L_0x1748d20, L_0x1749270, C4<0>, C4<0>;
L_0x17494a0 .functor NOT 1, v0x1744770_0, C4<0>, C4<0>, C4<0>;
L_0x17495a0 .functor AND 1, L_0x17494a0, v0x17448e0_0, C4<1>, C4<1>;
L_0x1749660 .functor NOT 1, v0x1744630_0, C4<0>, C4<0>, C4<0>;
L_0x1749770 .functor NOT 1, v0x17446d0_0, C4<0>, C4<0>, C4<0>;
L_0x17497e0 .functor OR 1, L_0x1749660, L_0x1749770, C4<0>, C4<0>;
L_0x17499a0 .functor AND 1, L_0x17495a0, L_0x17497e0, C4<1>, C4<1>;
L_0x1749ab0 .functor OR 1, L_0x1748f70, L_0x17499a0, C4<0>, C4<0>;
v0x1744ec0_0 .net *"_ivl_0", 0 0, L_0x1748400;  1 drivers
v0x1744fa0_0 .net *"_ivl_10", 0 0, L_0x1748770;  1 drivers
v0x1745080_0 .net *"_ivl_12", 0 0, L_0x17488c0;  1 drivers
v0x1745170_0 .net *"_ivl_14", 0 0, L_0x1748b50;  1 drivers
v0x1745250_0 .net *"_ivl_16", 0 0, L_0x1748c10;  1 drivers
v0x1745380_0 .net *"_ivl_18", 0 0, L_0x1748d20;  1 drivers
v0x1745460_0 .net *"_ivl_2", 0 0, L_0x1748470;  1 drivers
v0x1745540_0 .net *"_ivl_20", 0 0, L_0x1748e90;  1 drivers
v0x1745620_0 .net *"_ivl_22", 0 0, L_0x1748f00;  1 drivers
v0x1745700_0 .net *"_ivl_24", 0 0, L_0x1748fe0;  1 drivers
v0x17457e0_0 .net *"_ivl_26", 0 0, L_0x1749270;  1 drivers
v0x17458c0_0 .net *"_ivl_28", 0 0, L_0x1748f70;  1 drivers
v0x17459a0_0 .net *"_ivl_30", 0 0, L_0x17494a0;  1 drivers
v0x1745a80_0 .net *"_ivl_32", 0 0, L_0x17495a0;  1 drivers
v0x1745b60_0 .net *"_ivl_34", 0 0, L_0x1749660;  1 drivers
v0x1745c40_0 .net *"_ivl_36", 0 0, L_0x1749770;  1 drivers
v0x1745d20_0 .net *"_ivl_38", 0 0, L_0x17497e0;  1 drivers
v0x1745f10_0 .net *"_ivl_4", 0 0, L_0x1748500;  1 drivers
v0x1745ff0_0 .net *"_ivl_40", 0 0, L_0x17499a0;  1 drivers
v0x17460d0_0 .net *"_ivl_6", 0 0, L_0x1748610;  1 drivers
v0x17461b0_0 .net *"_ivl_8", 0 0, L_0x17486b0;  1 drivers
v0x1746290_0 .net "a", 0 0, v0x1744630_0;  alias, 1 drivers
v0x1746330_0 .net "b", 0 0, v0x17446d0_0;  alias, 1 drivers
v0x1746420_0 .net "c", 0 0, v0x1744770_0;  alias, 1 drivers
v0x1746510_0 .net "d", 0 0, v0x17448e0_0;  alias, 1 drivers
v0x1746600_0 .net "out", 0 0, L_0x1749ab0;  alias, 1 drivers
S_0x1746760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1716340;
 .timescale -12 -12;
E_0x1710ea0 .event anyedge, v0x1747410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1747410_0;
    %nor/r;
    %assign/vec4 v0x1747410_0, 0;
    %wait E_0x1710ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1743b70;
T_3 ;
    %fork t_1, S_0x1743e10;
    %jmp t_0;
    .scope S_0x1743e10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1744070_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17448e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1744770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17446d0_0, 0;
    %assign/vec4 v0x1744630_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16fb9f0;
    %load/vec4 v0x1744070_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1744070_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17448e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1744770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17446d0_0, 0;
    %assign/vec4 v0x1744630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1711350;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1744450;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1711100;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1744630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17446d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1744770_0, 0;
    %assign/vec4 v0x17448e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1743b70;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1716340;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17470f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1747410_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1716340;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17470f0_0;
    %inv;
    %store/vec4 v0x17470f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1716340;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1744840_0, v0x1747570_0, v0x1746f10_0, v0x1746fb0_0, v0x1747050_0, v0x1747190_0, v0x17472d0_0, v0x1747230_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1716340;
T_7 ;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1747370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1716340;
T_8 ;
    %wait E_0x1711100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1747370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747370_0, 4, 32;
    %load/vec4 v0x17474b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747370_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1747370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747370_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17472d0_0;
    %load/vec4 v0x17472d0_0;
    %load/vec4 v0x1747230_0;
    %xor;
    %load/vec4 v0x17472d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747370_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1747370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747370_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/kmap2/iter0/response4/top_module.sv";
