<stg><name>listen_port_handler</name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %useConn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %basePort_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %basePort

]]></Node>
<StgValue><ssdm name="basePort_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %useConn_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %useConn

]]></Node>
<StgValue><ssdm name="useConn_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln730 = br void

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31 0, void %entry, i31 %i_1, void %.split.i.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %i_1 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
:2 %zext_ln730 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln730"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln730 = icmp_slt  i32 %zext_ln730, i32 %useConn_read

]]></Node>
<StgValue><ssdm name="icmp_ln730"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln730 = br i1 %icmp_ln730, void %.exit, void %.split.i.i

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="31">
<![CDATA[
.split.i.i:2 %trunc_ln734 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln734"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.i.i:3 %tmp = add i16 %trunc_ln734, i16 %basePort_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split.i.i:0 %specpipeline_ln733 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln733"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i.i:1 %specloopname_ln733 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln733"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1">
<![CDATA[
.split.i.i:4 %write_ln760 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V, i16 %tmp, i2 0, i2 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln760"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split.i.i:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
.exit:0 %ret_ln760 = ret

]]></Node>
<StgValue><ssdm name="ret_ln760"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
