{"Source Block": ["hdl/library/axi_ad9434/axi_ad9434_pnmon.v@183:201@HdlStmProcess", "  endfunction\n\n  // pn sequence selection\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    // TODO: verify if this works\n    adc_pn_data_in <= adc_data;\n    if(adc_pnseq_sel == 4'b0) begin\n      adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n    end else begin\n      adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n    end\n  end\n\n  // pn oos & pn err\n  ad_pnmon #(.DATA_WIDTH(48)) i_pnmon (\n    .adc_clk (adc_clk),\n    .adc_valid_in (1'b1),\n"], "Clone Blocks": [["hdl/library/axi_ad9467/axi_ad9467_pnmon.v@160:180", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_valid_in <= ~adc_valid_in;\n    adc_pn_data_in <= {adc_pn_data_in[15:0], ~adc_data[15], adc_data[14:0]};\n    if (adc_valid_in == 1'b1) begin\n      if (adc_pnseq_sel == 4'd0) begin\n        adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n      end else begin\n        adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n      end\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(32)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9265/axi_ad9265_pnmon.v@160:180", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_valid_in <= ~adc_valid_in;\n    adc_pn_data_in <= {adc_pn_data_in[15:0], adc_data[15:0]};\n    if(adc_valid_in == 1'b1) begin\n      if (adc_pnseq_sel == 4'd0) begin\n        adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n      end else begin\n        adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n      end\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(32)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9250/axi_ad9250_pnmon.v@157:174", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_pn_data_in <= {~adc_data[13], adc_data[12:0], ~adc_data[27], adc_data[26:14]};\n    if (adc_pnseq_sel == 4'd0) begin\n      adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n    end else begin\n      adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(28)) i_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9652/axi_ad9652_pnmon.v@160:180", "\n  // pn sequence select\n\n  assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;\n\n  always @(posedge adc_clk) begin\n    adc_valid_in <= ~adc_valid_in;\n    adc_pn_data_in <= {adc_pn_data_in[15:0], adc_data[15:0]};\n    if (adc_valid_in == 1'b1) begin\n      if (adc_pnseq_sel == 4'd0) begin\n        adc_pn_data_pn <= pn9(adc_pn_data_pn_s);\n      end else begin\n        adc_pn_data_pn <= pn23(adc_pn_data_pn_s);\n      end\n    end\n  end\n\n  // pn oos & pn err\n\n  ad_pnmon #(.DATA_WIDTH(32)) i_pnmon (\n    .adc_clk (adc_clk),\n"]], "Diff Content": {"Delete": [[190, "    adc_pn_data_in <= adc_data;\n"]], "Add": []}}