
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.414 ; gain = 185.605
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.098 ; gain = 441.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b110 
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b101 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_decimal_counter' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/multi_decimal_counter.sv:7]
	Parameter DIGITS bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/decimal_counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/decimal_counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_decimal_counter' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/multi_decimal_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 4'b1111 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-7129] Port values[5][5] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[5][4] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[4][5] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[4][4] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[3][5] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[3][4] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[2][5] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[2][4] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[1][5] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[1][4] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[0][5] in module multi_seven_seg is either unconnected or has no load
WARNING: [Synth 8-7129] Port values[0][4] in module multi_seven_seg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1403.977 ; gain = 546.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1403.977 ; gain = 546.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1403.977 ; gain = 546.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1403.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kp293/Downloads/External Seven Seg/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Kp293/Downloads/External Seven Seg/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kp293/Downloads/External Seven Seg/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Kp293/Downloads/External Seven Seg/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/Kp293/Downloads/External Seven Seg/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1437.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
+---Registers : 
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   19 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     8|
|4     |LUT2   |     3|
|5     |LUT3   |    18|
|6     |LUT4   |    12|
|7     |LUT5   |    11|
|8     |LUT6   |    47|
|9     |FDPE   |     4|
|10    |FDRE   |    64|
|11    |FDSE   |     8|
|12    |IBUF   |    32|
|13    |OBUF   |    51|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1437.008 ; gain = 579.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1437.008 ; gain = 546.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1437.008 ; gain = 579.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1437.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 3cd0db52
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.281 ; gain = 974.867
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1439.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kp293/Downloads/External Seven Seg/build/vivado/External Seven Seg.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 20:34:26 2025...
