// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_loop_exp (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_vals_1_address0,
        exp_vals_1_ce0,
        exp_vals_1_we0,
        exp_vals_1_d0,
        exp_vals_address0,
        exp_vals_ce0,
        exp_vals_we0,
        exp_vals_d0,
        x_address0,
        x_ce0,
        x_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        max_val_3_reload,
        sum_11_out,
        sum_11_out_ap_vld,
        grp_fu_924_p_din0,
        grp_fu_924_p_din1,
        grp_fu_924_p_opcode,
        grp_fu_924_p_dout0,
        grp_fu_924_p_ce,
        grp_fu_1140_p_din0,
        grp_fu_1140_p_din1,
        grp_fu_1140_p_opcode,
        grp_fu_1140_p_dout0,
        grp_fu_1140_p_ce,
        grp_fu_1152_p_din0,
        grp_fu_1152_p_din1,
        grp_fu_1152_p_dout0,
        grp_fu_1152_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] exp_vals_1_address0;
output   exp_vals_1_ce0;
output   exp_vals_1_we0;
output  [31:0] exp_vals_1_d0;
output  [8:0] exp_vals_address0;
output   exp_vals_ce0;
output   exp_vals_we0;
output  [31:0] exp_vals_d0;
output  [7:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [7:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [7:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [7:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
input  [31:0] max_val_3_reload;
output  [31:0] sum_11_out;
output   sum_11_out_ap_vld;
output  [31:0] grp_fu_924_p_din0;
output  [31:0] grp_fu_924_p_din1;
output  [0:0] grp_fu_924_p_opcode;
input  [31:0] grp_fu_924_p_dout0;
output   grp_fu_924_p_ce;
output  [31:0] grp_fu_1140_p_din0;
output  [31:0] grp_fu_1140_p_din1;
output  [1:0] grp_fu_1140_p_opcode;
input  [31:0] grp_fu_1140_p_dout0;
output   grp_fu_1140_p_ce;
output  [31:0] grp_fu_1152_p_din0;
output  [31:0] grp_fu_1152_p_din1;
input  [31:0] grp_fu_1152_p_dout0;
output   grp_fu_1152_p_ce;

reg ap_idle;
reg exp_vals_1_ce0;
reg exp_vals_1_we0;
reg exp_vals_ce0;
reg exp_vals_we0;
reg x_ce0;
reg x_2_ce0;
reg x_4_ce0;
reg x_6_ce0;
reg sum_11_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln375_reg_294;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [10:0] i_15_reg_288;
wire   [0:0] icmp_ln375_fu_185_p2;
reg   [0:0] icmp_ln375_reg_294_pp0_iter1_reg;
reg   [0:0] icmp_ln375_reg_294_pp0_iter2_reg;
reg   [0:0] icmp_ln375_reg_294_pp0_iter3_reg;
reg   [0:0] icmp_ln375_reg_294_pp0_iter4_reg;
wire   [0:0] trunc_ln377_1_fu_215_p1;
reg   [0:0] trunc_ln377_1_reg_318;
reg   [0:0] trunc_ln377_1_reg_318_pp0_iter1_reg;
reg   [0:0] trunc_ln377_1_reg_318_pp0_iter2_reg;
reg   [0:0] trunc_ln377_1_reg_318_pp0_iter3_reg;
reg   [0:0] trunc_ln377_1_reg_318_pp0_iter4_reg;
wire   [31:0] tmp_s_fu_227_p6;
reg   [31:0] tmp_s_reg_322;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [8:0] lshr_ln377_1_reg_327;
reg   [8:0] lshr_ln377_1_reg_327_pp0_iter1_reg;
reg   [8:0] lshr_ln377_1_reg_327_pp0_iter2_reg;
reg   [8:0] lshr_ln377_1_reg_327_pp0_iter3_reg;
reg   [31:0] x_assign_3_reg_332;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] tmp_3_reg_337;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln377_fu_207_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln377_1_fu_250_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] sum_fu_58;
reg   [31:0] ap_sig_allocacmp_sum_load_3;
wire    ap_block_pp0_stage2;
wire    ap_loop_init;
reg   [10:0] i_fu_62;
wire   [10:0] add_ln375_fu_191_p2;
reg   [10:0] ap_sig_allocacmp_i_15;
wire    ap_block_pp0_stage2_01001;
wire   [7:0] lshr_ln_fu_197_p4;
wire   [1:0] tmp_s_fu_227_p5;
wire    ap_block_pp0_stage2_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U273(
    .din0(x_q0),
    .din1(x_2_q0),
    .din2(x_4_q0),
    .din3(x_6_q0),
    .din4(tmp_s_fu_227_p5),
    .dout(tmp_s_fu_227_p6)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln375_fu_185_p2 == 1'd0))) begin
            i_fu_62 <= add_ln375_fu_191_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_62 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_fu_58 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sum_fu_58 <= grp_fu_1140_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        x_assign_3_reg_332 <= grp_fu_924_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_15_reg_288 <= ap_sig_allocacmp_i_15;
        icmp_ln375_reg_294 <= icmp_ln375_fu_185_p2;
        icmp_ln375_reg_294_pp0_iter1_reg <= icmp_ln375_reg_294;
        icmp_ln375_reg_294_pp0_iter2_reg <= icmp_ln375_reg_294_pp0_iter1_reg;
        icmp_ln375_reg_294_pp0_iter3_reg <= icmp_ln375_reg_294_pp0_iter2_reg;
        icmp_ln375_reg_294_pp0_iter4_reg <= icmp_ln375_reg_294_pp0_iter3_reg;
        trunc_ln377_1_reg_318_pp0_iter1_reg <= trunc_ln377_1_reg_318;
        trunc_ln377_1_reg_318_pp0_iter2_reg <= trunc_ln377_1_reg_318_pp0_iter1_reg;
        trunc_ln377_1_reg_318_pp0_iter3_reg <= trunc_ln377_1_reg_318_pp0_iter2_reg;
        trunc_ln377_1_reg_318_pp0_iter4_reg <= trunc_ln377_1_reg_318_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln375_reg_294 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lshr_ln377_1_reg_327 <= {{i_15_reg_288[9:1]}};
        tmp_s_reg_322 <= tmp_s_fu_227_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lshr_ln377_1_reg_327_pp0_iter1_reg <= lshr_ln377_1_reg_327;
        lshr_ln377_1_reg_327_pp0_iter2_reg <= lshr_ln377_1_reg_327_pp0_iter1_reg;
        lshr_ln377_1_reg_327_pp0_iter3_reg <= lshr_ln377_1_reg_327_pp0_iter2_reg;
        tmp_3_reg_337 <= grp_fu_1152_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln375_fu_185_p2 == 1'd0))) begin
        trunc_ln377_1_reg_318 <= trunc_ln377_1_fu_215_p1;
    end
end

always @ (*) begin
    if (((icmp_ln375_reg_294 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_15 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_15 = i_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_sum_load_3 = grp_fu_1140_p_dout0;
    end else begin
        ap_sig_allocacmp_sum_load_3 = sum_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_vals_1_ce0 = 1'b1;
    end else begin
        exp_vals_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln377_1_reg_318_pp0_iter4_reg == 1'd1))) begin
        exp_vals_1_we0 = 1'b1;
    end else begin
        exp_vals_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_vals_ce0 = 1'b1;
    end else begin
        exp_vals_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln377_1_reg_318_pp0_iter4_reg == 1'd0))) begin
        exp_vals_we0 = 1'b1;
    end else begin
        exp_vals_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln375_reg_294_pp0_iter4_reg == 1'd1))) begin
        sum_11_out_ap_vld = 1'b1;
    end else begin
        sum_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_ce0 = 1'b1;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln375_fu_191_p2 = (ap_sig_allocacmp_i_15 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign exp_vals_1_address0 = zext_ln377_1_fu_250_p1;

assign exp_vals_1_d0 = grp_fu_1152_p_dout0;

assign exp_vals_address0 = zext_ln377_1_fu_250_p1;

assign exp_vals_d0 = grp_fu_1152_p_dout0;

assign grp_fu_1140_p_ce = 1'b1;

assign grp_fu_1140_p_din0 = ap_sig_allocacmp_sum_load_3;

assign grp_fu_1140_p_din1 = tmp_3_reg_337;

assign grp_fu_1140_p_opcode = 2'd0;

assign grp_fu_1152_p_ce = 1'b1;

assign grp_fu_1152_p_din0 = 32'd0;

assign grp_fu_1152_p_din1 = x_assign_3_reg_332;

assign grp_fu_924_p_ce = 1'b1;

assign grp_fu_924_p_din0 = tmp_s_reg_322;

assign grp_fu_924_p_din1 = max_val_3_reload;

assign grp_fu_924_p_opcode = 2'd1;

assign icmp_ln375_fu_185_p2 = ((ap_sig_allocacmp_i_15 == 11'd1024) ? 1'b1 : 1'b0);

assign lshr_ln_fu_197_p4 = {{ap_sig_allocacmp_i_15[9:2]}};

assign sum_11_out = sum_fu_58;

assign tmp_s_fu_227_p5 = i_15_reg_288[1:0];

assign trunc_ln377_1_fu_215_p1 = ap_sig_allocacmp_i_15[0:0];

assign x_2_address0 = zext_ln377_fu_207_p1;

assign x_4_address0 = zext_ln377_fu_207_p1;

assign x_6_address0 = zext_ln377_fu_207_p1;

assign x_address0 = zext_ln377_fu_207_p1;

assign zext_ln377_1_fu_250_p1 = lshr_ln377_1_reg_327_pp0_iter3_reg;

assign zext_ln377_fu_207_p1 = lshr_ln_fu_197_p4;

endmodule //activation_accelerator_activation_accelerator_Pipeline_loop_exp
