// Seed: 862473217
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output wire  id_6,
    output uwire id_7,
    input  tri0  id_8,
    input  tri   id_9,
    input  uwire id_10,
    input  tri0  id_11,
    input  wire  id_12,
    output tri0  id_13
);
  assign id_7 = id_9;
  wire  id_15;
  uwire id_16 = id_11;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input wand id_14,
    output tri1 id_15,
    output wand id_16,
    input wor id_17,
    output tri id_18,
    input tri0 id_19,
    input tri0 id_20,
    output uwire id_21,
    input wand id_22,
    input wand id_23,
    output tri id_24,
    output tri1 id_25,
    input supply0 id_26,
    output tri1 id_27
);
  reg id_29 = 1;
  module_0(
      id_8, id_5, id_26, id_20, id_14, id_2, id_3, id_24, id_22, id_8, id_5, id_13, id_5, id_15
  );
  always repeat (1) id_29 = #1 1;
endmodule
