# Design Constraints Configuration
# =============================================================================
# Timing, I/O, and physical constraint management
# Enable this feature in config.yaml: features.constraints: true
# =============================================================================

# Default constraint target
default_target: arty_a7

# =============================================================================
# Constraint Sets
# =============================================================================
sets:
  arty_a7:
    target: xc7a100tcsg324-1
    files:
      - synth/constraints/arty_a7.xdc
    description: "Digilent Arty A7-100T constraints"

  # Add more constraint sets as needed
  # nexys_a7:
  #   target: xc7a100tcsg324-1
  #   files:
  #     - synth/constraints/nexys_a7.xdc

# =============================================================================
# Board Presets
# =============================================================================
# Reference board constraint templates
boards:
  arty_a7: synth/constraints/boards/arty_a7_base.xdc
  # nexys_a7: synth/constraints/boards/nexys_a7_base.xdc
  # basys3: synth/constraints/boards/basys3_base.xdc

# =============================================================================
# Clock Definitions
# =============================================================================
clocks:
  sys_clk:
    period: 10.0          # ns (100 MHz)
    waveform: [0.0, 5.0]  # Rise at 0, fall at 5ns
    pin: E3               # Physical pin

# =============================================================================
# I/O Standards
# =============================================================================
io_defaults:
  standard: LVCMOS33
  drive: 12
  slew: SLOW
