

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
================================================================
* Date:           Thu Oct 30 21:33:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.814 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     200|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      50|     290|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln329_1_fu_430_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln329_fu_439_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln330_1_fu_464_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln330_fu_539_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln331_fu_597_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln333_1_fu_570_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln333_fu_516_p2       |         +|   0|  0|  18|          10|          10|
    |and_ln329_fu_533_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln329_fu_424_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln330_fu_445_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln331_fu_527_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln330_fu_545_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln329_1_fu_451_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln329_fu_499_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln330_1_fu_558_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln330_2_fu_470_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln330_fu_550_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln329_fu_522_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 200|          98|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten67_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_out_feat_load          |   9|          2|    6|         12|
    |i_2_fu_126                              |   9|          2|    5|         10|
    |indvar_flatten53_fu_130                 |   9|          2|   10|         20|
    |indvar_flatten67_fu_138                 |   9|          2|   14|         28|
    |j_fu_122                                |   9|          2|    5|         10|
    |out_feat_fu_134                         |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   72|        144|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_fu_126               |   5|   0|    5|          0|
    |icmp_ln330_reg_651       |   1|   0|    1|          0|
    |indvar_flatten53_fu_130  |  10|   0|   10|          0|
    |indvar_flatten67_fu_138  |  14|   0|   14|          0|
    |j_fu_122                 |   5|   0|    5|          0|
    |out_feat_fu_134          |   6|   0|    6|          0|
    |select_ln329_1_reg_658   |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  50|   0|   50|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4|  return value|
|layer2_output_tile_address0     |  out|   10|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_ce0          |  out|    1|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_we0          |  out|    1|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_d0           |  out|   32|   ap_memory|                                                     layer2_output_tile|         array|
|layer2_output_tile_1_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_1_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_1_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_1_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_1|         array|
|layer2_output_tile_2_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_2_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_2_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_2_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_2|         array|
|layer2_output_tile_3_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_3_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_3_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_3_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_3|         array|
|layer2_output_tile_4_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_4_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_4_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_4_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_4|         array|
|layer2_output_tile_5_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_5_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_5_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_5_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_5|         array|
|layer2_output_tile_6_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_6_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_6_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_6_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_6|         array|
|layer2_output_tile_7_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_7_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_7_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_7_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_7|         array|
|layer2_output_tile_8_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_8_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_8_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_8_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_8|         array|
|layer2_output_tile_9_address0   |  out|   10|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_9_ce0        |  out|    1|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_9_we0        |  out|    1|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_9_d0         |  out|   32|   ap_memory|                                                   layer2_output_tile_9|         array|
|layer2_output_tile_10_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_10_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_10_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_10_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_10|         array|
|layer2_output_tile_11_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_11_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_11_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_11_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_11|         array|
|layer2_output_tile_12_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_12_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_12_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_12_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_12|         array|
|layer2_output_tile_13_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_13_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_13_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_13_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_13|         array|
|layer2_output_tile_14_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_14_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_14_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_14_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_14|         array|
|layer2_output_tile_15_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_15_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_15_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_15_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_15|         array|
|layer2_output_tile_16_address0  |  out|   10|   ap_memory|                                                  layer2_output_tile_16|         array|
|layer2_output_tile_16_ce0       |  out|    1|   ap_memory|                                                  layer2_output_tile_16|         array|
|layer2_output_tile_16_we0       |  out|    1|   ap_memory|                                                  layer2_output_tile_16|         array|
|layer2_output_tile_16_d0        |  out|   32|   ap_memory|                                                  layer2_output_tile_16|         array|
|conv2_biases_local_address0     |  out|    5|   ap_memory|                                                     conv2_biases_local|         array|
|conv2_biases_local_ce0          |  out|    1|   ap_memory|                                                     conv2_biases_local|         array|
|conv2_biases_local_q0           |   in|   32|   ap_memory|                                                     conv2_biases_local|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_feat = alloca i32 1"   --->   Operation 8 'alloca' 'out_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten67 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten67"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %out_feat"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten53"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i10 %indvar_flatten53" [src/srcnn.cpp:330]   --->   Operation 17 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten67_load = load i14 %indvar_flatten67" [src/srcnn.cpp:329]   --->   Operation 18 'load' 'indvar_flatten67_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.83ns)   --->   "%icmp_ln329 = icmp_eq  i14 %indvar_flatten67_load, i14 9248" [src/srcnn.cpp:329]   --->   Operation 19 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln329_1 = add i14 %indvar_flatten67_load, i14 1" [src/srcnn.cpp:329]   --->   Operation 20 'add' 'add_ln329_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %for.inc47, void %in_feature_loop_conv2.preheader.exitStub" [src/srcnn.cpp:329]   --->   Operation 21 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_feat_load = load i6 %out_feat" [src/srcnn.cpp:329]   --->   Operation 22 'load' 'out_feat_load' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln329 = add i6 %out_feat_load, i6 1" [src/srcnn.cpp:329]   --->   Operation 23 'add' 'add_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln330 = icmp_eq  i10 %indvar_flatten53_load, i10 289" [src/srcnn.cpp:330]   --->   Operation 24 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%select_ln329_1 = select i1 %icmp_ln330, i6 %add_ln329, i6 %out_feat_load" [src/srcnn.cpp:329]   --->   Operation 25 'select' 'select_ln329_1' <Predicate = (!icmp_ln329)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i6 %select_ln329_1" [src/srcnn.cpp:329]   --->   Operation 26 'zext' 'zext_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv2_biases_local_addr = getelementptr i32 %conv2_biases_local, i64 0, i64 %zext_ln329" [src/srcnn.cpp:329]   --->   Operation 27 'getelementptr' 'conv2_biases_local_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv2_biases_local_load = load i5 %conv2_biases_local_addr" [src/srcnn.cpp:329]   --->   Operation 28 'load' 'conv2_biases_local_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln330_1 = add i10 %indvar_flatten53_load, i10 1" [src/srcnn.cpp:330]   --->   Operation 29 'add' 'add_ln330_1' <Predicate = (!icmp_ln329)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.40ns)   --->   "%select_ln330_2 = select i1 %icmp_ln330, i10 1, i10 %add_ln330_1" [src/srcnn.cpp:330]   --->   Operation 30 'select' 'select_ln330_2' <Predicate = (!icmp_ln329)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln331 = store i14 %add_ln329_1, i14 %indvar_flatten67" [src/srcnn.cpp:331]   --->   Operation 31 'store' 'store_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln331 = store i6 %select_ln329_1, i6 %out_feat" [src/srcnn.cpp:331]   --->   Operation 32 'store' 'store_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln331 = store i10 %select_ln330_2, i10 %indvar_flatten53" [src/srcnn.cpp:331]   --->   Operation 33 'store' 'store_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:331]   --->   Operation 34 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_2_load = load i5 %i_2" [src/srcnn.cpp:329]   --->   Operation 35 'load' 'i_2_load' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln329 = select i1 %icmp_ln330, i5 0, i5 %i_2_load" [src/srcnn.cpp:329]   --->   Operation 38 'select' 'select_ln329' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i6 %select_ln329_1" [src/srcnn.cpp:333]   --->   Operation 39 'zext' 'zext_ln333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln329_1, i4 0" [src/srcnn.cpp:333]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln333 = add i10 %tmp_s, i10 %zext_ln333" [src/srcnn.cpp:333]   --->   Operation 41 'add' 'add_ln333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%conv2_biases_local_load = load i5 %conv2_biases_local_addr" [src/srcnn.cpp:329]   --->   Operation 42 'load' 'conv2_biases_local_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln329 = xor i1 %icmp_ln330, i1 1" [src/srcnn.cpp:329]   --->   Operation 43 'xor' 'xor_ln329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln331 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:331]   --->   Operation 44 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln331, i1 %xor_ln329" [src/srcnn.cpp:329]   --->   Operation 45 'and' 'and_ln329' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln330 = add i5 %select_ln329, i5 1" [src/srcnn.cpp:330]   --->   Operation 46 'add' 'add_ln330' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_330_3_VITIS_LOOP_331_4_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%or_ln330 = or i1 %and_ln329, i1 %icmp_ln330" [src/srcnn.cpp:330]   --->   Operation 48 'or' 'or_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %or_ln330, i5 0, i5 %j_load" [src/srcnn.cpp:330]   --->   Operation 49 'select' 'select_ln330' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln330_1 = select i1 %and_ln329, i5 %add_ln330, i5 %select_ln329" [src/srcnn.cpp:330]   --->   Operation 50 'select' 'select_ln330_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln333_1 = zext i5 %select_ln330_1" [src/srcnn.cpp:333]   --->   Operation 51 'zext' 'zext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln333_1 = add i10 %add_ln333, i10 %zext_ln333_1" [src/srcnn.cpp:333]   --->   Operation 52 'add' 'add_ln333_1' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln333_2 = zext i10 %add_ln333_1" [src/srcnn.cpp:333]   --->   Operation 53 'zext' 'zext_ln333_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 54 'getelementptr' 'layer2_output_tile_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 55 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 56 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 57 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 58 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 59 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 60 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 61 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 62 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 63 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 64 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 65 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 66 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 67 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 68 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 69 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 70 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:332]   --->   Operation 71 'specpipeline' 'specpipeline_ln332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:331]   --->   Operation 72 'specloopname' 'specloopname_ln331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.74ns)   --->   "%switch_ln333 = switch i5 %select_ln330, void %arrayidx4015.case.16, i5 0, void %arrayidx4015.case.0, i5 1, void %arrayidx4015.case.1, i5 2, void %arrayidx4015.case.2, i5 3, void %arrayidx4015.case.3, i5 4, void %arrayidx4015.case.4, i5 5, void %arrayidx4015.case.5, i5 6, void %arrayidx4015.case.6, i5 7, void %arrayidx4015.case.7, i5 8, void %arrayidx4015.case.8, i5 9, void %arrayidx4015.case.9, i5 10, void %arrayidx4015.case.10, i5 11, void %arrayidx4015.case.11, i5 12, void %arrayidx4015.case.12, i5 13, void %arrayidx4015.case.13, i5 14, void %arrayidx4015.case.14, i5 15, void %arrayidx4015.case.15" [src/srcnn.cpp:333]   --->   Operation 73 'switch' 'switch_ln333' <Predicate = true> <Delay = 0.74>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_15_addr" [src/srcnn.cpp:333]   --->   Operation 74 'store' 'store_ln333' <Predicate = (select_ln330 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 75 'br' 'br_ln333' <Predicate = (select_ln330 == 15)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_14_addr" [src/srcnn.cpp:333]   --->   Operation 76 'store' 'store_ln333' <Predicate = (select_ln330 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 77 'br' 'br_ln333' <Predicate = (select_ln330 == 14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_13_addr" [src/srcnn.cpp:333]   --->   Operation 78 'store' 'store_ln333' <Predicate = (select_ln330 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 79 'br' 'br_ln333' <Predicate = (select_ln330 == 13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_12_addr" [src/srcnn.cpp:333]   --->   Operation 80 'store' 'store_ln333' <Predicate = (select_ln330 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 81 'br' 'br_ln333' <Predicate = (select_ln330 == 12)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_11_addr" [src/srcnn.cpp:333]   --->   Operation 82 'store' 'store_ln333' <Predicate = (select_ln330 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 83 'br' 'br_ln333' <Predicate = (select_ln330 == 11)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_10_addr" [src/srcnn.cpp:333]   --->   Operation 84 'store' 'store_ln333' <Predicate = (select_ln330 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 85 'br' 'br_ln333' <Predicate = (select_ln330 == 10)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_9_addr" [src/srcnn.cpp:333]   --->   Operation 86 'store' 'store_ln333' <Predicate = (select_ln330 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 87 'br' 'br_ln333' <Predicate = (select_ln330 == 9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_8_addr" [src/srcnn.cpp:333]   --->   Operation 88 'store' 'store_ln333' <Predicate = (select_ln330 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 89 'br' 'br_ln333' <Predicate = (select_ln330 == 8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_7_addr" [src/srcnn.cpp:333]   --->   Operation 90 'store' 'store_ln333' <Predicate = (select_ln330 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 91 'br' 'br_ln333' <Predicate = (select_ln330 == 7)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_6_addr" [src/srcnn.cpp:333]   --->   Operation 92 'store' 'store_ln333' <Predicate = (select_ln330 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 93 'br' 'br_ln333' <Predicate = (select_ln330 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_5_addr" [src/srcnn.cpp:333]   --->   Operation 94 'store' 'store_ln333' <Predicate = (select_ln330 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 95 'br' 'br_ln333' <Predicate = (select_ln330 == 5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_4_addr" [src/srcnn.cpp:333]   --->   Operation 96 'store' 'store_ln333' <Predicate = (select_ln330 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 97 'br' 'br_ln333' <Predicate = (select_ln330 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_3_addr" [src/srcnn.cpp:333]   --->   Operation 98 'store' 'store_ln333' <Predicate = (select_ln330 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 99 'br' 'br_ln333' <Predicate = (select_ln330 == 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_2_addr" [src/srcnn.cpp:333]   --->   Operation 100 'store' 'store_ln333' <Predicate = (select_ln330 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 101 'br' 'br_ln333' <Predicate = (select_ln330 == 2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_1_addr" [src/srcnn.cpp:333]   --->   Operation 102 'store' 'store_ln333' <Predicate = (select_ln330 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 103 'br' 'br_ln333' <Predicate = (select_ln330 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_addr" [src/srcnn.cpp:333]   --->   Operation 104 'store' 'store_ln333' <Predicate = (select_ln330 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 105 'br' 'br_ln333' <Predicate = (select_ln330 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_local_load, i10 %layer2_output_tile_16_addr" [src/srcnn.cpp:333]   --->   Operation 106 'store' 'store_ln333' <Predicate = (select_ln330 != 0 & select_ln330 != 1 & select_ln330 != 2 & select_ln330 != 3 & select_ln330 != 4 & select_ln330 != 5 & select_ln330 != 6 & select_ln330 != 7 & select_ln330 != 8 & select_ln330 != 9 & select_ln330 != 10 & select_ln330 != 11 & select_ln330 != 12 & select_ln330 != 13 & select_ln330 != 14 & select_ln330 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 107 'br' 'br_ln333' <Predicate = (select_ln330 != 0 & select_ln330 != 1 & select_ln330 != 2 & select_ln330 != 3 & select_ln330 != 4 & select_ln330 != 5 & select_ln330 != 6 & select_ln330 != 7 & select_ln330 != 8 & select_ln330 != 9 & select_ln330 != 10 & select_ln330 != 11 & select_ln330 != 12 & select_ln330 != 13 & select_ln330 != 14 & select_ln330 != 15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln331 = add i5 %select_ln330, i5 1" [src/srcnn.cpp:331]   --->   Operation 108 'add' 'add_ln331' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln331 = store i5 %select_ln330_1, i5 %i_2" [src/srcnn.cpp:331]   --->   Operation 109 'store' 'store_ln331' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln331 = store i5 %add_ln331, i5 %j" [src/srcnn.cpp:331]   --->   Operation 110 'store' 'store_ln331' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln331 = br void %for.inc41" [src/srcnn.cpp:331]   --->   Operation 111 'br' 'br_ln331' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 011]
i_2                        (alloca           ) [ 011]
indvar_flatten53           (alloca           ) [ 010]
out_feat                   (alloca           ) [ 010]
indvar_flatten67           (alloca           ) [ 010]
specmemcore_ln0            (specmemcore      ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
indvar_flatten53_load      (load             ) [ 000]
indvar_flatten67_load      (load             ) [ 000]
icmp_ln329                 (icmp             ) [ 010]
add_ln329_1                (add              ) [ 000]
br_ln329                   (br               ) [ 000]
out_feat_load              (load             ) [ 000]
add_ln329                  (add              ) [ 000]
icmp_ln330                 (icmp             ) [ 011]
select_ln329_1             (select           ) [ 011]
zext_ln329                 (zext             ) [ 000]
conv2_biases_local_addr    (getelementptr    ) [ 011]
add_ln330_1                (add              ) [ 000]
select_ln330_2             (select           ) [ 000]
store_ln331                (store            ) [ 000]
store_ln331                (store            ) [ 000]
store_ln331                (store            ) [ 000]
j_load                     (load             ) [ 000]
i_2_load                   (load             ) [ 000]
specloopname_ln0           (specloopname     ) [ 000]
speclooptripcount_ln0      (speclooptripcount) [ 000]
select_ln329               (select           ) [ 000]
zext_ln333                 (zext             ) [ 000]
tmp_s                      (bitconcatenate   ) [ 000]
add_ln333                  (add              ) [ 000]
conv2_biases_local_load    (load             ) [ 000]
xor_ln329                  (xor              ) [ 000]
icmp_ln331                 (icmp             ) [ 000]
and_ln329                  (and              ) [ 000]
add_ln330                  (add              ) [ 000]
specloopname_ln0           (specloopname     ) [ 000]
or_ln330                   (or               ) [ 000]
select_ln330               (select           ) [ 011]
select_ln330_1             (select           ) [ 000]
zext_ln333_1               (zext             ) [ 000]
add_ln333_1                (add              ) [ 000]
zext_ln333_2               (zext             ) [ 000]
layer2_output_tile_addr    (getelementptr    ) [ 000]
layer2_output_tile_1_addr  (getelementptr    ) [ 000]
layer2_output_tile_2_addr  (getelementptr    ) [ 000]
layer2_output_tile_3_addr  (getelementptr    ) [ 000]
layer2_output_tile_4_addr  (getelementptr    ) [ 000]
layer2_output_tile_5_addr  (getelementptr    ) [ 000]
layer2_output_tile_6_addr  (getelementptr    ) [ 000]
layer2_output_tile_7_addr  (getelementptr    ) [ 000]
layer2_output_tile_8_addr  (getelementptr    ) [ 000]
layer2_output_tile_9_addr  (getelementptr    ) [ 000]
layer2_output_tile_10_addr (getelementptr    ) [ 000]
layer2_output_tile_11_addr (getelementptr    ) [ 000]
layer2_output_tile_12_addr (getelementptr    ) [ 000]
layer2_output_tile_13_addr (getelementptr    ) [ 000]
layer2_output_tile_14_addr (getelementptr    ) [ 000]
layer2_output_tile_15_addr (getelementptr    ) [ 000]
layer2_output_tile_16_addr (getelementptr    ) [ 000]
specpipeline_ln332         (specpipeline     ) [ 000]
specloopname_ln331         (specloopname     ) [ 000]
switch_ln333               (switch           ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
store_ln333                (store            ) [ 000]
br_ln333                   (br               ) [ 000]
add_ln331                  (add              ) [ 000]
store_ln331                (store            ) [ 000]
store_ln331                (store            ) [ 000]
br_ln331                   (br               ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_tile_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_tile_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_output_tile_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_output_tile_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_output_tile_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_output_tile_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_output_tile_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_tile_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_tile_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_tile_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer2_output_tile_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_output_tile_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_output_tile_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_output_tile_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_output_tile_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer2_output_tile_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv2_biases_local">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_330_3_VITIS_LOOP_331_4_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="j_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten53_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_feat_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_feat/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten67_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten67/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv2_biases_local_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_local_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_local_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="layer2_output_tile_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="layer2_output_tile_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_1_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="layer2_output_tile_2_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_2_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer2_output_tile_3_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="0"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_3_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="layer2_output_tile_4_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_4_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="layer2_output_tile_5_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_5_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="layer2_output_tile_6_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_6_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer2_output_tile_7_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_7_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="layer2_output_tile_8_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="10" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_8_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="layer2_output_tile_9_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_9_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="layer2_output_tile_10_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_10_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="layer2_output_tile_11_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_11_addr/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="layer2_output_tile_12_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_12_addr/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="layer2_output_tile_13_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_13_addr/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="layer2_output_tile_14_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_14_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer2_output_tile_15_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_15_addr/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="layer2_output_tile_16_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_16_addr/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln333_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln333_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln333_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln333_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln333_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln333_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln333_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln333_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln333_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln333_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln333_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln333_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln333_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln333_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln333_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln333_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln333_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln0_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="14" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln0_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="6" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln0_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln0_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln0_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="indvar_flatten53_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="indvar_flatten67_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="0"/>
<pin id="423" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten67_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln329_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="14" slack="0"/>
<pin id="426" dir="0" index="1" bw="14" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln329_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="out_feat_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_feat_load/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln329_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln330_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="10" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln329_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln329_1/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln329_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln330_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln330_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln330_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="0" index="2" bw="10" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330_2/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln331_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="14" slack="0"/>
<pin id="480" dir="0" index="1" bw="14" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln331_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="0"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln331_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="j_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="1"/>
<pin id="495" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="i_2_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="1"/>
<pin id="498" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln329_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln329/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln333_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="1"/>
<pin id="508" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_s_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="1"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln333_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln329_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln329/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln331_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln331/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln329_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln329/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln330_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln330/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="or_ln330_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="1"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln330/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln330_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln330_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="5" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330_1/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln333_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_1/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln333_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333_1/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln333_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_2/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln331_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln331/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln331_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="0" index="1" bw="5" slack="1"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln331_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="0" index="1" bw="5" slack="1"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="613" class="1005" name="j_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="620" class="1005" name="i_2_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="627" class="1005" name="indvar_flatten53_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="634" class="1005" name="out_feat_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="out_feat "/>
</bind>
</comp>

<comp id="641" class="1005" name="indvar_flatten67_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="0"/>
<pin id="643" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten67 "/>
</bind>
</comp>

<comp id="651" class="1005" name="icmp_ln330_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="658" class="1005" name="select_ln329_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="1"/>
<pin id="660" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln329_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="conv2_biases_local_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="1"/>
<pin id="666" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_local_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="149" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="260" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="149" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="253" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="149" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="246" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="149" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="239" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="149" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="232" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="149" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="225" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="149" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="218" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="149" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="211" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="149" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="204" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="149" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="197" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="149" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="190" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="149" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="183" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="149" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="176" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="149" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="169" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="149" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="162" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="384"><net_src comp="149" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="155" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="391"><net_src comp="149" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="267" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="52" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="418" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="439" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="436" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="468"><net_src comp="418" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="64" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="445" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="64" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="464" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="430" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="451" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="470" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="506" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="493" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="522" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="499" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="82" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="533" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="52" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="493" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="533" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="539" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="499" pin="3"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="516" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="587"><net_src comp="576" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="588"><net_src comp="576" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="589"><net_src comp="576" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="590"><net_src comp="576" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="591"><net_src comp="576" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="592"><net_src comp="576" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="593"><net_src comp="576" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="594"><net_src comp="576" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="595"><net_src comp="576" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="596"><net_src comp="576" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="601"><net_src comp="550" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="82" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="558" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="597" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="122" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="623"><net_src comp="126" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="630"><net_src comp="130" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="637"><net_src comp="134" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="644"><net_src comp="138" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="654"><net_src comp="445" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="661"><net_src comp="451" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="667"><net_src comp="142" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_output_tile | {2 }
	Port: layer2_output_tile_1 | {2 }
	Port: layer2_output_tile_2 | {2 }
	Port: layer2_output_tile_3 | {2 }
	Port: layer2_output_tile_4 | {2 }
	Port: layer2_output_tile_5 | {2 }
	Port: layer2_output_tile_6 | {2 }
	Port: layer2_output_tile_7 | {2 }
	Port: layer2_output_tile_8 | {2 }
	Port: layer2_output_tile_9 | {2 }
	Port: layer2_output_tile_10 | {2 }
	Port: layer2_output_tile_11 | {2 }
	Port: layer2_output_tile_12 | {2 }
	Port: layer2_output_tile_13 | {2 }
	Port: layer2_output_tile_14 | {2 }
	Port: layer2_output_tile_15 | {2 }
	Port: layer2_output_tile_16 | {2 }
	Port: conv2_biases_local | {}
 - Input state : 
	Port: conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 : conv2_biases_local | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten53_load : 1
		indvar_flatten67_load : 1
		icmp_ln329 : 2
		add_ln329_1 : 2
		br_ln329 : 3
		out_feat_load : 1
		add_ln329 : 2
		icmp_ln330 : 2
		select_ln329_1 : 3
		zext_ln329 : 4
		conv2_biases_local_addr : 5
		conv2_biases_local_load : 6
		add_ln330_1 : 2
		select_ln330_2 : 3
		store_ln331 : 3
		store_ln331 : 4
		store_ln331 : 4
	State 2
		select_ln329 : 1
		add_ln333 : 1
		icmp_ln331 : 1
		and_ln329 : 2
		add_ln330 : 2
		or_ln330 : 2
		select_ln330 : 2
		select_ln330_1 : 3
		zext_ln333_1 : 4
		add_ln333_1 : 5
		zext_ln333_2 : 6
		layer2_output_tile_addr : 7
		layer2_output_tile_1_addr : 7
		layer2_output_tile_2_addr : 7
		layer2_output_tile_3_addr : 7
		layer2_output_tile_4_addr : 7
		layer2_output_tile_5_addr : 7
		layer2_output_tile_6_addr : 7
		layer2_output_tile_7_addr : 7
		layer2_output_tile_8_addr : 7
		layer2_output_tile_9_addr : 7
		layer2_output_tile_10_addr : 7
		layer2_output_tile_11_addr : 7
		layer2_output_tile_12_addr : 7
		layer2_output_tile_13_addr : 7
		layer2_output_tile_14_addr : 7
		layer2_output_tile_15_addr : 7
		layer2_output_tile_16_addr : 7
		switch_ln333 : 3
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		store_ln333 : 8
		add_ln331 : 3
		store_ln331 : 4
		store_ln331 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln329_1_fu_430  |    0    |    21   |
|          |    add_ln329_fu_439   |    0    |    13   |
|          |   add_ln330_1_fu_464  |    0    |    17   |
|    add   |    add_ln333_fu_516   |    0    |    18   |
|          |    add_ln330_fu_539   |    0    |    12   |
|          |   add_ln333_1_fu_570  |    0    |    18   |
|          |    add_ln331_fu_597   |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln329_fu_424   |    0    |    21   |
|   icmp   |   icmp_ln330_fu_445   |    0    |    17   |
|          |   icmp_ln331_fu_527   |    0    |    12   |
|----------|-----------------------|---------|---------|
|          | select_ln329_1_fu_451 |    0    |    6    |
|          | select_ln330_2_fu_470 |    0    |    10   |
|  select  |  select_ln329_fu_499  |    0    |    5    |
|          |  select_ln330_fu_550  |    0    |    5    |
|          | select_ln330_1_fu_558 |    0    |    5    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln329_fu_522   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln329_fu_533   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln330_fu_545    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   zext_ln329_fu_459   |    0    |    0    |
|   zext   |   zext_ln333_fu_506   |    0    |    0    |
|          |  zext_ln333_1_fu_566  |    0    |    0    |
|          |  zext_ln333_2_fu_576  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_509     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   198   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|conv2_biases_local_addr_reg_664|    5   |
|          i_2_reg_620          |    5   |
|       icmp_ln330_reg_651      |    1   |
|    indvar_flatten53_reg_627   |   10   |
|    indvar_flatten67_reg_641   |   14   |
|           j_reg_613           |    5   |
|        out_feat_reg_634       |    6   |
|     select_ln329_1_reg_658    |    6   |
+-------------------------------+--------+
|             Total             |   52   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   10   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   52   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   52   |   207  |
+-----------+--------+--------+--------+
