<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><script type="text/javascript" src="https://file.bkxsj.com/skin/book/js/sk.js"></script><meta name="robots" content="index,follow"><title>计算机系统体系结构 第3版[PDF|Epub|txt|kindle电子书版本网盘下载]-灵感之桥</title><meta name="Keywords" content="计算机系统体系结构 第3版"/><meta name="description" content="计算机系统体系结构 第3版pdf下载文件大小为24MB,PDF页数为547页"/><meta http-equiv="X-UA-Compatible" content="IE=9; IE=8; IE=7; IE=EDGE;chrome=1"><link type="image/x-icon" rel="shortcut icon" href="https://www.shukui.net/skin/book/images/favicon.ico"><link type="text/css" rel="stylesheet" href="https://www.shukui.net/skin/book/css/style.css"><style>#main .d-main {margin-left: 0;width: 620px;}.down-btn {animation: myShake 2.5s linear .15s infinite}@keyframes myShake {0%, 66% {transform: translateZ(0)}67%, 73.6%, 83.6%, 93.6%, to {animation-timing-function: cubic-bezier(.215, .61, .355, 1);transform: translateZ(0)}80.3%, 81.4% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -4px, 0)}90.3% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -2px, 0)}97% {transform: translate3d(0, -.5px, 0)}}.copylink-btn {margin-right: 20px;}.copymd5-btn {margin-bottom: 25px;margin-left: 10px;}</style></head><body><div id="header"><div class="inner"><div class="logo"><a href="/"><img width="103" height="25" alt="灵感之桥"src="https://www.shukui.net/skin/book/images/logo.png"></a></div><div class="search"><form action="/so/search.php" target="_blank"><input type="text" autocomplete="off" id="bdcsMain" name="q" placeholder="书名 / 作者 / 出版社 / ISBN"class="inp-txt"><select class="inp-select" id="datasource" onchange="selectDatasource(this)"><option value="so">主库</option><option value="s">从库</option></select><input type="submit" value="搜索" class="inp-btn"></form></div></div></div><div id="main"><div class="d-main"><div class="tit"><h3>图书介绍</h3></div><h1 class="book-name">计算机系统体系结构 第3版PDF|Epub|txt|kindle电子书版本网盘下载</h1><div class="d-info"><div class="b-thumb"><img src="https://www.shukui.net/cover/39/31186044.jpg" alt="计算机系统体系结构 第3版"></div><div class="b-info"><ul><li>（美）（M.M.马尼奥）M.Morris Mano著 著</li><li>出版社： 北京：清华大学出版社</li><li>ISBN：7302028311</li><li>出版时间：1998</li><li>标注页数：523页</li><li>文件大小：24MB</li><li>文件页数：547页</li><li>主题词：</li></ul></div></div><div class="tit"><h3>PDF下载</h3></div><div></br><a style="color:red;" rel="external nofollow" href="https://www.kjlm.net/ebook/1079577.html"target="_blank"><b>点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用</a></b></br><a class="down-btn" rel="external nofollow" href="https://down.trackerbk.com/bt/03/31186044.torrent"target="_blank">种子下载</a>[BT下载速度快]温馨提示：（请使用BT下载软件FDM进行下载）<a rel="nofollow" href="https://www.freedownloadmanager.org/zh/" target="_blank">软件下载地址页</a><a class="down-btn" rel="external nofollow" href="https://down.p2spdb.com/03/31186044.rar" target="_blank">直链下载</a>[便捷但速度慢]&nbsp;&nbsp;<a style="color:red;" rel="external nofollow" href="https://pdfyl.ertongbook.com/25/31186044.pdf" target="_blank"><b>[在线试读本书]</b></a>&nbsp;&nbsp;<b> <a style="color:red;" rel="external nofollow" href="https://web.jyjl.org/index/recovery.html" target="_blank">[在线获取解压码]</a></b><div class="copymd5-btn"><a href="javascript:copyToClip('8bbe23bfe14a3cd8cad45a756526792c')">点击复制MD5值：8bbe23bfe14a3cd8cad45a756526792c</a></div></div><div class="tit"><h3>下载说明</h3></div><div style="margin:20px 10px"><h2>计算机系统体系结构 第3版PDF格式电子书版下载</h2>下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。<br><br><div class="copymd5-btn"><a href="javascript:copyToClip('magnet:?xt=urn:btih:RX6G6JQ2LJW7PBBEDNUSCQM7ICDMHIWK')">点击复制85GB完整离线版磁力链接到迅雷FDM等BT下载工具进行下载</a>&nbsp;&nbsp;<a rel="nofollow" target="_blank">详情点击-查看共享计划</a></div>建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台）。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用！后期资源热门了。安装了迅雷也可以迅雷进行下载！<br><br><b>（文件页数 要大于 标注页数，上中下等多册电子书除外）</b><br><br><p style="color:red;"> <b>注意：本站所有压缩包均有解压码：</b> <a rel="nofollow" target="_blank"><b>点击下载压缩包解压工具</b></a></p></div><div class="tit"><h3>图书目录</h3></div><div id="book-contents"><p>CHAPTER ONE Digital Logic Circuits1</p><p>1-1 Digital Computers1</p><p>1-2 Logic Gates4</p><p>1-3 Boolean Algebra7</p><p>Complement of a Function10</p><p>1-4 Map Simplification11</p><p>Product-of-Sums Simplification14</p><p>Don＇t-Care Conditions16</p><p>1-5 Combinational Circuits18</p><p>Half-Adder19</p><p>Full-Adder20</p><p>1-6 Flip-Flops22</p><p>SR Flip-Flop22</p><p>D Flip-Flop23</p><p>JK Flip-Flop24</p><p>T Flip-Flop24</p><p>Edge-Triggered Flip-Flops25</p><p>Excitation Tables27</p><p>1-7 Sequential Circuits28</p><p>Flip-Flop Input Equations28</p><p>State Table30</p><p>State Diagram31</p><p>Design Example32</p><p>Design Procedure36</p><p>Problems37</p><p>References39</p><p>CHAPTER TWO Digital Components41</p><p>2-1 Integrated Circuits41</p><p>2-2 Decoders43</p><p>NAND Gate Decoder45</p><p>Decoder Expansion46</p><p>Encoders47</p><p>2-3 Multiplexers48</p><p>2-4 Registers50</p><p>Register with Parallel Load51</p><p>2-5 Shift Registers53</p><p>Bidirectional Shift Register with Parallel Load53</p><p>2-6 Binary Counters56</p><p>Binary Counter with Parallel Load58</p><p>2-7 Memory Unit58</p><p>Random-Access Memory60</p><p>Read-Only Memory61</p><p>Types of ROMs62</p><p>Problems63</p><p>References65</p><p>CHAPTER THREE Data Representation．67</p><p>3-1 Data Types67</p><p>Number Systems68</p><p>Octal and Hexadecimal Numbers69</p><p>Decimal Representation72</p><p>Alphanumeric Representation73</p><p>3-2 Complements74</p><p>(r-1) s Complement75</p><p>(r s)Complement75</p><p>Subtraction of Unsigned Numbers76</p><p>3-3 Fixed-Point Representation77</p><p>Integer Representation78</p><p>Arithmetic Addition79</p><p>Arithmetic Subtraction80</p><p>Overflow80</p><p>Decimal Fixed-Point Representation81</p><p>3-4 Floating-Point Representation83</p><p>3-5 Other Binary Codes84</p><p>Gray Code84</p><p>Other Decimal Codes85</p><p>Other Alphanumeric Codes86</p><p>3-6 Error Detection Codes87</p><p>Problems89</p><p>References91</p><p>CHAPTER FOUR Register Transfer and Microoperations93</p><p>4-1 Register Transfer Language93</p><p>4-2 Register Transfer95</p><p>4-3 Bus and Memory Transfers97</p><p>Three-State Bus Buffers100</p><p>Memory Transfer101</p><p>4-4 Arithmetic Microoperations102</p><p>Binary Adder103</p><p>Binary Adder-Subtractor104</p><p>Binary Incrementer105</p><p>Arithmetic Circuit106</p><p>4-5 Logic Microoperations108</p><p>List of Logic Microoperations109</p><p>Hardware Implementation111</p><p>Some Applications111</p><p>4-6 Shift Microoperations114</p><p>Hardware Implementation115</p><p>4-7 Arithmetic Logic Shift Unit116</p><p>Problems119</p><p>References122</p><p>CHAPTER FIVE Basic Computer Organization and Design123</p><p>5-1 Instruction Codes123</p><p>Stored Program Organization125</p><p>Indirect Address126</p><p>5-2 Computer Registers127</p><p>Common Bus System129</p><p>5-3 Computer Instructions132</p><p>Instruction Set Completeness134</p><p>5-4 Timing and Control135</p><p>5-5 Instruction Cycle139</p><p>Fetch and Decode139</p><p>Determine the Type of Instruction141</p><p>Register-Reference Instruction143</p><p>5-6 Memory-Reference Instructions145</p><p>AND to AC145</p><p>ADD to AC146</p><p>LDA: Load to AC146</p><p>STA: Store AC147</p><p>BUN: Branch Unconditionally147</p><p>BSA: Branch and Save Return Address147</p><p>ISZ: Increment and Skip If Zero149</p><p>Control Flowchart149</p><p>5-7 Input-Output and Interrupt150</p><p>Input-Output Configuration151</p><p>Input-Output Instructions152</p><p>Program Interrupt153</p><p>Interrupt Cycle156</p><p>5-8 Complete Computer Description157</p><p>5-9 Design of Basic Computer157</p><p>Control Logic Gates160</p><p>Control of Registers and Memory160</p><p>Control of Single Flip-Flops162</p><p>Control of Common Bus162</p><p>5-10 Design of Accumulator Logic164</p><p>Control of AC Register165</p><p>Adder and Logic Circuit166</p><p>Problems167</p><p>References171</p><p>CHAPTER SIX Programming the Basic Computer173</p><p>6-1 Introduction173</p><p>6-2 Machine Language174</p><p>6-3 Assembly Language179</p><p>Rules of the Language179</p><p>An Example181</p><p>Translation to Binary182</p><p>6-4 The Assembler183</p><p>Representation of Symbolic Program in Memory184</p><p>First Pass185</p><p>Second Pass187</p><p>6-5 Program Loops190</p><p>6-6 Programming Arithmetic and Logic Operations192</p><p>Multiplication Program193</p><p>Double-Precision Addition196</p><p>Logic Operations197</p><p>Shift Operations197</p><p>6-7 Subroutines198</p><p>Subroutines Parameters and Data Linkage200</p><p>6-8 Input-Output Programming203</p><p>Character Manipulation204</p><p>Program Interrupt205</p><p>Problems208</p><p>References211</p><p>CHAPTER SEVEN Microprogrammed Control213</p><p>7-1 Control Memory213</p><p>7-2 Address Sequencing216</p><p>Conditional Branching217</p><p>Mapping of Instruction219</p><p>Subroutines220</p><p>7-3 Microprogram Example220</p><p>Computer Configuration220</p><p>Microinstruction Format222</p><p>Symbolic Microinstructions225</p><p>The Fetch Routine226</p><p>Symbolic Microprogram227</p><p>Binary Microprogram229</p><p>7-4 Design of Control Unit231</p><p>Microprogram Sequencer232</p><p>Problems235</p><p>Reference238</p><p>CHAPTER EIGHT Central Processing Unit241</p><p>8-1 Introduction241</p><p>8-2 General Register Organization242</p><p>Control Word244</p><p>Examples of Microoperations246</p><p>8-3 Stack Organization247</p><p>Register Stack247</p><p>Memory Stack249</p><p>Reverse Polish Notation251</p><p>Evaluation of Arithmetic Expressions253</p><p>8-4 Instruction Formats255</p><p>Three-Address Instructions258</p><p>Two-Address Instructions258</p><p>One--Address Instructions259</p><p>Zero--Address Instructions259</p><p>RISC Instructions259</p><p>8-5 Addressing Modes260</p><p>Numerical Example264</p><p>8-6 Data Transfer and Manipulation266</p><p>Data Transfer Instructions267</p><p>Data Manipulation Instructions268</p><p>Arithmetic Instructions269</p><p>Logical and Bit Manipulation Instructions270</p><p>Shift Instructions271</p><p>8-7 Program Control273</p><p>Status Bit Conditions274</p><p>Conditional Branch Instructions275</p><p>Subroutine Call and Return278</p><p>Program Interrupt279</p><p>Types of Interrupts281</p><p>8-8 Reduced Instruction Set Computer (RISC)282</p><p>CISC Characteristics283</p><p>RISC Characteristics284</p><p>Overlapped Register Windows285</p><p>Berkeley RISC 1288</p><p>Problems291</p><p>References297</p><p>CHAPTER NINE Pipeline and Vector Processing299</p><p>9-1 Parallel Processing299</p><p>9-2 Pipelining302</p><p>General Considerations304</p><p>9-3 Arithmetic Pipeline307</p><p>9-4 Instruction Pipeline310</p><p>Example: Four-Segment Instruction Pipeline311</p><p>Data Dependency313</p><p>Handling of Branch Instructions314</p><p>9-5 RISC Pipeline315</p><p>Example: Three-Segment Instruction Pipeline316</p><p>Delayed Load317</p><p>Delayed Branch318</p><p>9-6 Vector Processing319</p><p>Vector Operations321</p><p>Matrix Multiplication322</p><p>Memory Interleaving324</p><p>Supercomputers325</p><p>9-7 Array Processors326</p><p>Attached Array Processor326</p><p>SIMD Array Processor327</p><p>Problems329</p><p>References330</p><p>CHAPTER TEN Computer Arithmetic333</p><p>10-1 Introduction333</p><p>10-2 Addition and Subtraction334</p><p>Addition and Subtraction with Signed-Magnitude Data335</p><p>Hardware Implementation336</p><p>Hardware Algorithm337</p><p>Addition and Subtraction with Signed-Z s Complement Data338</p><p>10-3 Multiplication Algorithms340</p><p>Hardware Implementation for Signed-Magnitude Data341</p><p>Hardware Algorithm342</p><p>Booth Multiplication Algorithm343</p><p>Array Multiplier346</p><p>10-4 Division Algorithms348</p><p>Hardware Implementation for Signed-Magnitude Data349</p><p>Divide Overflow351</p><p>Hardware Algorithm352</p><p>Other Algorithms353</p><p>10-5 Floating-Point Arithmetic Operations354</p><p>Basic Considerations354</p><p>Register Configuration357</p><p>Addition and Subtraction358</p><p>Multiplication360</p><p>Division362</p><p>10-6 Decimal Arithmetic Unit363</p><p>BCD Adder365</p><p>BCD Subtraction368</p><p>10-7 Decimal Arithmetic Operations369</p><p>Addition and Subtraction371</p><p>Multiplication371</p><p>Division374</p><p>Floating-Point Operations376</p><p>Problems376</p><p>References380</p><p>CHAPTER ELEVEN Input-Output Organization381</p><p>11-1 Peripheral Devices381</p><p>ASCII Alphanumeric Characters383</p><p>11-2 Input-Output Interface385</p><p>I/O Bus and Interface Modules386</p><p>I/O versus Memory Bus387</p><p>Isolated versus Memory-Mapped I/O388</p><p>Example of I/O Interface389</p><p>11-3 Asynchronous Data Transfer391</p><p>Strobe Control391</p><p>Handshaking393</p><p>Asynchronous Serial Transfer396</p><p>Asynchronous Communication Interface398</p><p>First-In, First-Out Buffer400</p><p>11-4 Modes of Transfer402</p><p>Example of Programmed I/O403</p><p>Interrupt-Initiated I/O406</p><p>Software Considerations406</p><p>11-5 Priority Interrupt407</p><p>Daisy-Chaining Priority408</p><p>Parallel Priority Interrupt409</p><p>Priority Encoder411</p><p>Interrupt Cycle412</p><p>Software Routines413</p><p>Initial and Final Operations414</p><p>11-6 Direct Memory Access (DMA)415</p><p>DMA Controller416</p><p>DMA Transfer418</p><p>11-7 Input-Output Processor (IOP)420</p><p>CPU-IOP Communication422</p><p>IBM 370 I/O Channel423</p><p>Intel 8098 IOP427</p><p>11-8 Serial Communication429</p><p>Character-Oriented Protocol432</p><p>Transmission Example433</p><p>Data Transparency436</p><p>Bit-Oriented Protocol437</p><p>Problems439</p><p>References442</p><p>CHAPTER TWELVE Memory Organization445</p><p>12-1 Memory Hierarchy445</p><p>12-2 Main Memory448</p><p>RAM and ROM Chips449</p><p>Memory Address Map450</p><p>Memory Connection to CPU452</p><p>12-3 Auxiliary Memory452</p><p>Magnetic Disks454</p><p>Magnetic Tape455</p><p>12-4 Associative Memory456</p><p>Hardware Organization457</p><p>Match Logic459</p><p>Read Operation460</p><p>Write Operation461</p><p>12-5 Cache Memory462</p><p>Associative Mapping464</p><p>Direct Mapping465</p><p>Set-Associative Mapping467</p><p>Writing into Cache468</p><p>Cache Initialization469</p><p>12-6 Virtual Memory469</p><p>Address Space and Memory Space470</p><p>Address Mapping Using Pages472</p><p>Associative Memory Page Table474</p><p>Page replacement475</p><p>12-7 Memory Management Hardware476</p><p>Segmented-Page Mapping477</p><p>Numerical Example479</p><p>Memory Protection482</p><p>Problems483</p><p>References486</p><p>CHAPTER THIRTEEN Multiprocessors489</p><p>13-1 Characteristics of Multiprocessors489</p><p>13-2 Interconnection Structures491</p><p>Time-Shared Common Bus491</p><p>Multiport Memory493</p><p>Crossbar Switch494</p><p>Multistage Switching Network496</p><p>Hypercube Interconnection498</p><p>13-3 Interprocessor Arbitration500</p><p>System Bus500</p><p>Serial Arbitration Procedure502</p><p>Parallel Arbitration Logic503</p><p>Dynamic Arbitration Algorithms505</p><p>13-4 Interprocessor Communication and Synchronization506</p><p>Interprocessor Synchronization507</p><p>Mutual Exclusion with a Semaphore508</p><p>13-5 Cache Coherence509</p><p>Conditions for Incoherence509</p><p>Solutions to the Cache Coherence Problem510</p><p>Problems512</p><p>References514</p><p>Index515</p><p></p></div></div><div class="d-rt"><h3>热门推荐</h3><ul><li><a href="/book/667757.html">667757.html</a></li><li><a href="/book/2399152.html">2399152.html</a></li><li><a href="/book/3665485.html">3665485.html</a></li><li><a href="/book/335885.html">335885.html</a></li><li><a href="/book/681589.html">681589.html</a></li><li><a href="/book/800022.html">800022.html</a></li><li><a href="/book/3432503.html">3432503.html</a></li><li><a href="/book/2726715.html">2726715.html</a></li><li><a href="/book/3629532.html">3629532.html</a></li><li><a href="/book/761196.html">761196.html</a></li></ul></div></div><div id="footer"><p>Copyright&nbsp;&copy;&nbsp;2025&nbsp;&nbsp;<a href="/list/">最新更新</a></p><p>请使用FDM BitComet qBittorrent uTorrent等BT下载工具，下载本站电子书资源！首推Free Download Manager下载软件。文件页数>标注页数[分册图书除外]</p></div></body></html>