{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550913951702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550913951703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 17:25:51 2019 " "Processing started: Sat Feb 23 17:25:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550913951703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550913951703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off eth -c eth --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off eth -c eth --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550913951703 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1550913952019 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1550913952019 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952020 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952060 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952094 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 17 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1550913952146 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1550913952146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1550913952159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952159 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_dv " "No output dependent on input pin \"mii_rx_dv\"" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952303 "|udp_proto_test|mii_rx_dv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_er " "No output dependent on input pin \"mii_rx_er\"" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952303 "|udp_proto_test|mii_rx_er"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[0\] " "No output dependent on input pin \"mii_rx_da\[0\]\"" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952303 "|udp_proto_test|mii_rx_da[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[1\] " "No output dependent on input pin \"mii_rx_da\[1\]\"" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952303 "|udp_proto_test|mii_rx_da[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[2\] " "No output dependent on input pin \"mii_rx_da\[2\]\"" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952303 "|udp_proto_test|mii_rx_da[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[3\] " "No output dependent on input pin \"mii_rx_da\[3\]\"" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913952303 "|udp_proto_test|mii_rx_da[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1550913952303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "986 " "Implemented 986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1550913952304 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1550913952304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "959 " "Implemented 959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1550913952304 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1550913952304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1550913952304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550913952433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 17:25:52 2019 " "Processing ended: Sat Feb 23 17:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550913952433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550913952433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550913952433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550913952433 ""}
