INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/PROY3/lab03spi-g03/Ejercicios/Ejercicio1/module_register_pp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_register_pp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/PROY3/lab03spi-g03/Ejercicios/Ejercicio1/module_registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_registros
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/PROY3/lab03spi-g03/Ejercicios/Ejercicio1/module_seg7_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_seg7_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/PROY3/lab03spi-g03/Ejercicios/Ejercicio1/top_simulate_7seg_v3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulate_7seg_v3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VIVADO/PROY3/lab03spi-g03/Ejercicios/Ejercicio1/prueba.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prueba
