Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/testBench_isim_beh.exe -prj C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/testBench_beh.prj work.testBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/xnorComparator4bit.v" into library work
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/DFF.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/DFF.v" Line 23: Redeclaration of ansi port q2 is not allowed
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/FSM.v" into library work
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/testBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module xnorComparator4bit
Compiling module DFF
Compiling module FSM
Compiling module testBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/ASUS.PIESC/Desktop/logicLab/10/lab10new/testBench_isim_beh.exe
Fuse Memory Usage: 28144 KB
Fuse CPU Usage: 484 ms
