Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 18 04:27:43 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |            1 |
|     10 |            2 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             398 |           56 |
| Yes          | No                    | No                     |             158 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+----------------------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+----------------------------------------+------------------+----------------+
|  clk1k_mod/CLK     |                               |                                        |                1 |              2 |
| ~clk6p25m_BUFG     |                               |                                        |                1 |              2 |
|  clk1k_mod/CLK     | led[5]_i_1_n_0                | an[1]_i_1_n_0                          |                1 |              4 |
|  clk1p0_mod/clk1p0 |                               | hand_index[1]_i_1_n_0                  |                1 |              8 |
|  clk1m_BUFG        |                               |                                        |                4 |             10 |
|  clk1m_BUFG        |                               | shuffle_index[6]_i_1_n_0               |                2 |             10 |
|  clk_IBUF_BUFG     |                               |                                        |                7 |             24 |
|  clk1k_mod/CLK     | led[5]_i_1_n_0                |                                        |                5 |             26 |
|  clk1m_BUFG        | p_0_in                        |                                        |                5 |             28 |
|  clk1m_BUFG        | lfsr_mod/led_reg[0]           |                                        |                4 |             32 |
|  clk1m_BUFG        | lfsr_mod/tile_value_reg[0]    |                                        |                4 |             32 |
| ~clk6p25m_BUFG     |                               | Oled_Display/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG     | Oled_Display/delay[0]_i_1_n_0 |                                        |                5 |             40 |
|  clk1m_BUFG        | lfsr_mod/led_reg[0]_0         |                                        |                6 |             48 |
| ~clk6p25m_BUFG     | Oled_Display/state            |                                        |               10 |             64 |
|  clk_IBUF_BUFG     |                               | clk1k_mod/COUNT[0]_i_1__0_n_0          |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk1m_mod/clear                        |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk1p0_mod/COUNT[0]_i_1__1_n_0         |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk6p25m_mod/COUNT[0]_i_1__2_n_0       |                8 |             64 |
| ~clk6p25m_BUFG     |                               | Oled_Display/spi_word[39]_i_1_n_0      |               16 |             90 |
+--------------------+-------------------------------+----------------------------------------+------------------+----------------+


