#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 13 14:32:00 2024
# Process ID: 22768
# Current directory: G:/Vivado/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6760 G:\Vivado\CPU\CPU.xpr
# Log file: G:/Vivado/CPU/vivado.log
# Journal file: G:/Vivado/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Vivado/CPU/CPU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'G:/Vivado/CPU/mips_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/Adder30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder30
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/CarryLookAhead_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookAhead_4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/FixedComplementAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FixedComplementAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/GU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/Minus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minus
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/ParallelAdder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelAdder4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/PartialCarryLookAheadAdder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialCarryLookAheadAdder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/PartialCarryLookAheadAdder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialCarryLookAheadAdder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/dm_4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sources_1/new/mux_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 188f4ad337db47af8e5a70cba7307ae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.Adder30
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux_5_2
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.GU
Compiling module xil_defaultlib.PU
Compiling module xil_defaultlib.CarryLookAhead_4
Compiling module xil_defaultlib.SUM
Compiling module xil_defaultlib.ParallelAdder4
Compiling module xil_defaultlib.PartialCarryLookAheadAdder_16
Compiling module xil_defaultlib.PartialCarryLookAheadAdder_32
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Minus
Compiling module xil_defaultlib.FixedComplementAdder32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm_4k
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:G:/Vivado/CPU/mips_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:G:/Vivado/CPU/mips_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
R[00-07]=00000000, 0000000a, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00003004
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 838.762 ; gain = 48.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 14:33:06 2024...
