Reading file: 
        /home/vhdlp10/Documents/hdl_lab/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab_10/8_bit_adc/veriloga/veriloga.va
Reading link: 
        /cadstud/cds03/cadence/2015-16/RHELx86/MMSIM_14.10.765/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file: 
        /cadstud/cds03/cadence/2015-16/RHELx86/MMSIM_14.10.765/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading link: 
        /cadstud/cds03/cadence/2015-16/RHELx86/MMSIM_14.10.765/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file: 
        /cadstud/cds03/cadence/2015-16/RHELx86/MMSIM_14.10.765/tools.lnx86/spectre/etc/ahdl/constants.vams
