
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000716                       # Number of seconds simulated
sim_ticks                                   715961000                       # Number of ticks simulated
final_tick                                  715961000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38483                       # Simulator instruction rate (inst/s)
host_op_rate                                    66999                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33994722                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646684                       # Number of bytes of host memory used
host_seconds                                    21.06                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26240                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              410                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              478                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  888                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           36650041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42728584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               79378625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      36650041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          36650041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          36650041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42728584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              79378625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       478.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001101750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1797                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          888                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56832                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56832                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      715816500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    888                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      595                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      252                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       30                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          150                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     365.653333                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    233.145009                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    334.764807                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            38     25.33%     25.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           34     22.67%     48.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20     13.33%     61.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           18     12.00%     73.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      6.67%     80.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      1.33%     81.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      2.00%     83.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      2.67%     86.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21     14.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           150                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30592                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 36650040.993853017688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 42728584.378199368715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          410                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          478                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     13718250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16692750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33459.15                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34922.07                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      13761000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 30411000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4440000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15496.62                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34246.62                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         79.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      79.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.62                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.62                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       729                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.09                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      806099.66                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.09                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2706060                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7061730                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                553440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         47206260                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         13250880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         136297620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               219537225                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             306.632938                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             698904000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        948500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        4940000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     561004250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     34503250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       11067250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    103497750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    307395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3634260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               7093080                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                325440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         32989890                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4280160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         148408140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               205028085                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             286.367672                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             699066250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        503000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     616065500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     11145750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12807500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     72319250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  127072                       # Number of BP lookups
system.cpu.branchPred.condPredicted            127072                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14396                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                85706                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25626                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1523                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           85706                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              79250                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6456                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2214                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      444244                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      169926                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      186664                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           171                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       715961000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1431923                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              82619                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1232516                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      127072                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             104876                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1287179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   29072                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1607                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    186529                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   657                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1386081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.535557                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.831289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   306536     22.12%     22.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30683      2.21%     24.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1048862     75.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1386081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.088742                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.860742                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   162772                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                181674                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1006104                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20995                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14536                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1984795                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 47621                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14536                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   208498                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   52678                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2479                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    980477                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                127413                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1936529                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 24204                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   126                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3763                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  55281                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  59200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               20                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2024897                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4343284                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2915078                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            111616                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   547610                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     28258                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               498861                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              201042                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            209103                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40569                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1888398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  61                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1730498                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10657                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          477399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       538687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1386081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.248483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.864513                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              388549     28.03%     28.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              264566     19.09%     47.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              732966     52.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1386081                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32887     18.61%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.14%     18.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     56      0.03%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     18.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.07%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.07%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 124104     70.22%     89.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19192     10.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1380      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                867126     50.11%     50.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     50.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     50.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              212590     12.28%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23960      1.38%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               358132     20.70%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              133374      7.71%     92.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           93185      5.38%     97.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39779      2.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1730498                       # Type of FU issued
system.cpu.iq.rate                           1.208513                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      176740                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.102132                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4256365                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1883925                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1316981                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              778109                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             481989                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       356851                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1501434                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  404424                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           188515                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       125795                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          941                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        53309                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14536                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   35279                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9496                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1888459                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3627                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                498861                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               201042                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    309                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8689                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             56                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7493                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7320                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14813                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1689482                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                444239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41016                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       614165                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    96890                       # Number of branches executed
system.cpu.iew.exec_stores                     169926                       # Number of stores executed
system.cpu.iew.exec_rate                     1.179869                       # Inst execution rate
system.cpu.iew.wb_sent                        1682823                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1673832                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1150186                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1517639                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.168940                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.757879                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          452602                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14498                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1350645                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.044730                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.942666                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       571248     42.29%     42.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       147735     10.94%     53.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       631662     46.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1350645                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                631662                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2582644                       # The number of ROB reads
system.cpu.rob.rob_writes                     3762803                       # The number of ROB writes
system.cpu.timesIdled                             249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.766735                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.766735                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.566016                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.566016                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2468308                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1077790                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90916                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   295105                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    333621                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   399183                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  797734                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.992430                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              401452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.580465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            271500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.992430                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3230107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3230107                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       251416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          251416                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       146985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         146985                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       398401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           398401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       398401                       # number of overall hits
system.cpu.dcache.overall_hits::total          398401                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4233                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          748                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         4981                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4981                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4981                       # number of overall misses
system.cpu.dcache.overall_misses::total          4981                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    195734500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    195734500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     51243500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51243500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    246978000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    246978000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    246978000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    246978000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       255649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       255649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       403382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       403382                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       403382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       403382                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016558                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005063                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012348                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46240.137019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46240.137019                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68507.352941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68507.352941                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49584.019273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49584.019273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49584.019273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49584.019273                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2738                       # number of writebacks
system.cpu.dcache.writebacks::total              2738                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1911                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1930                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2322                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          729                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3051                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36037000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36037000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     89819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     89819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     89819000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     89819000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007564                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007564                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23161.929371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23161.929371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49433.470508                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49433.470508                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29439.200262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29439.200262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29439.200262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29439.200262                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3043                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.993968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              186400                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1159                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            160.828300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.993968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1493391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1493391                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       185241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          185241                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       185241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           185241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       185241                       # number of overall hits
system.cpu.icache.overall_hits::total          185241                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1288                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1288                       # number of overall misses
system.cpu.icache.overall_misses::total          1288                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     95040499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95040499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     95040499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95040499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     95040499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95040499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       186529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       186529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       186529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       186529                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       186529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       186529                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006905                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006905                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006905                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006905                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006905                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006905                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73789.207298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73789.207298                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73789.207298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73789.207298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73789.207298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73789.207298                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1160                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1160                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1160                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1160                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1160                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59628499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59628499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59628499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59628499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59628499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59628499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51403.878448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51403.878448                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51403.878448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51403.878448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51403.878448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51403.878448                       # average overall mshr miss latency
system.cpu.icache.replacements                   1151                       # number of replacements
system.l2bus.snoop_filter.tot_requests           8405                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3481                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2740                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1454                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                729                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               729                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3482                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3470                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9145                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   12615                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        74304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       370496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   444800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4211                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4211    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4211                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              9682500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2901492                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             7629995                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              774.845813                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6950                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  888                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.826577                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   350.317966                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   424.527847                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.085527                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.103644                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.189171                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.216797                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                56496                       # Number of tag accesses
system.l2cache.tags.data_accesses               56496                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         2740                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2740                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          490                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              490                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          749                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2083                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2832                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             749                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2573                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3322                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            749                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2573                       # number of overall hits
system.l2cache.overall_hits::total               3322                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          411                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          239                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          650                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           411                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           478                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               889                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          411                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          478                       # number of overall misses
system.l2cache.overall_misses::total              889                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29986000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29986000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     50295000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29352500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     79647500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     50295000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     59338500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    109633500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     50295000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     59338500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    109633500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         2740                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2740                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          729                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          729                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1160                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2322                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3482                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1160                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         3051                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4211                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1160                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         3051                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4211                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.327846                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.327846                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.354310                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.102929                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.186674                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.354310                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.156670                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.211114                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.354310                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.156670                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.211114                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 125464.435146                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 125464.435146                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 122372.262774                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 122813.807531                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 122534.615385                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 122372.262774                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 124139.121339                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 123322.272216                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 122372.262774                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 124139.121339                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 123322.272216                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          411                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          239                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          650                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          411                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          478                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          889                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          478                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          889                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     25206000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     25206000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42095000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24572500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     66667500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     42095000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49778500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     91873500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     42095000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49778500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     91873500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.327846                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.327846                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.354310                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102929                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.186674                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.354310                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.156670                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.211114                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.354310                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.156670                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.211114                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 105464.435146                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 105464.435146                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 102420.924574                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102813.807531                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102565.384615                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 102420.924574                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 104139.121339                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 103344.769404                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 102420.924574                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 104139.121339                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 103344.769404                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            888                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 649                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            649                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1776                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56832                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                888                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      888    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  888                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               444000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2220000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              774.878061                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    888                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  888                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   350.332855                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   424.545206                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021383                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.025912                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.047295                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.054199                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15096                       # Number of tag accesses
system.l3cache.tags.data_accesses               15096                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          410                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          239                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          649                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           410                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           478                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               888                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          410                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          478                       # number of overall misses
system.l3cache.overall_misses::total              888                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     23055000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     23055000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     38405000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22421500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     60826500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     38405000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     45476500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     83881500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     38405000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     45476500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     83881500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          410                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          239                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          649                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          410                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          478                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             888                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          410                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          478                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            888                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 96464.435146                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 96464.435146                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 93670.731707                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 93813.807531                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 93723.420647                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 93670.731707                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 95139.121339                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94461.148649                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 93670.731707                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 95139.121339                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94461.148649                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          410                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          239                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          649                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          410                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          478                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          888                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          478                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          888                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     17080000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     17080000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28155000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16446500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     44601500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     28155000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     33526500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     61681500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     28155000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     33526500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     61681500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 71464.435146                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 71464.435146                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68670.731707                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68813.807531                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68723.420647                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68670.731707                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70139.121339                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69461.148649                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68670.731707                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70139.121339                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69461.148649                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    715961000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                649                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           649                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               888                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     888    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 888                       # Request fanout histogram
system.membus.reqLayer0.occupancy              444000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2410500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
