Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Jan 22 10:54:17 2026
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   870 |
|    Minimum number of control sets                        |   870 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2577 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   870 |
| >= 0 to < 4        |   159 |
| >= 4 to < 6        |   141 |
| >= 6 to < 8        |    77 |
| >= 8 to < 10       |    73 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |    59 |
| >= 14 to < 16      |    18 |
| >= 16              |   319 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3422 |         1853 |
| No           | No                    | Yes                    |             338 |          149 |
| No           | Yes                   | No                     |             978 |          444 |
| Yes          | No                    | No                     |            3404 |          713 |
| Yes          | No                    | Yes                    |            2534 |         1154 |
| Yes          | Yes                   | No                     |            3851 |         1127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                   Clock Signal                                                   |                                                                                             Enable Signal                                                                                             |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
| ~design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg[0]                                       |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                      | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                  |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__0_n_0    | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                     |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                       |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt[0]                                                          | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                         | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d[0]                                                                  |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[12]_0[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                      | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/cs_registers_i/cause_int_q0                                                                                                               | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs[3]_i_1_n_0                                                                             | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs[3]_i_1_n_0                                                                             | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d[0]                                                                  |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d[0]                                                                  |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[12]_0[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                         | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                  |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg[0]                                       |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                      | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                  | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                             | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                      | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                         | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                         | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                       |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt[0]                                                          | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d[0]                                                         | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d[0]                                                                  |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d[0]                                                         |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                       |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                     |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                         |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/cs_registers_i/cause_int_q0                                                                                                               | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                              | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                          |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[1]_3[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/regfile_we_ex_o_reg_1[0]                                                                                                       | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                        |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state_reg[m_valid_i]_0                                                                                                                 | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/state_reg[m_valid_i]_0                                                                                                                 | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[4]_1[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[4]_1[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                 |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                   |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                              | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                          |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                              | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                          |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                   |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                 |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                          |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                 |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                          |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                   | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[1]_3[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                              | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                          |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                   | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                             |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/E[0]                                                                                                                                   | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[4]_i_1_n_0                                                                                 | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                   |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                 |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/regfile_we_ex_o_reg_1[0]                                                                                                       | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                 |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                        |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                        |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/fifoaddr[4]_i_1_n_0                                                      | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                 |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                 |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/E[0]                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_bursts_read[0]                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_writes[0]                                                            | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_writes_resp[0]                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/FSM_sequential_mulh_CS_reg[2]_2                                                                                         | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                       | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                 |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/data_bridge/Q[0]                                                                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              6 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/data_bridge/FSM_onehot_state[1]_i_1_n_0                                                                                                                           | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/data_bridge/Q[0]                                                                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/alu_i/div_i/Cnt_DP[5]_i_1_n_0                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                4 |              6 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/FSM_sequential_mulh_CS_reg[2]_2                                                                                         | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/data_bridge/FSM_onehot_state[1]_i_1_n_0                                                                                                                           | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/alu_i/div_i/Cnt_DP[5]_i_1_n_0                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/csr_access_ex_o_reg[0]                                                                                            | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[4]_i_1_n_0                                                                               | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/csr_access_ex_o_reg[0]                                                                                            | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                             | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift |                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/read_bytes[6]_i_1_n_0                                                                | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                    | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   |                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift |                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift |                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_gpio_0/U0/gpio_core_1/reg1[31]                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/si_rd_count[7]_i_1_n_0                                                               | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                          | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                          | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/first_rd_iterations[7]_i_1_n_0                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                5 |              8 |         1.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                     | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                    | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_cnt[8]_i_1_n_0                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[0]                                                                                                                          | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                             |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/conv_size[0]                                                                         | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/gen_srls[9].srl_nx1/shift                                                |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[0]                                                                                              | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/b_cnt[8]_i_1_n_0                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                      | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/gen_pipelined.load_mesg                                                  |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                             | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/next_araddr_i[0]                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                             | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                      |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/aw_done_reg[0]                                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[0]                                                                                              | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/csr_op_ex_o_reg[1]_1[0]                                                                                                        | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                6 |             11 |         1.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |             11 |         2.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_rvalid_i_i_1_n_0                                                                   | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                6 |             11 |         1.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/csr_op_ex_o_reg[1]_1[0]                                                                                                        | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                6 |             11 |         1.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_cnt[10]_i_1_n_0                                                                    | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                5 |             11 |         2.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/next_awaddr_i[0]                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_wrap_last_araddr[0]                                                                | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_wrap_awaddr[0]                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_wrap_last_awaddr[0]                                                                | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/conv_araddr[11]_i_1_n_0                                                              | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[0]                                                                                | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/conv_addr_i[11]_i_1_n_0                                                              | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                      | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                        | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                        | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                        | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target[0]                                                       |                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target[0]                                                       |                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                          |                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                          |                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                          |                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                          |                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                |                6 |             14 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                          |                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                |                6 |             14 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                8 |             14 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                6 |             14 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                          |                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/max_read_bytes[0]                                                                    | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i[0]                                                                                                                           |                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                               |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                            | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                             |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                4 |             18 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                6 |             18 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |               11 |             19 |         1.73 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                5 |             19 |         3.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                6 |             19 |         3.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                7 |             19 |         2.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                3 |             22 |         7.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                3 |             22 |         7.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |               10 |             24 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |               10 |             24 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                             |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                8 |             25 |         3.12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                8 |             25 |         3.12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                8 |             25 |         3.12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |               14 |             26 |         1.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_burst_bytes[0]                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                7 |             28 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                        |                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/outstanding_awid[0]                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                7 |             29 |         4.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                        |                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             29 |         3.22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                        |                                                                                                                                                                                                               |                6 |             29 |         4.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                        |                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |                6 |             29 |         4.83 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_30         |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |               14 |             31 |         2.21 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/CLK_BUFG        |                                                                                                                                                                                                       | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               13 |             31 |         2.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                4 |             31 |         7.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |               14 |             31 |         2.21 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                              |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                  |                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                8 |             31 |         3.88 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_30         |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             31 |         2.38 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/CLK_BUFG        |                                                                                                                                                                                                       | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               10 |             31 |         3.10 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_26[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_4[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/FSM_sequential_mulh_CS_reg[1]_0[0]                                                                                      | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               10 |             32 |         3.20 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_24[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_7[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                          |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                          |                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_8[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                          |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_6[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               23 |             32 |         1.39 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_22[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_29[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_27[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_21[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/CLK_BUFG        | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/regfile_alu_we_ex_o_reg_0                                                                                                      | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               22 |             32 |         1.45 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/CLK_BUFG        | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/regfile_we_wb                                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               18 |             32 |         1.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[0]                                                                                                                           |                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                               |                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_17[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_16[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_14[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_13[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_15[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_11[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_25[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_10[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_1[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_0[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/E[0]            |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_5[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_9[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_22[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_6[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_4[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_21[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_8[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_7[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               23 |             32 |         1.39 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_26[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_24[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_20[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_29[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                          |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                          |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_3[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               23 |             32 |         1.39 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_27[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_25[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_23[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_28[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_17[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_16_BUFG[0] |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_11_BUFG[0] |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_0_BUFG[0]  |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/CLK_BUFG        | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/regfile_alu_we_ex_o_reg_0                                                                                                      | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               19 |             32 |         1.68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                          |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/CLK_BUFG        | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/regfile_we_wb                                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               17 |             32 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_12[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                             | design_2_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                5 |             32 |         6.40 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_2[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_19[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_18[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_14_BUFG[0] |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_13_BUFG[0] |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_10_BUFG[0] |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_15_BUFG[0] |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_12_BUFG[0] |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_1[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/E_BUFG[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/E[0]                                                                                      | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               19 |             32 |         1.68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1_n_0                                                                    | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               18 |             32 |         1.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_reg0                                                                                 | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/csr_op_ex_o_reg[0]_1                                                                                                           | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/alu_operand_b_ex_o[31]_i_1_n_0                                                                                                 | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               17 |             32 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/alu_operand_a_ex_o[31]_i_1_n_0                                                                                                 | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[7]_1[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_valid_id_o_reg_1[0]                                                                                                      | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               15 |             32 |         2.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[7]_0[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               12 |             32 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_valid_id_o_reg_0[0]                                                                                                      | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               15 |             32 |         2.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[13]_2[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[12]_1[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/data_bridge/E[0]                                                                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               26 |             32 |         1.23 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[12]_2[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               14 |             32 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/csr_op_ex_o_reg[0]_1                                                                                                           | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/csr_op_ex_o_reg[0][0]                                                                                             | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               19 |             32 |         1.68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                   | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                      |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/FSM_sequential_mulh_CS_reg[1]_0[0]                                                                                      | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/alu_i/div_i/ARegEn_S                                                                                                           | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[7]_0[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_valid_id_o_reg_0[0]                                                                                                      | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_valid_id_o_reg_1[0]                                                                                                      | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               12 |             32 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[7]_1[0]                                                                                                   | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                 | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[12]_2[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               19 |             32 |         1.68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  |                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                    |                5 |             32 |         6.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[12]_1[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               14 |             32 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                   | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                      |                5 |             32 |         6.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[13]_2[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/data_bridge/E[0]                                                                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               26 |             32 |         1.23 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/E[0]                                                                                      | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               21 |             32 |         1.52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/alu_i/div_i/ARegEn_S                                                                                                           | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/alu_operand_b_ex_o[31]_i_1_n_0                                                                                                 | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               12 |             32 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1_n_0                                                                    | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               17 |             32 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/alu_operand_a_ex_o[31]_i_1_n_0                                                                                                 | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_reg0                                                                                 | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/csr_op_ex_o_reg[0][0]                                                                                             | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               15 |             32 |         2.13 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_18[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_9[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_20[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_19[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_3[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_5[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_28[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_2[0]       |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_23[0]      |                                                                                                                                                                                                       |                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i[0]                                                                                                                           |                                                                                                                                                                                                               |                5 |             33 |         6.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                               |                                                                                                                                                                                                               |                5 |             33 |         6.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[0]                                                                                                                           |                                                                                                                                                                                                               |                5 |             33 |         6.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                               |                                                                                                                                                                                                               |                5 |             33 |         6.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                8 |             34 |         4.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             36 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                               |                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[0]                                                                                                                           |                                                                                                                                                                                                               |                6 |             37 |         6.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i[0]                                                                                                                           |                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                               |                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |                6 |             37 |         6.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                8 |             39 |         4.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             39 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                8 |             41 |         5.12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             41 |         4.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                6 |             42 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                        | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                8 |             43 |         5.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             43 |         4.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                        | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                        | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |               20 |             44 |         2.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               10 |             45 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               11 |             45 |         4.09 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                          |                                                                                                                                                                                                               |               14 |             47 |         3.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               32 |             51 |         1.59 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               36 |             51 |         1.42 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/E[0]                                                                                                                    | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               26 |             52 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             52 |         7.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/E[0]                                                                                                                    | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               42 |             52 |         1.24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                          |                                                                                                                                                                                                               |                7 |             54 |         7.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |               11 |             54 |         4.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |               25 |             54 |         2.16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                          |                                                                                                                                                                                                               |               11 |             54 |         4.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                         |                                                                                                                                                                                                               |                9 |             54 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aw_user[0]                                                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |               13 |             55 |         4.23 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user[0]                                                                           | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |               17 |             56 |         3.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                               |               14 |             57 |         4.07 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |               10 |             57 |         5.70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                    |                                                                                                                                                                                                               |               14 |             57 |         4.07 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                                               |               10 |             57 |         5.70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                   |                                                                                                                                                                                                               |               17 |             59 |         3.47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                              |                                                                                                                                                                                                               |               12 |             59 |         4.92 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i[0]                                                          |                                                                                                                                                                                                               |               12 |             59 |         4.92 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                   |                                                                                                                                                                                                               |               10 |             59 |         5.90 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                              |                                                                                                                                                                                                               |               13 |             59 |         4.54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i[0]                                                          |                                                                                                                                                                                                               |               11 |             59 |         5.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/alu_i/div_i/BReg_DP[31]_i_1_n_0                                                                                                | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               21 |             64 |         3.05 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/alu_i/div_i/BReg_DP[31]_i_1_n_0                                                                                                | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               22 |             64 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               13 |             66 |         5.08 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               13 |             66 |         5.08 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/load_store_unit_i/FSM_sequential_CS_reg[1]_0[0]                                                                                           | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               21 |             68 |         3.24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/load_store_unit_i/FSM_sequential_CS_reg[1]_0[0]                                                                                           | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               26 |             68 |         2.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/E[0]                                                                                                                           | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               37 |             72 |         1.95 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/E[0]                                                                                                                           | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               41 |             72 |         1.76 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/offset_fsm_cs_reg[0]_1                                                                                            | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               41 |             77 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/offset_fsm_cs_reg[0]_1                                                                                            | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               41 |             77 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[28]_0[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               35 |             98 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/if_stage_i/instr_rdata_id_o_reg[28]_0[0]                                                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               46 |             98 |         2.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs_reg[3]_5                                                                               | design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               70 |            160 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs_reg[3]_5                                                                               | design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/hwloop_regs_i/aresetn_0                                                                                                                |               70 |            160 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                                                       |                                                                                                                                                                                                               |              597 |           1377 |         2.31 |
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


