library verilog;
use verilog.vl_types.all;
entity I_Decode is
    port(
        OPCODE          : in     vl_logic_vector(31 downto 0);
        Dec             : out    vl_logic_vector(3 downto 0)
    );
end I_Decode;
