WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 40 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 7256039 heartbeat IPC: 1.378 cumulative IPC: 0.8337 (Simulation time: 00 hr 03 min 56 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 5997618 cumulative IPC: 0.8337 (Simulation time: 00 hr 03 min 56 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 5997618 cumulative IPC: 0.8337 (Simulation time: 00 hr 03 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8337 instructions: 5000002 cycles: 5997618
CPU 0 Branch Prediction Accuracy: 97.94% MPKI: 6.672 Average ROB Occupancy at Mispredict: 49.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0104
BRANCH_INDIRECT: 0.0958
BRANCH_CONDITIONAL: 6.53
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.005
BRANCH_RETURN: 0.0278

LLC TOTAL        ACCESS:     179734 HIT:     115606 MISS:      64128
LLC LOAD         ACCESS:     158023 HIT:     102184 MISS:      55839
LLC RFO          ACCESS:       1857 HIT:        605 MISS:       1252
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4911 HIT:       4911 MISS:          0
LLC TRANSLATION  ACCESS:      14943 HIT:       7906 MISS:       7037
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 684 cycles
cpu0_DTLB TOTAL        ACCESS:     702867 HIT:     579318 MISS:     123549
cpu0_DTLB LOAD         ACCESS:     702867 HIT:     579318 MISS:     123549
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 65.62 cycles
cpu0_ITLB TOTAL        ACCESS:      52713 HIT:      48794 MISS:       3919
cpu0_ITLB LOAD         ACCESS:      52713 HIT:      48794 MISS:       3919
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.261 cycles
cpu0_L1D TOTAL        ACCESS:     886794 HIT:     639236 MISS:     247558
cpu0_L1D LOAD         ACCESS:     563537 HIT:     343703 MISS:     219834
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     231851 HIT:     220712 MISS:      11139
cpu0_L1D TRANSLATION  ACCESS:      91406 HIT:      74821 MISS:      16585
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.9 cycles
cpu0_L1I TOTAL        ACCESS:      57853 HIT:      52601 MISS:       5252
cpu0_L1I LOAD         ACCESS:      57853 HIT:      52601 MISS:       5252
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 55.17 cycles
cpu0_L2C TOTAL        ACCESS:     182406 HIT:       7582 MISS:     174824
cpu0_L2C LOAD         ACCESS:     159695 HIT:       1671 MISS:     158024
cpu0_L2C RFO          ACCESS:       2009 HIT:        152 MISS:       1857
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       5061 HIT:       5061 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      15641 HIT:        698 MISS:      14943
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 271.3 cycles
cpu0_STLB TOTAL        ACCESS:      92158 HIT:       1205 MISS:      90953
cpu0_STLB LOAD         ACCESS:      92158 HIT:       1205 MISS:      90953
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 83.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20623
  ROW_BUFFER_MISS:      43137
 AVG DBUS CONGESTED CYCLE: 3.874
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        372
  FULL:       2105
