vendor_name = ModelSim
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PlayWithMemory--PartA/pwm.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PlayWithMemory--PartA/Waveform.vwf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PlayWithMemory--PartA/WhatsInMem.vwf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PlayWithMemory--PartA/db/pwm.cbx.xml
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PlayWithMemory--PartA/triscramf14a.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PlayWithMemory--PartA/db/altsyncram_uqh1.tdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PlayWithMemory--PartA/TRISCRAMf14A.hex
design_name = pwm
instance = comp, \WriteEn~I , WriteEn, pwm, 1
instance = comp, \C42~I , C42, pwm, 1
instance = comp, \C4~I , C4, pwm, 1
instance = comp, \CLK~I , CLK, pwm, 1
instance = comp, \inst3~clkctrl , inst3~clkctrl, pwm, 1
instance = comp, \data[0]~I , data[0], pwm, 1
instance = comp, \address0~I , address0, pwm, 1
instance = comp, \address1~I , address1, pwm, 1
instance = comp, \address2~I , address2, pwm, 1
instance = comp, \address3~I , address3, pwm, 1
instance = comp, \data[1]~I , data[1], pwm, 1
instance = comp, \data[2]~I , data[2], pwm, 1
instance = comp, \data[3]~I , data[3], pwm, 1
instance = comp, \data[4]~I , data[4], pwm, 1
instance = comp, \data[5]~I , data[5], pwm, 1
instance = comp, \data[6]~I , data[6], pwm, 1
instance = comp, \data[7]~I , data[7], pwm, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, pwm, 1
instance = comp, \Q7~I , Q7, pwm, 1
instance = comp, \Q6~I , Q6, pwm, 1
instance = comp, \Q5~I , Q5, pwm, 1
instance = comp, \Q4~I , Q4, pwm, 1
instance = comp, \Q3~I , Q3, pwm, 1
instance = comp, \Q2~I , Q2, pwm, 1
instance = comp, \Q1~I , Q1, pwm, 1
instance = comp, \Q0~I , Q0, pwm, 1
instance = comp, \WRENSig~I , WRENSig, pwm, 1
