Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\AudioConfig.qsys --block-symbol-file --output-directory=C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\AudioConfig --family="Cyclone IV E" --part=EP4CE40F29C7
Progress: Loading DE2_115/AudioConfig.qsys
Progress: Reading input file
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 15.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: AudioConfig.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\AudioConfig.qsys --synthesis=VERILOG --output-directory=C:\Users\question_mark\Desktop\lab3_test1\src\DE2_115\AudioConfig\synthesis --family="Cyclone IV E" --part=EP4CE40F29C7
Progress: Loading DE2_115/AudioConfig.qsys
Progress: Reading input file
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 15.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: AudioConfig.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: AudioConfig: Generating AudioConfig "AudioConfig" for QUARTUS_SYNTH
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "AudioConfig" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: rst_controller: "AudioConfig" instantiated altera_reset_controller "rst_controller"
Info: AudioConfig: Done "AudioConfig" with 3 modules, 17 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
