#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12497a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1249930 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x12539e0 .functor NOT 1, L_0x127d990, C4<0>, C4<0>, C4<0>;
L_0x127d6f0 .functor XOR 1, L_0x127d590, L_0x127d650, C4<0>, C4<0>;
L_0x127d880 .functor XOR 1, L_0x127d6f0, L_0x127d7b0, C4<0>, C4<0>;
v0x1279fd0_0 .net *"_ivl_10", 0 0, L_0x127d7b0;  1 drivers
v0x127a0d0_0 .net *"_ivl_12", 0 0, L_0x127d880;  1 drivers
v0x127a1b0_0 .net *"_ivl_2", 0 0, L_0x127be60;  1 drivers
v0x127a270_0 .net *"_ivl_4", 0 0, L_0x127d590;  1 drivers
v0x127a350_0 .net *"_ivl_6", 0 0, L_0x127d650;  1 drivers
v0x127a480_0 .net *"_ivl_8", 0 0, L_0x127d6f0;  1 drivers
v0x127a560_0 .net "a", 0 0, v0x1277210_0;  1 drivers
v0x127a600_0 .net "b", 0 0, v0x12772b0_0;  1 drivers
v0x127a6a0_0 .net "c", 0 0, v0x1277350_0;  1 drivers
v0x127a740_0 .var "clk", 0 0;
v0x127a7e0_0 .net "d", 0 0, v0x1277490_0;  1 drivers
v0x127a880_0 .net "q_dut", 0 0, L_0x127d430;  1 drivers
v0x127a920_0 .net "q_ref", 0 0, L_0x1253a50;  1 drivers
v0x127a9c0_0 .var/2u "stats1", 159 0;
v0x127aa60_0 .var/2u "strobe", 0 0;
v0x127ab00_0 .net "tb_match", 0 0, L_0x127d990;  1 drivers
v0x127abc0_0 .net "tb_mismatch", 0 0, L_0x12539e0;  1 drivers
v0x127ac80_0 .net "wavedrom_enable", 0 0, v0x1277580_0;  1 drivers
v0x127ad20_0 .net "wavedrom_title", 511 0, v0x1277620_0;  1 drivers
L_0x127be60 .concat [ 1 0 0 0], L_0x1253a50;
L_0x127d590 .concat [ 1 0 0 0], L_0x1253a50;
L_0x127d650 .concat [ 1 0 0 0], L_0x127d430;
L_0x127d7b0 .concat [ 1 0 0 0], L_0x1253a50;
L_0x127d990 .cmp/eeq 1, L_0x127be60, L_0x127d880;
S_0x1249ac0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1249930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1235ea0 .functor OR 1, v0x1277210_0, v0x12772b0_0, C4<0>, C4<0>;
L_0x124a220 .functor OR 1, v0x1277350_0, v0x1277490_0, C4<0>, C4<0>;
L_0x1253a50 .functor AND 1, L_0x1235ea0, L_0x124a220, C4<1>, C4<1>;
v0x1253c50_0 .net *"_ivl_0", 0 0, L_0x1235ea0;  1 drivers
v0x1253cf0_0 .net *"_ivl_2", 0 0, L_0x124a220;  1 drivers
v0x1235ff0_0 .net "a", 0 0, v0x1277210_0;  alias, 1 drivers
v0x1236090_0 .net "b", 0 0, v0x12772b0_0;  alias, 1 drivers
v0x1276690_0 .net "c", 0 0, v0x1277350_0;  alias, 1 drivers
v0x12767a0_0 .net "d", 0 0, v0x1277490_0;  alias, 1 drivers
v0x1276860_0 .net "q", 0 0, L_0x1253a50;  alias, 1 drivers
S_0x12769c0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1249930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1277210_0 .var "a", 0 0;
v0x12772b0_0 .var "b", 0 0;
v0x1277350_0 .var "c", 0 0;
v0x12773f0_0 .net "clk", 0 0, v0x127a740_0;  1 drivers
v0x1277490_0 .var "d", 0 0;
v0x1277580_0 .var "wavedrom_enable", 0 0;
v0x1277620_0 .var "wavedrom_title", 511 0;
E_0x1244740/0 .event negedge, v0x12773f0_0;
E_0x1244740/1 .event posedge, v0x12773f0_0;
E_0x1244740 .event/or E_0x1244740/0, E_0x1244740/1;
E_0x1244990 .event posedge, v0x12773f0_0;
E_0x122e9f0 .event negedge, v0x12773f0_0;
S_0x1276d10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12769c0;
 .timescale -12 -12;
v0x1276f10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1277010 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12769c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1277780 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1249930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x127b050 .functor NOT 1, v0x1277210_0, C4<0>, C4<0>, C4<0>;
L_0x127b0e0 .functor NOT 1, v0x12772b0_0, C4<0>, C4<0>, C4<0>;
L_0x127b170 .functor AND 1, L_0x127b050, L_0x127b0e0, C4<1>, C4<1>;
L_0x127b1e0 .functor NOT 1, v0x1277350_0, C4<0>, C4<0>, C4<0>;
L_0x127b280 .functor AND 1, L_0x127b170, L_0x127b1e0, C4<1>, C4<1>;
L_0x127b390 .functor AND 1, L_0x127b280, v0x1277490_0, C4<1>, C4<1>;
L_0x127b490 .functor NOT 1, v0x1277210_0, C4<0>, C4<0>, C4<0>;
L_0x127b500 .functor NOT 1, v0x12772b0_0, C4<0>, C4<0>, C4<0>;
L_0x127b5c0 .functor AND 1, L_0x127b490, L_0x127b500, C4<1>, C4<1>;
L_0x127b6d0 .functor AND 1, L_0x127b5c0, v0x1277350_0, C4<1>, C4<1>;
L_0x127b7f0 .functor NOT 1, v0x1277490_0, C4<0>, C4<0>, C4<0>;
L_0x127b860 .functor AND 1, L_0x127b6d0, L_0x127b7f0, C4<1>, C4<1>;
L_0x127b990 .functor OR 1, L_0x127b390, L_0x127b860, C4<0>, C4<0>;
L_0x127baa0 .functor NOT 1, v0x1277210_0, C4<0>, C4<0>, C4<0>;
L_0x127b920 .functor AND 1, L_0x127baa0, v0x12772b0_0, C4<1>, C4<1>;
L_0x127bbe0 .functor NOT 1, v0x1277350_0, C4<0>, C4<0>, C4<0>;
L_0x127bce0 .functor AND 1, L_0x127b920, L_0x127bbe0, C4<1>, C4<1>;
L_0x127bdf0 .functor NOT 1, v0x1277490_0, C4<0>, C4<0>, C4<0>;
L_0x127bf00 .functor AND 1, L_0x127bce0, L_0x127bdf0, C4<1>, C4<1>;
L_0x127c010 .functor OR 1, L_0x127b990, L_0x127bf00, C4<0>, C4<0>;
L_0x127c1d0 .functor NOT 1, v0x1277350_0, C4<0>, C4<0>, C4<0>;
L_0x127c350 .functor AND 1, v0x12772b0_0, L_0x127c1d0, C4<1>, C4<1>;
L_0x127c5e0 .functor AND 1, L_0x127c350, v0x1277490_0, C4<1>, C4<1>;
L_0x127c7b0 .functor OR 1, L_0x127c010, L_0x127c5e0, C4<0>, C4<0>;
L_0x127c990 .functor AND 1, v0x12772b0_0, v0x1277350_0, C4<1>, C4<1>;
L_0x127ca00 .functor NOT 1, v0x1277490_0, C4<0>, C4<0>, C4<0>;
L_0x127cb50 .functor AND 1, L_0x127c990, L_0x127ca00, C4<1>, C4<1>;
L_0x127cc60 .functor OR 1, L_0x127c7b0, L_0x127cb50, C4<0>, C4<0>;
L_0x127ce60 .functor AND 1, v0x1277210_0, v0x12772b0_0, C4<1>, C4<1>;
L_0x127cfe0 .functor AND 1, L_0x127ce60, v0x1277350_0, C4<1>, C4<1>;
L_0x127d1a0 .functor NOT 1, v0x1277490_0, C4<0>, C4<0>, C4<0>;
L_0x127d210 .functor AND 1, L_0x127cfe0, L_0x127d1a0, C4<1>, C4<1>;
L_0x127d430 .functor OR 1, L_0x127cc60, L_0x127d210, C4<0>, C4<0>;
v0x1277a70_0 .net *"_ivl_0", 0 0, L_0x127b050;  1 drivers
v0x1277b50_0 .net *"_ivl_10", 0 0, L_0x127b390;  1 drivers
v0x1277c30_0 .net *"_ivl_12", 0 0, L_0x127b490;  1 drivers
v0x1277d20_0 .net *"_ivl_14", 0 0, L_0x127b500;  1 drivers
v0x1277e00_0 .net *"_ivl_16", 0 0, L_0x127b5c0;  1 drivers
v0x1277f30_0 .net *"_ivl_18", 0 0, L_0x127b6d0;  1 drivers
v0x1278010_0 .net *"_ivl_2", 0 0, L_0x127b0e0;  1 drivers
v0x12780f0_0 .net *"_ivl_20", 0 0, L_0x127b7f0;  1 drivers
v0x12781d0_0 .net *"_ivl_22", 0 0, L_0x127b860;  1 drivers
v0x12782b0_0 .net *"_ivl_24", 0 0, L_0x127b990;  1 drivers
v0x1278390_0 .net *"_ivl_26", 0 0, L_0x127baa0;  1 drivers
v0x1278470_0 .net *"_ivl_28", 0 0, L_0x127b920;  1 drivers
v0x1278550_0 .net *"_ivl_30", 0 0, L_0x127bbe0;  1 drivers
v0x1278630_0 .net *"_ivl_32", 0 0, L_0x127bce0;  1 drivers
v0x1278710_0 .net *"_ivl_34", 0 0, L_0x127bdf0;  1 drivers
v0x12787f0_0 .net *"_ivl_36", 0 0, L_0x127bf00;  1 drivers
v0x12788d0_0 .net *"_ivl_38", 0 0, L_0x127c010;  1 drivers
v0x12789b0_0 .net *"_ivl_4", 0 0, L_0x127b170;  1 drivers
v0x1278a90_0 .net *"_ivl_40", 0 0, L_0x127c1d0;  1 drivers
v0x1278b70_0 .net *"_ivl_42", 0 0, L_0x127c350;  1 drivers
v0x1278c50_0 .net *"_ivl_44", 0 0, L_0x127c5e0;  1 drivers
v0x1278d30_0 .net *"_ivl_46", 0 0, L_0x127c7b0;  1 drivers
v0x1278e10_0 .net *"_ivl_48", 0 0, L_0x127c990;  1 drivers
v0x1278ef0_0 .net *"_ivl_50", 0 0, L_0x127ca00;  1 drivers
v0x1278fd0_0 .net *"_ivl_52", 0 0, L_0x127cb50;  1 drivers
v0x12790b0_0 .net *"_ivl_54", 0 0, L_0x127cc60;  1 drivers
v0x1279190_0 .net *"_ivl_56", 0 0, L_0x127ce60;  1 drivers
v0x1279270_0 .net *"_ivl_58", 0 0, L_0x127cfe0;  1 drivers
v0x1279350_0 .net *"_ivl_6", 0 0, L_0x127b1e0;  1 drivers
v0x1279430_0 .net *"_ivl_60", 0 0, L_0x127d1a0;  1 drivers
v0x1279510_0 .net *"_ivl_62", 0 0, L_0x127d210;  1 drivers
v0x12795f0_0 .net *"_ivl_8", 0 0, L_0x127b280;  1 drivers
v0x12796d0_0 .net "a", 0 0, v0x1277210_0;  alias, 1 drivers
v0x1279980_0 .net "b", 0 0, v0x12772b0_0;  alias, 1 drivers
v0x1279a70_0 .net "c", 0 0, v0x1277350_0;  alias, 1 drivers
v0x1279b60_0 .net "d", 0 0, v0x1277490_0;  alias, 1 drivers
v0x1279c50_0 .net "q", 0 0, L_0x127d430;  alias, 1 drivers
S_0x1279db0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1249930;
 .timescale -12 -12;
E_0x12444e0 .event anyedge, v0x127aa60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x127aa60_0;
    %nor/r;
    %assign/vec4 v0x127aa60_0, 0;
    %wait E_0x12444e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12769c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1277490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1277350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12772b0_0, 0;
    %assign/vec4 v0x1277210_0, 0;
    %wait E_0x122e9f0;
    %wait E_0x1244990;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1277490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1277350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12772b0_0, 0;
    %assign/vec4 v0x1277210_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1244740;
    %load/vec4 v0x1277210_0;
    %load/vec4 v0x12772b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1277350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1277490_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1277490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1277350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12772b0_0, 0;
    %assign/vec4 v0x1277210_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1277010;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1244740;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1277490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1277350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12772b0_0, 0;
    %assign/vec4 v0x1277210_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1249930;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127aa60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1249930;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x127a740_0;
    %inv;
    %store/vec4 v0x127a740_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1249930;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12773f0_0, v0x127abc0_0, v0x127a560_0, v0x127a600_0, v0x127a6a0_0, v0x127a7e0_0, v0x127a920_0, v0x127a880_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1249930;
T_7 ;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1249930;
T_8 ;
    %wait E_0x1244740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127a9c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127a9c0_0, 4, 32;
    %load/vec4 v0x127ab00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127a9c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127a9c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127a9c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x127a920_0;
    %load/vec4 v0x127a920_0;
    %load/vec4 v0x127a880_0;
    %xor;
    %load/vec4 v0x127a920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127a9c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x127a9c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127a9c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter2/response3/top_module.sv";
