================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Feb 13 20:28:54 EST 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir2
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  zynquplusRFSOC
    * Target device:   xczu48dr-ffvg1517-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              112
FF:               444
DSP:              9
BRAM:             0
URAM:             0
SRL:              2


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 1.752       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                | 112 | 444 | 9   |      |      |     |        |      |         |          |        |
|   (inst)                            | 3   | 298 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                   | 29  | 28  |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_delay_pipe_U    | 23  | 2   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_11ns_33s_33_4_1_U4 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_12ns_33s_33_4_1_U8 |     | 17  | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_13ns_33s_33_4_1_U7 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_13s_33s_33_4_1_U9  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_14ns_32s_33_4_1_U2 |     | 17  | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_14ns_33s_33_4_1_U5 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_14s_33s_33_4_1_U3  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_15s_31s_32_4_1_U1  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_17s_15s_33s_33_4_1_U6  |     |     | 1   |      |      |     |        |      |         |          |        |
|   regslice_both_in_r_U              | 23  | 39  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_r_U             | 34  | 43  |     |      |      |     |        |      |         |          |        |
+-------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.03%  | OK     |
| FD                                                        | 50%       | 0.05%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.21%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.21%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 7974      | 21     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.89   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                      | ENDPOINT PIN                                                                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                     |                                                                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.248 | regslice_both_out_r_U/FSM_sequential_state_reg[1]/C | mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP    |            3 |        204 |          1.513 |          0.362 |        1.151 |
| Path2 | 3.248 | regslice_both_out_r_U/FSM_sequential_state_reg[1]/C | mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST/CEP |            3 |        204 |          1.513 |          0.362 |        1.151 |
| Path3 | 3.248 | regslice_both_out_r_U/FSM_sequential_state_reg[1]/C | mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP    |            3 |        204 |          1.513 |          0.362 |        1.151 |
| Path4 | 3.248 | regslice_both_out_r_U/FSM_sequential_state_reg[1]/C | mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP      |            3 |        204 |          1.513 |          0.362 |        1.151 |
| Path5 | 3.248 | regslice_both_out_r_U/FSM_sequential_state_reg[1]/C | mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP    |            3 |        204 |          1.513 |          0.362 |        1.151 |
+-------+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------+------------------------+
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_out_r_U/FSM_sequential_state_reg[1]                                                           | REGISTER.SDR.FDRE      |
    | regslice_both_out_r_U/reg_6_fu_118[16]_i_5                                                                  | CLB.LUT.LUT5           |
    | regslice_both_out_r_U/int_ap_start_i_2                                                                      | CLB.LUT.LUT6           |
    | regslice_both_out_r_U/reg_17_reg_630[16]_i_1                                                                | CLB.LUT.LUT1           |
    | mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fir_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fir_failfast_synth.rpt                 |
| power                    | impl/verilog/report/fir_power_synth.rpt                    |
| timing                   | impl/verilog/report/fir_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fir_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fir_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fir_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


