strict digraph "" {
	node [label="\N"];
	"570:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa020e2f450>",
		fillcolor=springgreen,
		label="570:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"570:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e95f10>",
		fillcolor=cadetblue,
		label="570:BS
adrw_next = adr_cw + { { SSRAM_HADR{ 1'b0 } }, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e95f10>]",
		style=filled,
		typ=BlockingSubstitution];
	"570:IF" -> "570:BS"	 [cond="['adr_incw']",
		label=adr_incw,
		lineno=570];
	"571:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e2f4d0>",
		fillcolor=cadetblue,
		label="571:BS
adrw_next = adr_cw;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e2f4d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"570:IF" -> "571:BS"	 [cond="['adr_incw']",
		label="!(adr_incw)",
		lineno=570];
	"Leaf_569:AL"	 [def_var="['adrw_next']",
		label="Leaf_569:AL"];
	"570:BS" -> "Leaf_569:AL"	 [cond="[]",
		lineno=None];
	"569:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa020e2f2d0>",
		clk_sens=False,
		fillcolor=gold,
		label="569:AL",
		sens="['adr_incw', 'adr_cw']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adr_incw', 'adr_cw']"];
	"569:AL" -> "570:IF"	 [cond="[]",
		lineno=None];
	"571:BS" -> "Leaf_569:AL"	 [cond="[]",
		lineno=None];
}
