0.6
2018.2
Jun 14 2018
20:41:02
D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/ddr3_model.sv,1534238630,systemVerilog,,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/ddr3_model_parameters.vh,ddr3_model,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/ddr3_model_parameters.vh,1534238630,verilog,,,,,,,,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/sim_tb_top.v,1534257817,verilog,,,,sim_tb_top,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/wiredly.v,1534238630,verilog,,,,WireDelay,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1534247313,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v,,clk_wiz_0,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1534247312,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v,,mig_7series_v4_1_clk_ibuf,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v,,mig_7series_v4_1_infrastructure,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v,,mig_7series_v4_1_iodelay_ctrl,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v,,mig_7series_v4_1_tempmon,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v,,mig_7series_v4_1_arb_mux,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v,,mig_7series_v4_1_arb_row_col,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v,,mig_7series_v4_1_arb_select,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v,,mig_7series_v4_1_bank_cntrl,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v,,mig_7series_v4_1_bank_common,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v,,mig_7series_v4_1_bank_compare,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v,,mig_7series_v4_1_bank_mach,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v,,mig_7series_v4_1_bank_queue,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v,,mig_7series_v4_1_bank_state,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v,,mig_7series_v4_1_col_mach,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v,,mig_7series_v4_1_mc,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v,,mig_7series_v4_1_rank_cntrl,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v,,mig_7series_v4_1_rank_common,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v,,mig_7series_v4_1_rank_mach,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v,,mig_7series_v4_1_round_robin_arb,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v,,mig_7series_v4_1_ecc_buf,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v,,mig_7series_v4_1_ecc_dec_fix,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v,,mig_7series_v4_1_ecc_gen,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v,,mig_7series_v4_1_ecc_merge_enc,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v,,mig_7series_v4_1_fi_xor,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v,,mig_7series_v4_1_mem_intfc,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v,,mig_7series_v4_1_memc_ui_top_std,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1534248322,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,mig_7series_0,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v,,mig_7series_v4_1_ddr_byte_group_io,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v,,mig_7series_v4_1_ddr_byte_lane,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v,,mig_7series_v4_1_ddr_calib_top,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v,,mig_7series_v4_1_ddr_if_post_fifo,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v,,mig_7series_v4_1_ddr_mc_phy,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v,,mig_7series_v4_1_ddr_mc_phy_wrapper,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v,,mig_7series_v4_1_ddr_of_pre_fifo,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_1_ddr_phy_4lanes,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v,,mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_1_ddr_phy_dqs_found_cal,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v,,mig_7series_v4_1_ddr_phy_dqs_found_cal_hr,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v,,mig_7series_v4_1_ddr_phy_init,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v,,mig_7series_v4_1_ddr_phy_ocd_cntlr,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v,,mig_7series_v4_1_ddr_phy_ocd_data,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v,,mig_7series_v4_1_ddr_phy_ocd_edge,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v,,mig_7series_v4_1_ddr_phy_ocd_lim,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_1_ddr_phy_ocd_mux,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v,,mig_7series_v4_1_ddr_phy_ocd_po_cntlr,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_1_ddr_phy_ocd_samp,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_1_ddr_phy_oclkdelay_cal,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v,,mig_7series_v4_1_ddr_phy_prbs_rdlvl,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v,,mig_7series_v4_1_ddr_phy_rdlvl,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v,,mig_7series_v4_1_ddr_phy_tempmon,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v,,mig_7series_v4_1_ddr_phy_top,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v,,mig_7series_v4_1_ddr_phy_wrcal,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_1_ddr_phy_wrlvl,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v,,mig_7series_v4_1_ddr_phy_wrlvl_off_delay,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v,,mig_7series_v4_1_ddr_prbs_gen,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v,,mig_7series_v4_1_ddr_skip_calib_tap,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v,,mig_7series_v4_1_poc_cc,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v,,mig_7series_v4_1_poc_edge_store,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v,,mig_7series_v4_1_poc_meta,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v,,mig_7series_v4_1_poc_pd,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v,,mig_7series_v4_1_poc_tap_base,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v,,mig_7series_v4_1_poc_top,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v,,mig_7series_v4_1_ui_cmd,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v,,mig_7series_v4_1_ui_rd_data,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v,,mig_7series_v4_1_ui_top,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v,1534248323,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_1_ui_wr_data,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v,1534251007,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_rx_path.v,,top,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_rx_path.v,1500960946,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_tx_path.v,,uart_rx_path,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_tx_path.v,1500961031,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/wiredly.v,,uart_tx_path,,,../../../../../exp/mig_7series_0_ex/imports;../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
