Classic Timing Analyzer report for hw4
Thu May 29 22:38:51 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                 ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.625 ns    ; in_c         ; out_val~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.488 ns    ; out_val~reg0 ; out_val      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.996 ns   ; in_d         ; out_val~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 14     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To           ; To Clock ;
+-------+--------------+------------+------+--------------+----------+
; N/A   ; None         ; 2.625 ns   ; in_c ; out_val~reg0 ; clk      ;
; N/A   ; None         ; 2.576 ns   ; in_b ; out_val~reg0 ; clk      ;
; N/A   ; None         ; 2.416 ns   ; in_a ; out_val~reg0 ; clk      ;
; N/A   ; None         ; 2.235 ns   ; in_d ; out_val~reg0 ; clk      ;
+-------+--------------+------------+------+--------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 5.488 ns   ; out_val~reg0 ; out_val ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To           ; To Clock ;
+---------------+-------------+-----------+------+--------------+----------+
; N/A           ; None        ; -1.996 ns ; in_d ; out_val~reg0 ; clk      ;
; N/A           ; None        ; -2.177 ns ; in_a ; out_val~reg0 ; clk      ;
; N/A           ; None        ; -2.337 ns ; in_b ; out_val~reg0 ; clk      ;
; N/A           ; None        ; -2.386 ns ; in_c ; out_val~reg0 ; clk      ;
+---------------+-------------+-----------+------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 29 22:38:51 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw4 -c hw4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "out_val~reg0" (data pin = "in_c", clock pin = "clk") is 2.625 ns
    Info: + Longest pin to register delay is 5.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 1; PIN Node = 'in_c'
        Info: 2: + IC(4.080 ns) + CELL(0.154 ns) = 5.054 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 1; COMB Node = 'out_val~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.209 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 1; REG Node = 'out_val~reg0'
        Info: Total cell delay = 1.129 ns ( 21.67 % )
        Info: Total interconnect delay = 4.080 ns ( 78.33 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.192 ns) + CELL(0.618 ns) = 2.674 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 1; REG Node = 'out_val~reg0'
        Info: Total cell delay = 1.482 ns ( 55.42 % )
        Info: Total interconnect delay = 1.192 ns ( 44.58 % )
Info: tco from clock "clk" to destination pin "out_val" through register "out_val~reg0" is 5.488 ns
    Info: + Longest clock path from clock "clk" to source register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.192 ns) + CELL(0.618 ns) = 2.674 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 1; REG Node = 'out_val~reg0'
        Info: Total cell delay = 1.482 ns ( 55.42 % )
        Info: Total interconnect delay = 1.192 ns ( 44.58 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 1; REG Node = 'out_val~reg0'
        Info: 2: + IC(0.576 ns) + CELL(2.144 ns) = 2.720 ns; Loc. = PIN_L20; Fanout = 0; PIN Node = 'out_val'
        Info: Total cell delay = 2.144 ns ( 78.82 % )
        Info: Total interconnect delay = 0.576 ns ( 21.18 % )
Info: th for register "out_val~reg0" (data pin = "in_d", clock pin = "clk") is -1.996 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.192 ns) + CELL(0.618 ns) = 2.674 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 1; REG Node = 'out_val~reg0'
        Info: Total cell delay = 1.482 ns ( 55.42 % )
        Info: Total interconnect delay = 1.192 ns ( 44.58 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K22; Fanout = 1; PIN Node = 'in_d'
        Info: 2: + IC(3.487 ns) + CELL(0.357 ns) = 4.664 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 1; COMB Node = 'out_val~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.819 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 1; REG Node = 'out_val~reg0'
        Info: Total cell delay = 1.332 ns ( 27.64 % )
        Info: Total interconnect delay = 3.487 ns ( 72.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Thu May 29 22:38:51 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


