INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comparador/project_lab6_Comparador.srcs/sim_1/new/lab6_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab6_tb'
