# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.ip_user_files/bd/design_1/ipshared/d587/hdl/PWM_AXI.sv" \
"../../../../hw.ip_user_files/bd/design_1/ipshared/d587/hdl/PWM_v2_0.sv" \
"../../../../hw.ip_user_files/bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.sv" \

verilog axi_infrastructure_v1_1_0  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_12  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/1033/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_14  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

verilog generic_baseblocks_v2_1_0  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_26  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_7  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_25  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_27  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

verilog axi_protocol_converter_v2_1_26  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../hw.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../hw.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../../hw.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../hw.srcs/sources_1/imports/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
