#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 11 10:28:15 2024
# Process ID: 11980
# Current directory: D:/SoC-Design-Basics/04_ZynqLab/ZynqLab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10480 D:\SoC-Design-Basics\04_ZynqLab\ZynqLab01\ZynqLab01.xpr
# Log file: D:/SoC-Design-Basics/04_ZynqLab/ZynqLab01/vivado.log
# Journal file: D:/SoC-Design-Basics/04_ZynqLab/ZynqLab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SoC-Design-Basics/04_ZynqLab/ZynqLab01/ZynqLab01.xpr
INFO: [Project 1-313] Project file moved from 'E:/SoC/04_ZynqLab01/ZynqLab01' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/SoC-Design-Basics/04_ZynqLab/ZynqLab01/ZynqLab01.ip_user_files', nor could it be found using path 'E:/SoC/04_ZynqLab01/ZynqLab01/ZynqLab01.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-20:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_gpio_0_0
design_1_processing_system7_0_0
design_1_axi_gpio_1_0
design_1_rst_ps7_0_50M_0
design_1_axi_gpio_2_0
design_1_axi_gpio_3_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 811.992 ; gain = 173.309
update_compile_order -fileset sources_1
save_project_as ZynqLab05 D:/SoC-Design-Basics/ZynqLab05 -force
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_1_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_1_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_2_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_2_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_3_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_3_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_processing_system7_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_50M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_rst_ps7_0_50M_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_processing_system7_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_50M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_rst_ps7_0_50M_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_1_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_1_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_2_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_2_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_3_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_3_0' do not match.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_gpio_0_0
design_1_processing_system7_0_0
design_1_axi_gpio_1_0
design_1_rst_ps7_0_50M_0
design_1_axi_gpio_2_0
design_1_axi_gpio_3_0

open_bd_design {D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Successfully read diagram <design_1> from BD file <D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_gpio_2_0 design_1_processing_system7_0_0 design_1_axi_gpio_3_0 design_1_axi_gpio_1_0 design_1_axi_gpio_0_0 design_1_rst_ps7_0_50M_0}] -log ip_upgrade.log
Upgrading 'D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_axi_gpio_0_0'. Sub-design: 'D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_axi_gpio_1_0'. Sub-design: 'D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_axi_gpio_2_0'. Sub-design: 'D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_axi_gpio_3_0'. Sub-design: 'D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_processing_system7_0_0'. Sub-design: 'D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_rst_ps7_0_50M_0'. Sub-design: 'D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xci'.
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'leds_4bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'leds_4bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'design_1_axi_gpio_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_0 to use current project options
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts {}'.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [IP_Flow 19-3477] Update of parameter 'PARAM_VALUE.C_ALL_OUTPUTS' failed for IP 'design_1_axi_gpio_1_0'. ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'btns_4bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'btns_4bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'design_1_axi_gpio_1_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
WARNING: [IP_Flow 19-3477] Update of parameter 'PARAM_VALUE.C_ALL_OUTPUTS' failed for IP 'design_1_axi_gpio_1_0'. ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [IP_Flow 19-3438] Customization errors found on 'design_1_axi_gpio_1_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-3439] Failed to restore IP 'design_1_axi_gpio_1_0' customization to its previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'design_1_axi_gpio_1_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'design_1_axi_gpio_1_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
WARNING: [IP_Flow 19-4706] Upgraded port 'gpio_io_i' width 32 differs from original width 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'gpio_io_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'gpio_io_t'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axi_gpio_1_0'. These changes may impact your design.
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'rgb_led' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'rgb_led' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'design_1_axi_gpio_2_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_2_0 to use current project options
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts {}'.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [IP_Flow 19-3477] Update of parameter 'PARAM_VALUE.C_ALL_OUTPUTS' failed for IP 'design_1_axi_gpio_3_0'. ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'sws_4bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'sws_4bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'design_1_axi_gpio_3_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
WARNING: [IP_Flow 19-3477] Update of parameter 'PARAM_VALUE.C_ALL_OUTPUTS' failed for IP 'design_1_axi_gpio_3_0'. ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [IP_Flow 19-3438] Customization errors found on 'design_1_axi_gpio_3_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-3439] Failed to restore IP 'design_1_axi_gpio_3_0' customization to its previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'design_1_axi_gpio_3_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'design_1_axi_gpio_3_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
WARNING: [IP_Flow 19-4706] Upgraded port 'gpio_io_i' width 32 differs from original width 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'gpio_io_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'gpio_io_t'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axi_gpio_3_0'. These changes may impact your design.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rst_ps7_0_50M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axi_gpio_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SoC-Design-Basics/ZynqLab05/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axi_gpio_1_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SoC-Design-Basics/ZynqLab05/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axi_gpio_2_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SoC-Design-Basics/ZynqLab05/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axi_gpio_3_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SoC-Design-Basics/ZynqLab05/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\SoC-Design-Basics\ZynqLab05\ZynqLab05.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/SoC-Design-Basics/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SoC-Design-Basics/ZynqLab05/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.363 ; gain = 0.000
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 10:32:29 2024...
