

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Mon Aug 12 18:49:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        chaosNCG
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.336 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76504|    76504|  0.383 ms|  0.383 ms|  76504|  76504|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    76502|    76502|        88|         85|          1|   900|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     560|   1028|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    4566|   3476|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    535|    -|
|Register         |        -|    -|     815|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    5941|   5039|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       5|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |srem_32ns_6ns_32_36_1_U7  |srem_32ns_6ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |srem_32ns_6ns_32_36_1_U8  |srem_32ns_6ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |        0|   0|  4566|  3476|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+-----+-----+------------+------------+
    |    Variable Name    | Operation| DSP|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+-----+-----+------------+------------+
    |add_ln7_1_fu_311_p2  |         +|   0|    0|   39|          32|          32|
    |add_ln7_fu_385_p2    |         +|   0|    0|   12|          11|           2|
    |add_ln8_1_fu_152_p2  |         +|   0|    0|   12|          11|           4|
    |add_ln8_fu_146_p2    |         +|   0|    0|   12|          11|           4|
    |add_ln9_fu_357_p2    |         +|   0|    0|   39|          32|          32|
    |out1_fu_418_p2       |         +|   0|    0|   39|          32|          32|
    |p0_1_fu_409_p2       |         +|   0|    0|   39|          32|          32|
    |p1_1_fu_363_p2       |         +|   0|    0|   39|          32|          32|
    |out0_fu_317_p2       |         -|   0|    0|   39|          32|          32|
    |sub_ln5_fu_196_p2    |         -|   0|    0|   14|           5|           6|
    |sub_ln9_fu_335_p2    |         -|   0|    0|   14|           5|           6|
    |icmp_ln7_fu_140_p2   |      icmp|   0|    0|   12|          11|           9|
    |lshr_ln5_fu_204_p2   |      lshr|   0|  140|  121|           8|          32|
    |lshr_ln9_fu_343_p2   |      lshr|   0|  140|  121|           8|          32|
    |or_ln5_1_fu_229_p2   |        or|   0|    0|    8|           8|           8|
    |or_ln5_fu_225_p2     |        or|   0|    0|   32|          32|          32|
    |or_ln9_fu_353_p2     |        or|   0|    0|   32|          32|          32|
    |shl_ln5_fu_191_p2    |       shl|   0|  140|  121|           8|          32|
    |shl_ln9_fu_330_p2    |       shl|   0|  140|  121|           8|          32|
    |ap_enable_pp0        |       xor|   0|    0|    2|           1|           2|
    |xor_ln3_fu_271_p2    |       xor|   0|    0|    8|           8|           8|
    |xor_ln4_fu_177_p2    |       xor|   0|    0|   32|          32|          32|
    |xor_ln5_1_fu_259_p2  |       xor|   0|    0|    8|           8|           8|
    |xor_ln5_2_fu_248_p2  |       xor|   0|    0|   32|          32|          32|
    |xor_ln5_fu_239_p2    |       xor|   0|    0|   32|          32|          32|
    |xor_ln6_1_fu_265_p2  |       xor|   0|    0|    8|           8|           8|
    |xor_ln6_2_fu_349_p2  |       xor|   0|    0|   32|          32|          32|
    |xor_ln6_fu_253_p2    |       xor|   0|    0|    8|           8|           8|
    +---------------------+----------+----+-----+-----+------------+------------+
    |Total                |          |   0|  560| 1028|         511|         585|
    +---------------------+----------+----+-----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  435|         86|    1|         86|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |    9|          2|   11|         22|
    |buffer_r_address0            |   14|          3|   11|         33|
    |buffer_r_address1            |   14|          3|   11|         33|
    |i_fu_68                      |    9|          2|   11|         22|
    |p0_fu_64                     |    9|          2|   32|         64|
    |p1_fu_60                     |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  535|        108|  113|        332|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_reg_476                    |  11|   0|   11|          0|
    |add_ln7_1_reg_553            |  32|   0|   32|          0|
    |add_ln8_1_reg_461            |  11|   0|   11|          0|
    |add_ln8_reg_456              |  11|   0|   11|          0|
    |add_ln9_reg_590              |  32|   0|   32|          0|
    |ap_CS_fsm                    |  85|   0|   85|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b0_reg_496                   |  32|   0|   32|          0|
    |b1_reg_503                   |  32|   0|   32|          0|
    |b_reg_481                    |  11|   0|   11|          0|
    |buffer_addr_1_reg_491        |  11|   0|   11|          0|
    |buffer_addr_reg_486          |  11|   0|   11|          0|
    |i_1_reg_447                  |  11|   0|   11|          0|
    |i_fu_68                      |  11|   0|   11|          0|
    |icmp_ln7_reg_452             |   1|   0|    1|          0|
    |lshr_ln5_reg_542             |  32|   0|   32|          0|
    |lshr_ln9_reg_585             |  32|   0|   32|          0|
    |out0_reg_560                 |  32|   0|   32|          0|
    |out1_reg_617                 |  32|   0|   32|          0|
    |p0_1_reg_611                 |  32|   0|   32|          0|
    |p0_fu_64                     |  32|   0|   32|          0|
    |p0_load_reg_510              |  32|   0|   32|          0|
    |p1_1_reg_596                 |  32|   0|   32|          0|
    |p1_fu_60                     |  32|   0|   32|          0|
    |shl_ln5_reg_531              |  32|   0|   32|          0|
    |shl_ln9_reg_575              |  32|   0|   32|          0|
    |srem_ln5_reg_521             |  32|   0|   32|          0|
    |srem_ln9_reg_565             |  32|   0|   32|          0|
    |sub_ln5_reg_537              |   6|   0|    6|          0|
    |sub_ln9_reg_580              |   6|   0|    6|          0|
    |tmp_2_reg_606                |   1|   0|    1|          0|
    |tmp_3_reg_601                |   5|   0|    5|          0|
    |trunc_ln5_reg_526            |   6|   0|    6|          0|
    |trunc_ln9_reg_570            |   6|   0|    6|          0|
    |xor_ln4_reg_515              |  32|   0|   32|          0|
    |xor_ln5_2_reg_548            |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 815|   0|  815|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_7_1|  return value|
|M_address0         |  out|   11|   ap_memory|                             M|         array|
|M_ce0              |  out|    1|   ap_memory|                             M|         array|
|M_q0               |   in|   11|   ap_memory|                             M|         array|
|M_address1         |  out|   11|   ap_memory|                             M|         array|
|M_ce1              |  out|    1|   ap_memory|                             M|         array|
|M_q1               |   in|   11|   ap_memory|                             M|         array|
|buffer_r_address0  |  out|   11|   ap_memory|                      buffer_r|         array|
|buffer_r_ce0       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_we0       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_d0        |  out|   32|   ap_memory|                      buffer_r|         array|
|buffer_r_q0        |   in|   32|   ap_memory|                      buffer_r|         array|
|buffer_r_address1  |  out|   11|   ap_memory|                      buffer_r|         array|
|buffer_r_ce1       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_we1       |  out|    1|   ap_memory|                      buffer_r|         array|
|buffer_r_d1        |  out|   32|   ap_memory|                      buffer_r|         array|
|buffer_r_q1        |   in|   32|   ap_memory|                      buffer_r|         array|
+-------------------+-----+-----+------------+------------------------------+--------------+

