<!DOCTYPE html>
<!--[if lte 8]><html class="pre-ie9" lang="en"><![endif]-->
<!--[if gte IE 9]><!-->
<html lang="en">
  <!--<![endif]-->

  <head>
    <script src="/js/edu_su_common.js"></script>
    <noscript>
      <style>
        html,
        body {
          margin: 0;
          overflow: hidden;
        }
      </style>
      <iframe src="/frame_noscript.html" style="width:100%;height:100vh;border:none;display:block"></iframe>
    </noscript>

    <title>Half & Full Adder Verification - CSU1289 - Shoolini U</title>
    <meta name="description" content="Dive into the logic of Half & Full Adders! Engage with Proteus simulations in our CSU1289 course at Shoolini University.">
    
    <meta property="og:image" content="/logo.png">
    <meta property="og:type" content="article">

    <meta name="twitter:card" content="summary">
    <meta name="twitter:site" content="@divyamohan1993">
    <meta name="twitter:creator" content="@divyamohan1993">
    <meta name="twitter:image" content="/logo.png">

    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />

    <meta name="author" content="Divya Mohan">
    <meta name="robots" content="index, follow">

    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/katex.min.js" integrity="sha512-sHSNLECRJSK+BFs7E8DiFc6pf6n90bLI85Emiw1jhreduZhK3VXgq9l4kAt9eTIHYAcuQBKHL01QKs4/3Xgl8g==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/contrib/auto-render.min.js" integrity="sha512-iWiuBS5nt6r60fCz26Nd0Zqe0nbk1ZTIQbl3Kv7kYsX+yKMUFHzjaH2+AnM6vp2Xs+gNmaBAVWJjSmuPw76Efg==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script>
      document.addEventListener("DOMContentLoaded", function () {
        renderMathInElement(document.body, {
          // customised options
          // • auto-render specific keys, e.g.:
          delimiters: [
            { left: '$$', right: '$$', display: true },
            { left: '$', right: '$', display: false },
            { left: '\\(', right: '\\)', display: false },
            { left: '\\[', right: '\\]', display: true }
          ],
          // • rendering keys, e.g.:
          throwOnError: false
        });
      });
    </script>

    <!-- <style>
      .sharing-buttons-more {
        font-size: 1.25rem;
        color: #0d6efd;
      }

      .sharing-buttons-group {
        display: inline-block;
        margin-top: 1rem;
      }

      .sharing-buttons-group a {
        margin-right: 5px;
      }

      .sharing-buttons-container {
        max-width: 100%;
        overflow-x: auto;
      } 
    </style> -->

    <!-- <style>
      .sharing-buttons-container {
        max-width: 100%;
        overflow-x: auto;
        padding: 0;
      }
    
      .sharing-buttons-label {
        font-size: 1.25rem;
        color: #0d6efd;
        display: inline-block;
        vertical-align: middle;
        margin-right: 10px;
      }
    
      .sharing-buttons-group {
        display: inline-block;
        vertical-align: middle;
      }
    
      .sharing-buttons-group a {
        margin-right: 5px;
      }
    </style> -->

  </head>

  <body>

    <script>header_author("dm");</script>

    <main>
      <article>
        <h2 class="text-center">
          Verification of truth table of Half Adder and Full Adder in Proteus
        </h2>
        <!-- <p class="text-center"><strong>Cloud Computing</strong>: Practical Date: March 14, 2023 | Submission Date: March 28, 2023<br>
          <strong>CyberSecurity</strong>: Practical Date: March 3, 2023 | Submission Date: March 31, 2023<br>
          <strong>Data Science</strong>: Practical Date: March 23, 2023 | Submission Date: April 29, 2023<br>
        </p> -->

        <div class="container mt-4 w-100 w-xl-75">
          <div class="accordion" id="toc">
            <div class="accordion-item">
              <h2 class="accordion-header" id="h1">
                <button class="accordion-button collapsed" type="button" data-bs-toggle="collapse" data-bs-target="#c1" aria-controls="c1" aria-expanded="false">
                  <i class="fas fa-book"></i> <strong>&nbsp;Table of Contents</strong>
                </button>
              </h2>
              <div id="c1" class="accordion-collapse collapse" aria-labelledby="h1" data-bs-parent="#toc">
                <div class="accordion-body">
                  <ol class="list-unstyled p-0 m-0">
                    <li class="p-1"><a href="#intro"><i class="fas fa-chevron-circle-right"></i> Theory</a></li>
                    <li class="p-1"><a href="#procedure"><i class="fas fa-chevron-circle-right"></i> Practical</a></li>
                  </ol>
                </div>
              </div>
            </div>
          </div>
        </div>
        <h3></h3>
      </article>

      <article id="intro">
        <h3>Adders and its types: Half Adders and Full Adders</h3>
        <p>Envision a world where everything is governed by digital systems. The inhabitants of this world constantly seek efficient ways to perform calculations, as the very fabric of their existence relies on them. Adders play a crucial role in ensuring that digital systems can execute tasks rapidly and effectively. An <mark><strong>adder</strong> is an electronic device that performs the arithmetic operation of addition on binary numbers</mark>. Adders are indispensable components in computers and other digital systems, as they are the building blocks for more complex arithmetic operations.</p>

        <p>In this world of digital systems, two prominent devices are known for their prowess in handling calculations: the <strong>Half Adder</strong> and the <strong>Full Adder</strong>.</p>
        <ul>
          <li>The <strong>Half Adder</strong> is designed to add two single-bit binary numbers, producing a sum and a carry. This simple adder is a foundational building block for digital circuits. As we delve deeper into the topic, we can explore its Boolean expressions:
            <div class="overflow-auto pt-2">$Sum = A \oplus B$</div>
            <div class="overflow-auto pb-2">$Carry = A \cdot B$</div>
            <p>These expressions represent the XOR and AND operations, respectively. In more complex digital systems, multiple Half Adders can be combined to form Full Adders and even multi-bit adders, allowing the addition of numbers with multiple bits.</p>
          </li>
          <li>The <strong>Full Adder</strong> is a more advanced type of adder that takes into account not only two input bits (A and B) but also a carry-in bit (Cin) from a previous addition. It produces a sum and a carry-out bit (Cout). The Full Adder's Boolean expressions are as follows:
            <div class="overflow-auto pt-2">$Sum = A \oplus B \oplus Cin$</div>
            <div class="overflow-auto pb-2">$Cout = (A \cdot B) + (Cin \cdot (A \oplus B))$</div>
            <p>These expressions involve a combination of XOR, AND, and OR operations. This level of complexity allows the Full Adder to handle carry propagation, which is essential for multi-bit addition in digital systems.</p>
          </li>
        </ul>
        <p>These adders, working in tandem, enable the efficient performance of calculations across various digital systems.</p>
        <p>As digital systems continue to evolve, more complex systems that require multi-bit binary addition are being developed. To meet this demand, Full Adders can be connected in a chain-like arrangement known as a Ripple Carry Adder. This configuration allows for the addition of larger binary numbers, extending the computational capabilities of digital systems. These multi-bit adders, such as Ripple Carry Adders and Carry Lookahead Adders, can perform addition on numbers with multiple bits, making them indispensable in digital systems such as microprocessors and digital signal processors.</p>

        <p>Furthermore, adders play a vital role in many applications, including arithmetic logic units (ALUs), floating-point units (FPUs), and digital signal processing (DSP) hardware. Understanding Half Adders and Full Adders, their Boolean expressions, and applications can provide deep insights into the world of digital electronics and computer architecture.</p>

        <h4>Understanding the Intricacies of Adders</h4>
        <p>Both Half Adders and Full Adders are composed of simpler building blocks, known as <strong><a href="verification-of-logic-gates-in-proteus">logic gates</a></strong>. These gates, such as AND, OR, and XOR gates, cooperate in a specific sequence to execute binary addition and generate the appropriate sum and carry outputs. A deeper understanding of these adders is crucial for harnessing their potential and advancing the capabilities of digital systems.</p>

        <p>Having delved into the world of adders, it's time to put this knowledge into practice. In the following section, we will explore how to practically verify the truth tables of Half Adders and Full Adders using Proteus software. This powerful platform is designed to simulate electronic circuits and bring them to life, offering an interactive experience that will deepen your understanding of Half Adders and Full Adders. This hands-on activity will shed light on their essential roles in digital systems, catering to a wide range of expertise levels, from beginners to seasoned professionals.</p>
      </article>

      <article id="procedure">
        <h3 class="text-center">Procedures of Doing the Experiment</h3>
      </article>

      <article>
        <h3><strong>Half Adder</strong></h3>
        <h4>Title</h4>
        <p>Verification of Half Adder Truth Table Using Proteus Software</p>
        <h4>Aim</h4>
        <p>To validate the truth table of a Half Adder using Proteus software simulation with 74LS86 and 7408 gates.</p>
        <h4>Requirements</h4>
        <p>Proteus software, 74LS86 XOR gate IC, 7408 AND gate IC, Logic State, and Logic Probe tools.</p>
        <h4>Theory</h4>
        <p>A Half Adder is a digital circuit that performs binary addition of two single-bit numbers, producing a sum and a carry output. The Half Adder consists of an XOR gate (74LS86) and an AND gate (7408). The truth table of a Half Adder lists input-output combinations, providing a basis for verifying the circuit's functionality in a simulation.</p>

        <h5>Truth Table of Half Adder</h5>
        <div class="row">
          <div class="col-12 col-lg-6 mx-auto">
            <div class="table-responsive">
              <table class="table table-bordered table-striped">
                <tr>
                  <th>Input: A</th>
                  <th>Input: B</th>
                  <th>Sum</th>
                  <th>Carry</th>
                </tr>
                <tr>
                  <td>0</td>
                  <td>0</td>
                  <td>0</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>0</td>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                </tr>
              </table>
            </div>
          </div>
        </div>

        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus, create a new schematic capture.</li>
          <li>Add the 74LS86 XOR gate IC, 7408 AND gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
          <li>Place the XOR gate, AND gate, Logic State, and Logic Probe tools onto the schematic.</li>
          <li>Connect the components to form a Half Adder circuit: A and B inputs to both XOR and AND gates, XOR output as Sum, AND output as Carry.</li>
          <li>Run the simulation and observe the Sum and Carry outputs for input combinations "00", "01", "10", "11".</li>
          <li>Verify the simulation results against the expected truth table of a Half Adder.</li>
        </ol>

        <h4>Result</h4>
        <img src="images/half_adder.png" alt="Truth table of a Half Adder" class="img-fluid rounded mx-auto d-block dynamicimg imgblacktowhite">
        <p>The simulation results match the Half Adder truth table, validating its correct functionality.</p>

        <h4>Conclusion</h4>
        <p>The Half Adder truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
      </article>

      <article>
        <h3><strong>Full Adder</strong></h3>
        <h4>Title</h4>
        <p>Verification of Full Adder Truth Table Using Proteus Software</p>
        <h4>Aim</h4>
        <p>To validate the truth table of a Full Adder using Proteus software simulation with 74LS86, 7408, and 7432 gates.</p>
        <h4>Requirements</h4>
        <p>Proteus software, 74LS86 XOR gate IC, 7408 AND gate IC, 7432 OR gate IC, Logic State, and Logic Probe tools.</p>
        <h4>Theory</h4>
        <p>A Full Adder is a digital circuit that performs binary addition of three single-bit numbers, including a carry from a previous addition. It produces a sum and a carry output. The Full Adder consists of two XOR gates (74LS86), two AND gates (7408), and an OR gate (7432). The truth table of a Full Adder lists input-output combinations, providing a basis for verifying the circuit's functionality in a simulation.</p>

        <h5>Truth Table of Full Adder</h5>
        <div class="row">
          <div class="col-12 col-lg-6 mx-auto">
            <div class="table-responsive">
              <table class="table table-bordered table-striped">
                <tr>
                  <th>Input: A</th>
                  <th>Input: B</th>
                  <th>Carry In (Cin)</th>
                  <th>Sum</th>
                  <th>Carry Out (Cout)</th>
                </tr>
                <tr>
                  <td>0</td>
                  <td>0</td>
                  <td>0</td>
                  <td>0</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>0</td>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>0</td>
                  <td>0</td>
                  <td>1</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                  <td>0</td>
                  <td>1</td>
                </tr>
                <tr>
                  <td>0</td>
                  <td>0</td>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>0</td>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>1</td>
                  <td>1</td>
                  <td>1</td>
                  <td>1</td>
                </tr>
              </table>
            </div>
          </div>
        </div>

        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus, create a new schematic capture.</li>
          <li>Add the 74LS86 XOR gate IC, 7408 AND gate IC, 7432 OR gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
          <li>Place the XOR gates, AND gates, OR gate, Logic State, and Logic Probe tools onto the schematic.</li>
          <li>Connect the components to form a Full Adder circuit: A and B inputs to the first XOR gate (74LS86), A and B inputs to the AND gates (7408), XOR gate output to the second XOR gate (74LS86) and one AND gate (7408), Carry In (Cin) input to the second XOR gate and the other AND gate (7408), both AND gate outputs to the OR gate (7432), second XOR gate output as Sum, and OR gate output as Carry Out (Cout).</li>
          <li>Run the simulation and observe the Sum and Carry Out outputs for all possible input combinations of A, B, and Carry In (Cin).</li>
          <li>Verify the simulation results against the expected truth table of a Full Adder.</li>
        </ol>
        <h4>Result</h4>
        <img src="images/full_adder.png" alt="Truth table of a Full Adder" class="img-fluid rounded mx-auto d-block dynamicimg imgblacktowhite">
        <p>The simulation results match the Full Adder truth table, validating its correct functionality.</p>

        <h4>Conclusion</h4>
        <p>The Full Adder truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
      </article>

      <article>
        <p class="text-center"><strong>Want to know more? Carry on!</strong></p>
      </article>

      <article>
        <h3>1. Half Adder</h3>
        <p>A half adder is a combinational circuit that performs the addition of two single-bit binary numbers. It has two input bits (A and B) and produces two output bits: a Sum bit (S) and a Carry bit (C).</p>
      </article>
      <article>
        <h4>1.1 Half Adder Implementation</h4>
        <p>A half adder can be implemented using an XOR gate (IC 74LS86) and an AND gate (IC 7408).</p>
        <p>Sum (S) = A ⊕ B</p>
        <p>Carry (C) = A ⋅ B</p>
      </article>
      <article>
        <h4>1.2 Half Adder Applications</h4>
        <p>Half adders are used in various digital systems, such as digital signal processing and binary arithmetic operations, where simple addition of binary numbers is required. However, they are limited as they do not handle carry-in from a previous stage, making them unsuitable for multi-bit addition.</p>
      </article>
      <article>
        <h3>2. Full Adder</h3>
        <p>A full adder is an extension of the half adder as it can add three binary numbers (A, B, and a Carry-in Cin) and produces a Sum bit (S) and a Carry-out bit (Cout). Full adders are capable of handling carry-in from a previous stage, making them ideal for multi-bit addition operations.</p>
      </article>
      <article>
        <h4>2.1 Full Adder Implementation</h4>
        <p>A full adder can be implemented using two half adders and an OR gate (IC 7432).</p>
        <p>Step 1: Add A and B using the first half adder (HA1).</p>
        <p>Step 2: Add the Sum of HA1 (S1) and Carry-in (Cin) using the second half adder (HA2).</p>
        <p>Step 3: Combine the Carry-out of HA1 (C1) and HA2 (C2) using an OR gate.</p>
        <p>Sum (S) = S2</p>
        <p>Carry-out (Cout) = C1 ⋅ C2</p>
      </article>
      <article>
        <h4>2.2 Full Adder Applications</h4>
        <p>Full adders are widely used in digital systems, such as arithmetic logic units (ALUs), digital signal processing, and multi-bit addition operations in various computing devices. They can be chained together to form n-bit adders for larger binary numbers.</p>
      </article>
      <article>
        <h5>2.3 Advanced Concepts for computer science Students</h5>
        <p>In recent years, research has been conducted on optimizing full adder circuits using novel technologies, such as quantum computing and nanotechnology. These advancements aim to minimize power consumption, increase speed, and reduce the physical size of the circuits, which can significantly improve the performance of modern digital systems.</p>
      </article>
      <article>
        <h4>2.4 Full Adder Implementation in C++</h4>
        <pre><code class="language-cpp">//cpp code
#include &lt;iostream&gt;
using namespace std;

// Half Adder function
void half_adder(bool A, bool B, bool &Sum, bool &Carry) {
Sum = A ^ B;
Carry = A & B;
}

// Full Adder function
void full_adder(bool A, bool B, bool Cin, bool &Sum, bool &Cout) {
bool S1, C1, S2, C2;
half_adder(A, B, S1, C1);
half_adder(S1, Cin, S2, C2);
Sum = S2;
Cout = C1 | C2;
}

int main() {
bool A, B, Cin, Sum, Cout;
// Test the full adder with sample inputs
A = 1;
B = 0;
Cin = 1;
full_adder(A, B, Cin, Sum, Cout);

cout << "A: " << A << ", B: " << B << ", Cin: " << Cin << endl; cout << "Sum: " << Sum << ", Carry-out: " << Cout << endl; return 0;
}</code></pre>

      </article>

      <article>
        <h3>FAQ's</h3>
        <ul>
          <li><strong>What are Half Adders?</strong>
            <p>A half adder is a simple digital logic device used in arithmetic circuits. It's designed to process the addition of two single-bit binary numbers, generating a sum and a carry. However, it doesn't take into account any carry that might have been generated from previous stages, hence the name "half" adder.</p>
          </li>
          <li><strong>What is the working Mechanism of Half Adder?</strong>
            <p>The half adder operates using two basic logic gates: an XOR (Exclusive OR) gate and an AND gate. The XOR gate generates the sum of the two binary inputs, and the AND gate produces the carry. The carry output represents whether there was a 'carry' from adding the two input bits.</p>
          </li>
          <li><strong>How can we design the Truth table of Half Adder?</strong>
            <p>The truth table of a half adder can be designed by listing all possible inputs (combinations of 0 and 1 for both input bits) and then determining the resulting sum and carry. Here's an example:</p>
            <pre>A B | Sum Carry
---------------
0 0 |  0    0
0 1 |  1    0
1 0 |  1    0
1 1 |  0    1</pre>
          </li>
          <li><strong>How can We implement the Half Adder in Proteus ISIS using two Logic Gates?</strong>
            <p>First, set up the Proteus ISIS environment and import the XOR and AND gates from the library. Connect the two input terminals to both the XOR and AND gates. Connect the output of the XOR gate to the 'Sum' output and the output of the AND gate to the 'Carry' output. Once set up, you can simulate the design to check its operation.</p>
          </li>
          <li><strong>What are Full Adders?</strong>
            <p>A full adder is another type of digital device used in arithmetic circuits. It's an extension of the half adder, designed to add three binary bits. The full adder takes into account the carry from previous stages, making it suitable for multi-bit addition operations in digital systems.</p>
          </li>
          <li><strong>What is the working Mechanism of Full Adder?</strong>
            <p>The full adder uses two half adders and an OR gate. The first half adder adds the input bits, while the second half adder adds the output sum from the first half adder and the input carry. The OR gate combines the carry outputs from both half adders to produce the final carry.</p>
          </li>
          <li><strong>How can we design the Truth table of Full Adder?</strong>
            <p>The truth table of a full adder can be designed by listing all possible combinations of three binary input bits (A, B, and Carry-In) and then determining the resulting Sum and Carry-Out. Here's an example:</p>
            <pre>A B Cin | Sum Cout
-------------------
0 0 0 |  0   0
0 0 1 |  1   0
0 1 0 |  1   0
0 1 1 |  0   1
1 0 0 |  1   0
1 0 1 |  0   1
1 1 0 |  0   1
1 1 1 |  1   1</pre>
          </li>
          <li><strong>How can We implement the Full Adder in Proteus ISIS using 2 half adders and OR Logic Gates?</strong>
            <p>To implement a full adder in Proteus ISIS, you need to first set up two half adders and an OR gate. Connect the first two input bits to the first half adder. Then, connect the output sum of the first half adder and the third input bit (Carry-In) to the second half adder. Finally, connect the carry outputs from both half adders to the OR gate. The output of the OR gate will represent the Carry-Out, and the Sum output of the second half adder will be the Sum of the full adder.</p>
          </li>
        </ul>
        <h3>Challenge Yourself!</h3>
        <ul>
          <li>How can multiple Full Adders be connected to form a multi-bit adder?</li>
          <li>What is the difference between a Ripple Carry Adder and a Carry Look-Ahead Adder?</li>
          <li>What is the role of a Half Adder in the design of a Binary Subtractor?</li>
          <li>How can the speed of arithmetic operations be improved in digital circuits using Adders?</li>
          <li>How does a Half Adder differ from a Full Adder in terms of power consumption and circuit complexity?</li>
          <li>What considerations should be taken into account when implementing Adders in Field Programmable Gate Arrays (FPGAs)?</li>
        </ul>
      </article>
    </main>

    <script>copyright("all");</script>

    <script>
      let images = document.querySelectorAll(".dynamicimg");

      for (let i = 0; i < images.length; i++) {
        let image = images[i];

        if (window.location.hostname === "dmj.one") {
          image.src = "https://cdn.dmj.one/edu/su/course/csu1289/lab/images/" + image.src.split("/").pop();
        } else {
          image.src = "images/" + image.src.split("/").pop();
        }
      }
    </script>
  </body>

</html>