

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Oct 18 23:26:53 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        baseline
* Solution:       solution2_data_type
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      382|      382| 3.820 us | 3.820 us |  382|  382|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- FIR     |      381|      381|         3|          -|          -|   127|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     64|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      57|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|      62|    155|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_8sbkb_U1  |fir_mac_muladd_8sbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |c_U      |fir_c      |        0|  5|  10|    0|   128|    5|     1|          640|
    |reg_V_U  |fir_reg_V  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |           |        1|  5|  10|    0|   256|   13|     2|         1664|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln41_fu_166_p2   |     +    |      0|  0|  19|          19|          19|
    |i_fu_127_p2          |     +    |      0|  0|  15|           7|           2|
    |sum_1_fu_172_p2      |     +    |      0|  0|  19|          19|          19|
    |icmp_ln36_fu_116_p2  |   icmp   |      0|  0|  11|           7|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  64|          52|          41|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |i_0_reg_105     |   9|          2|    7|         14|
    |reg_V_address0  |  21|          4|    7|         28|
    |reg_V_d0        |  15|          3|    8|         24|
    |sum_0_reg_93    |   9|          2|   19|         38|
    +----------------+----+-----------+-----+-----------+
    |Total           |  81|         16|   42|        109|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |c_load_reg_230      |   5|   0|    5|          0|
    |i_0_reg_105         |   7|   0|    7|          0|
    |i_reg_210           |   7|   0|    7|          0|
    |reg_V_load_reg_225  |   8|   0|    8|          0|
    |sum_0_reg_93        |  19|   0|   19|          0|
    |zext_ln37_reg_205   |   7|   0|   64|         57|
    +--------------------+----+----+-----+-----------+
    |Total               |  57|   0|  114|         57|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

