Release 14.3 Map P.40xd (lin)
Xilinx Mapping Report File for Design 'v6_emac_v1_6_example_design'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -xe n -t 3 -xt 0
-register_duplication on -r 4 -global_opt speed -mt on -detail -ir off -pr off -lc off -power off -o
/home/ahir/addonAHIR/SCUPE/implement/results/mapped.ncd /home/ahir/addonAHIR/SCUPE/implement/results/design.ngd
/home/ahir/addonAHIR/SCUPE/implement/results/mapped.pcf 
Target Device  : xc6vlx240t
Target Package : ff1156
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Fri May  9 16:55:46 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                   397 out of 301,440    1%
    Number used as Flip Flops:                 396
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        337 out of 150,720    1%
    Number used as logic:                      289 out of 150,720    1%
      Number using O6 output only:             208
      Number using O5 output only:              29
      Number using O5 and O6:                   52
      Number used as ROM:                        0
    Number used as Memory:                      24 out of  58,400    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            24
        Number using O6 output only:            16
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:     24
      Number with same-slice register load:     19
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   152 out of  37,680    1%
  Number of LUT Flip Flop pairs used:          417
    Number with an unused Flip Flop:            59 out of     417   14%
    Number with an unused LUT:                  80 out of     417   19%
    Number of fully used LUT-FF pairs:         278 out of     417   66%
    Number of unique control sets:              33
    Number of slice register sites lost
      to control set restrictions:             139 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        65 out of     600   10%
    Number of LOCed IOBs:                       26 out of      65   40%
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     416    1%
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     832    0%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                10 out of     720    1%
    Number used as ILOGICE1s:                   10
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                11 out of     720    1%
    Number used as OLOGICE1s:                   11
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           1 out of      72    1%
  Number of BUFRs:                               1 out of      36    2%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      18    5%
  Number of IODELAYE1s:                         11 out of     720    1%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       1 out of       4   25%
    Number of LOCed TEMAC_SINGLEs:               1 out of       1  100%

Average Fanout of Non-Clock Nets:                3.20

Peak Memory Usage:  527 MB
Total REAL time to MAP completion:  1 mins 4 secs 
Total CPU time to MAP completion (all processors):   1 mins 2 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:308 - The -register_duplication option can't be used with
   -global_opt for the targeted device family.  Map will run and ignore the
   -register_duplication option.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP "v6_emac_v1_6_clk_ref_gtx"
   8 ns DATAPATHONLY ignored during timing analysis.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'27000@10.107.90.15'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
INFO:Xst:2261 - The FF/Latch <ll_reset_i> in Unit <v6_emac_v1_6_example_design>
   is equivalent to the following FF/Latch, which will be removed :
   <ll_reset_i_1> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_i_0> in Unit
   <v6_emac_v1_6_example_design> is equivalent to the following FF/Latch, which
   will be removed : <v6_emac_v1_6_locallink_inst/tx_pre_reset_i_0> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_i_1> in Unit
   <v6_emac_v1_6_example_design> is equivalent to the following FF/Latch, which
   will be removed : <v6_emac_v1_6_locallink_inst/tx_pre_reset_i_1> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_i_2> in Unit
   <v6_emac_v1_6_example_design> is equivalent to the following FF/Latch, which
   will be removed : <v6_emac_v1_6_locallink_inst/tx_pre_reset_i_2> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_i_3> in Unit
   <v6_emac_v1_6_example_design> is equivalent to the following FF/Latch, which
   will be removed : <v6_emac_v1_6_locallink_inst/tx_pre_reset_i_3> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_i_4> in Unit
   <v6_emac_v1_6_example_design> is equivalent to the following FF/Latch, which
   will be removed : <v6_emac_v1_6_locallink_inst/tx_pre_reset_i_4> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_i_5> in Unit
   <v6_emac_v1_6_example_design> is equivalent to the following FF/Latch, which
   will be removed : <v6_emac_v1_6_locallink_inst/tx_pre_reset_i_5> 
INFO:Xst:2261 - The FF/Latch <ll_reset_i> in Unit <v6_emac_v1_6_example_design>
   is equivalent to the following FF/Latch, which will be removed :
   <v6_emac_v1_6_locallink_inst/tx_reset_i> 
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 65 IOs, 26 are locked
   and 39 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
  75 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<8>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<7>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<6>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<5>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<4>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<3>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<2>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_cy
<1>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<10>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<9>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<8>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<7>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<6>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<5>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<4>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<3>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<2>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_cy<1>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Msub_GND_142_o_GND_142_
o_sub_104_OUT<11:0>_cy<0>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<10>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<9>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<8>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<7>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<6>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<5>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<4>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<3>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<2>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_cy<1>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i/Maccum_rd_addr_cy<1>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Mcount_rd_slot_timer_xo
r<9>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_wr_addr[11]_GND_14
2_o_add_71_OUT_xor<11>_rt
LUT1
		v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/Madd_rd_addr[11]_GND_14
2_o_add_80_OUT_xor<11>_rt
INV 		][48_8_INV_0
INV 		][547_42_INV_0
INV 		][1312_128_INV_0
INV 		][1314_133_INV_0
INV 		][1317_135_INV_0
INV 		][1322_141_INV_0
INV 		][1327_145_INV_0
INV 		][1332_149_INV_0
INV 		][1347_159_INV_0
INV 		][1352_163_INV_0
INV 		][1358_169_INV_0
INV 		][1359_173_INV_0
INV 		][1423_210_INV_0
INV 		][1427_215_INV_0
INV 		][1444_227_INV_0
INV 		][1553_287_INV_0
INV 		][1556_289_INV_0
INV 		][1561_293_INV_0
INV 		][1566_297_INV_0
INV 		][1632_336_INV_0
INV 		][1665_356_INV_0
INV 		][1670_360_INV_0
INV 		][1675_364_INV_0
INV 		][1680_368_INV_0
INV 		][1685_372_INV_0
INV 		][1799_437_INV_0
INV 		][1939_497_INV_0
INV 		][1942_499_INV_0
INV 		][1947_503_INV_0
INV 		][1952_507_INV_0
INV 		][1957_511_INV_0
INV 		][1962_515_INV_0
INV 		][1967_519_INV_0
INV 		][1972_523_INV_0
INV 		][1977_527_INV_0
INV 		][2122_585_INV_0
INV 		][2225_621_INV_0
INV 		][2289_648_INV_0
INV 		][2332_666_INV_0
INV 		][2340_672_INV_0
INV 		][2605_785_INV_0
INV 		][2613_790_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLIENTEMACPAUSEREQ                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<0>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<1>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<2>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<3>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<4>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<5>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<6>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<7>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<8>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<9>              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<10>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<11>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<12>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<13>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<14>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACPAUSEVAL<15>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<0>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<1>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<2>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<3>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<4>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<5>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<6>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMACTXIFGDELAY<7>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| EMACCLIENTRXDVLD                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXFRAMEDROP              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATS<0>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATS<1>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATS<2>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATS<3>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATS<4>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATS<5>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATS<6>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATSBYTEVLD           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTRXSTATSVLD               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTTXSTATS                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTTXSTATSBYTEVLD           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMACCLIENTTXSTATSVLD               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GMII_RXD<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD<4>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD<6>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_CLK                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | FIXED    |
| GMII_RX_DV                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_ER                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_TXD<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TX_CLK                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| GMII_TX_EN                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TX_ER                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| PHY_RESET                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RESET                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SYSCLK_N                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| SYSCLK_P                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
MMCM_ADV "clk_wiz/mmcm_adv_inst":
BANDWIDTH:OPTIMIZED
CASC_LOCK_EN:FALSE
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_FRAC_WF:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_FRAC_WF:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
CLOCK_HOLD:FALSE
COMPENSATION:ZHOLD
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
HVLF_STEP:FALSE
IN_DLY_EN:TRUE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_SLIPD:FALSE
STARTUP_WAIT:FALSE
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 5.0
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 5
CLKIN2_PERIOD = 0
CLKOUT0_DIVIDE_F = 8.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 5
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 8
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.01
REF_JITTER2 = 0.0



Section 12 - Control Set Information
------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                | Reset Signal                           | Set Signal | Enable Signal                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK | clk_wiz/mmcm_adv_inst_ML_NEW_OUT_0     |            |                                                                          | 2                | 2              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| refclk_bufg_i                               | reset_i                                |            |                                                                          | 3                | 12             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_clk_i                                    |                                        |            |                                                                          | 9                | 27             |
| rx_clk_i                                    |                                        |            | GLOBAL_LOGIC1                                                            | 3                | 10             |
| rx_clk_i                                    | reset_i                                |            |                                                                          | 7                | 18             |
| rx_clk_i                                    | v6_emac_v1_6_locallink_inst/rx_reset_i |            |                                                                          | 8                | 25             |
| rx_clk_i                                    | v6_emac_v1_6_locallink_inst/rx_reset_i |            | ][2225_621                                                               | 3                | 12             |
| rx_clk_i                                    | v6_emac_v1_6_locallink_inst/rx_reset_i |            | lut3675_744                                                              | 3                | 12             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tx_clk                                      |                                        |            |                                                                          | 4                | 5              |
| tx_clk                                      |                                        |            | ][1444_227                                                               | 3                | 8              |
| tx_clk                                      |                                        |            | lut583_2                                                                 | 3                | 10             |
| tx_clk                                      | ][1358_169                             |            | ][1359_173                                                               | 3                | 10             |
| tx_clk                                      | ][2107_576                             |            |                                                                          | 2                | 2              |
| tx_clk                                      | ll_reset_i                             |            |                                                                          | 8                | 13             |
| tx_clk                                      | ll_reset_i                             |            | ][1632_336                                                               | 4                | 12             |
| tx_clk                                      | ll_reset_i                             |            | ][1939_497                                                               | 4                | 12             |
| tx_clk                                      | ll_reset_i                             |            | lut2229_447                                                              | 4                | 13             |
| tx_clk                                      | ll_reset_i                             |            | lut583_2                                                                 | 3                | 12             |
| tx_clk                                      | reset_i                                |            |                                                                          | 3                | 7              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| usr_clk                                     |                                        |            |                                                                          | 11               | 31             |
| usr_clk                                     |                                        |            | lut4078_899                                                              | 4                | 16             |
| usr_clk                                     |                                        |            | lut629_5                                                                 | 11               | 19             |
| usr_clk                                     |                                        |            | lut630_6                                                                 | 2                | 16             |
| usr_clk                                     |                                        |            | v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0> | 1                | 8              |
| usr_clk                                     |                                        |            | v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i/wr_accept_pipe<1> | 2                | 9              |
| usr_clk                                     | ll_reset_i                             |            |                                                                          | 21               | 52             |
| usr_clk                                     | ll_reset_i                             |            | ][1314_133                                                               | 4                | 9              |
| usr_clk                                     | ll_reset_i                             |            | ][1553_287                                                               | 3                | 12             |
| usr_clk                                     | ll_reset_i                             |            | ][2289_648                                                               | 3                | 9              |
| usr_clk                                     | ll_reset_i                             |            | lut1039_131                                                              | 3                | 12             |
| usr_clk                                     | ll_reset_i                             |            | lut630_6                                                                 | 3                | 12             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk_wiz/mmcm_adv_inst_ML_NEW_I1            |                                        |            |                                                                          | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk_wiz/mmcm_adv_inst_ML_NEW_OUT           | clk_wiz/mmcm_adv_inst_ML_NEW_OUT_0     |            |                                                                          | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                       | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCM_ADV  | Full Hierarchical Name                                                                             |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| v6_emac_v1_6_example_design/ |           | 87/221        | 19/393        | 182/333       | 0/24          | 0/2       | 0/0     | 3/7   | 0/0   | 1/1   | 0/1       | v6_emac_v1_6_example_design                                                                        |
| +client_side_asm             |           | 9/9           | 23/23         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/client_side_asm                                                        |
| +clk_wiz                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 4/4   | 0/0   | 0/0   | 1/1       | v6_emac_v1_6_example_design/clk_wiz                                                                |
| +v6_emac_v1_6_locallink_inst |           | 7/125         | 18/351        | 1/138         | 0/11          | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/v6_emac_v1_6_locallink_inst                                            |
| ++client_side_FIFO           |           | 0/118         | 0/333         | 0/137         | 0/11          | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/v6_emac_v1_6_locallink_inst/client_side_FIFO                           |
| +++rx_fifo_i                 |           | 43/43         | 129/129       | 65/65         | 11/11         | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/v6_emac_v1_6_locallink_inst/client_side_FIFO/rx_fifo_i                 |
| +++tx_fifo_i                 |           | 75/75         | 204/204       | 72/72         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/v6_emac_v1_6_locallink_inst/client_side_FIFO/tx_fifo_i                 |
| ++v6_emac_v1_6_block_inst    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst                    |
| +++gmii                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/gmii               |
| +++v6_emac_v1_6_inst         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | v6_emac_v1_6_example_design/v6_emac_v1_6_locallink_inst/v6_emac_v1_6_block_inst/v6_emac_v1_6_inst  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
