============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:46:54 am
  Module:                 up_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin                 Type         Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
count_reg[0]/clk                                      0    +0       0 R 
count_reg[0]/q   (u)  unmapped_d_flop       3  4.6    0  +116     116 R 
add_6_28/A[0] 
  g2/in_0                                                  +0     116   
  g2/z           (u)  unmapped_nand2        1  2.3    0   +15     131 F 
  g35/in_0                                                 +0     131   
  g35/z          (u)  unmapped_not          2  4.6    0   +11     142 R 
  g13/in_0                                                 +0     142   
  g13/z          (u)  unmapped_nand2        1  2.3    0   +15     157 F 
  g39/in_0                                                 +0     157   
  g39/z          (u)  unmapped_not          2  4.6    0   +11     168 R 
  g20/in_0                                                 +0     168   
  g20/z          (u)  unmapped_nand2        1  2.3    0   +15     184 F 
  g40/in_0                                                 +0     184   
  g40/z          (u)  unmapped_not          1  2.3    0    +8     191 R 
  g30/in_0                                                 +0     191   
  g30/z          (u)  unmapped_xnor2        1  2.3    0   +33     224 R 
add_6_28/Z[3] 
count_reg[3]/d        unmapped_d_flop                      +0     224   
count_reg[3]/clk      setup                           0   +45     269 R 
------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : count_reg[0]/clk
End-point    : count_reg[3]/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:46:54 am
  Module:                 up_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:46:54 am
  Module:                 up_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:46:54 am
  Module:                 up_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:46:54 am
  Module:                 up_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


