mkdir -p run_dir wave_dir cov_metrics
vlib work
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+PLRU_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:35:29 on Jun 23,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+PLRU_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 20:35:30 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+PLRU_REPL +define+HAS_SB -l run_dir/mesi_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:35:30 on Jun 23,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+PLRU_REPL" "+define+HAS_SB" -l run_dir/mesi_test_c.log 
-- Compiling package cache_pkg
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 20:35:31 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=mesi_test_c \
			-sv_seed random \
			-coverage \
			-novopt \
			 \
			-wlf wave_dir/mesi_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/mesi_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=mesi_test_c" -sv_seed random -coverage -novopt -wlf wave_dir/mesi_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" 
# Start time: 20:35:32 on Jun 23,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 2093682698
#  log -r /*
#  coverage save -onexit cov_metrics/mesi_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(327): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(603): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(619): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test mesi_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(442): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(432): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               mesi_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [mesi_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 130: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 180: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 240: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 240: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  cursp_rsp=CURSP_OKAY  cursp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 250: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 250: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4 <-- 0x0  DATA=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875 <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 250: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 270: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 270: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 310: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 310: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 320: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 320: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4(remain)  DATA=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 320: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 340: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 340: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 370: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 450: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 480: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 480: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 490: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 490: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 490: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 510: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 510: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 570: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 640: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 680: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 680: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2  cursp_rsp=CURSP_OKAY  cursp_data=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 690: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 690: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2 <-- 0xbdf7cd8a14e7da882acc77863678a77c9eab896447ab1ded5eda470f3175c421e40c8ee54c0533aa03907f135a15c3e9245c015d267aba4b1579523f73891875  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 690: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 710: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 710: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 780: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 780: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 790: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 790: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 790: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 810: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 810: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 840: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 840: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 850: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 850: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b <-- 0x5ea0c735dc2de48e7e9140c03de67815982b640b3f2f0799985cb08d509ec64c51c8bc2b582b1dac8aadd0568af5074696de3ab896d300f6e82b6045d15393f2  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 850: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 870: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 870: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 900: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 900: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 910: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 910: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x4(remain)  DATA=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 910: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 930: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 930: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1000: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1000: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1010: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1010: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1010: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1030: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1030: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1090: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1090: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1100: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1100: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1100: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1120: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1120: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1140: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1200: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1250: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1310: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1330: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1330: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1340: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1340: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af <-- 0xefb6885044cfc2d0d6e8bbc8c8f34c8180a7004cc62ad8e41f24e5937f6e7e3ad85f3f97a040d2319ebfb6261ad73df34772db6f140b71bd6681fcf3cf58f31b  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1340: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1360: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1360: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1390: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1390: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1400: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1400: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED(remain)  TAG: 0x4(remain)  DATA: 0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1400: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1420: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1420: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1460: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1540: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1560: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1560: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1570: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1570: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1570: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1590: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1590: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1660: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1710: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x9ab463b87b83401cb895c42782355bc87984f4b17e69c6052b08b2b4b93f2a094d00f2bf6741aef31835fb00efcef8a866ece8bf9e2622976ebf56a64a334d9  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1770: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x9ab463b87b83401cb895c42782355bc87984f4b17e69c6052b08b2b4b93f2a094d00f2bf6741aef31835fb00efcef8a866ece8bf9e2622976ebf56a64a334d9  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1770: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x9ab463b87b83401cb895c42782355bc87984f4b17e69c6052b08b2b4b93f2a094d00f2bf6741aef31835fb00efcef8a866ece8bf9e2622976ebf56a64a334d9  cursp_rsp=CURSP_OKAY  cursp_data=0x9ab463b87b83401cb895c42782355bc87984f4b17e69c6052b08b2b4b93f2a094d00f2bf6741aef31835fb00efcef8a866ece8bf9e2622976ebf56a64a334d9  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1780: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1780: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x4(remain)  DATA=0x9ab463b87b83401cb895c42782355bc87984f4b17e69c6052b08b2b4b93f2a094d00f2bf6741aef31835fb00efcef8a866ece8bf9e2622976ebf56a64a334d9 <-- 0x5dcd7b0aec75664a6ab82a4fbe6ff88c7baed09797db5d138eb3ef223eadeb2a1468ce67ae699cace0cb500797a08c72d1bcea7ccd0441cad4701024c60e29af  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1780: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1800: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1800: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x9ab463b87b83401cb895c42782355bc87984f4b17e69c6052b08b2b4b93f2a094d00f2bf6741aef31835fb00efcef8a866ece8bf9e2622976ebf56a64a334d9
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1860: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RFO  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1890: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1900: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1980: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2030: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2030: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_RFO  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2040: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2040: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a <-- 0x9ab463b87b83401cb895c42782355bc87984f4b17e69c6052b08b2b4b93f2a094d00f2bf6741aef31835fb00efcef8a866ece8bf9e2622976ebf56a64a334d9  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2040: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2060: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2060: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2120: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2170: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2220: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2220: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  cursp_rsp=CURSP_OKAY  cursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2230: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2230: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x4(remain)  DATA=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048 <-- 0x72244aeae55ec34847323ec8832b32b9b314b3987e33c13fc2fcca4ffa64eac94d1dde802f4144169aea0a8aabc7a02204ecd56708d5f50b6fe526b91e98ac4a  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2230: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2250: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2250: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2290: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2290: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2300: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2300: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x4(remain)  DATA=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2300: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2320: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2320: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2390: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2470: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2500: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2500: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2510: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2510: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2510: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2530: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2530: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2600: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2670: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2690: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2740: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2760: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2760: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2770: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2770: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13 <-- 0xe1328ae2f2225f3afee00bcccfa2d5f1d3b6d4ac6761fc987112b19c23dcb1f9abdab20482675242a7f82638d23039c10dd149b2ac0b6b381d14a02e013ee048  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2770: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2790: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2790: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2850: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2930: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2990: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2990: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3000: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3000: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3000: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3020: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3020: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3060: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3090: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3140: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3140: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66  cursp_rsp=CURSP_OKAY  cursp_data=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3150: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3150: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66 <-- 0x53b942813e5be767ccfd8a71615a5dcb33bd9a6736981c2be237b68ccde1975744bd055580432514c02b6ef11c4102b6ada8ae5f0a58383dd2535df9da48fd13  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3150: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3170: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3170: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3230: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3230: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3240: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3240: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3240: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3260: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3260: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3320: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3380: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3390: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3390: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3400: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3400: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3400: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3420: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3420: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3490: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3490: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3500: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3500: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf <-- 0x7e34a06a578e77c223819873290d39abbeb30f307f406594b97e25263a6042f864a9fb309c905ac649850b041dae6f798b7d8f9b258e37f8e02bb54e31f5f66  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3500: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3520: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3520: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3580: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3580: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3590: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3590: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3590: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3610: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3610: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3670: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3670: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3680: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3680: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa <-- 0xba8ae4892f053c2e33623ea9e24b5340851256af9aeed8153422fb79eef46f9e3c12aa4471805936eaa1da7c97501b0206f8de1176e54379f4d0a419da4302bf  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3680: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3700: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3700: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3750: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3790: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3800: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3880: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3900: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3900: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3910: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3910: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MODIFIED  TAG: 0x4(remain)  DATA: 0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3910: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3930: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3930: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3970: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3970: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3980: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3980: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 4000: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 4000: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4020: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 4020: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4030: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 4030: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 4030: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 4050: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 4050: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4110: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 4110: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4120: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 4120: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 4120: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4140: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4140: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4180: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4220: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4240: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4240: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123  cursp_rsp=CURSP_OKAY  cursp_data=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4250: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4250: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123 <-- 0x4f8410f8f0e896b9dae91ffde665b417568c724e4de5b2e9e529e481b63cfc3d45a97540ee67e8ace06964bc75925bb2e304f86bd88e78fb4e67e0428c9c4aa  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4250: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4270: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4270: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4320: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4320: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4330: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4330: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4330: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4350: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4350: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4370: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4370: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4380: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4380: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b <-- 0xdc41b2def6919d2f1e0332fb668185dec46a8d30e7af68dc22134c357679b7683a133418f0abc1d452c1590f2abdfd28a8587a446db8206270b9dfa067a29123  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4380: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 4400: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 4400: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4470: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4550: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4610: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 4610: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4620: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 4620: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MODIFIED  TAG: 0x4(remain)  DATA: 0x31dedc2df8ea7c1e1a15f6cae1a832b045891067894cd06e6be2e5062db8b82383e84b5501609b81c42f3c896c746d6ad839070a53046ab8d3495e65cd798d3b(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 4620: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 4665: uvm_test_top [mesi_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 4665: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 4665: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=100.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 4665: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=100.000000
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  283
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    35
# [PASS_CDREQ]    20
# [PASS_SUREQ]    13
# [Questa UVM]     2
# [REC_CDREQ]    20
# [REC_SUREQ]    13
# [RNTST]     1
# [SB]   175
# [UVMTOP]     1
# [mesi_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4665 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 20:35:39 on Jun 23,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 62
sed 's/^#//' run_dir/mesi_test_c.log > tmp.log && mv tmp.log run_dir/mesi_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/mesi_test_c.log
mkdir -p run_dir wave_dir cov_metrics
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+PLRU_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:35:39 on Jun 23,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+PLRU_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 20:35:40 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+PLRU_REPL +define+HAS_SB -l run_dir/repl_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:35:40 on Jun 23,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+PLRU_REPL" "+define+HAS_SB" -l run_dir/repl_test_c.log 
-- Compiling package cache_pkg
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 20:35:41 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=repl_test_c \
			-sv_seed random \
			-coverage \
			-novopt \
			 \
			-wlf wave_dir/repl_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/repl_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=repl_test_c" -sv_seed random -coverage -novopt -wlf wave_dir/repl_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" 
# Start time: 20:35:43 on Jun 23,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 376122362
#  log -r /*
#  coverage save -onexit cov_metrics/repl_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(327): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(603): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(619): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test repl_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(442): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(432): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               repl_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [repl_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 110: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 140: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 190: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 190: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40  cursp_rsp=CURSP_OKAY  cursp_data=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 200: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 200: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x0(remain)  DATA=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40 <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 200: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 220: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 220: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 270: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 340: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 410: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 410: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080  cursp_rsp=CURSP_OKAY  cursp_data=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 420: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 420: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x1 <-- 0x0  DATA=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080 <-- 0x0  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 420: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 440: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 440: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 460: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 500: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 520: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 520: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4  cursp_rsp=CURSP_OKAY  cursp_data=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 530: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 530: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x2 <-- 0x0  DATA=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4 <-- 0x0  EVICT_WAY=0x0 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 530: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 550: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 550: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 580: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 640: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 680: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 680: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35  cursp_rsp=CURSP_OKAY  cursp_data=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 690: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 690: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x3 <-- 0x0  DATA=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 690: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 710: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 710: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 760: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 760: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 770: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 770: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40(remain)  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 770: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 790: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 790: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 820: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 820: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 830: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x1(remain)  DATA=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 830: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 850: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 850: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 890: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 890: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 900: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 900: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x2(remain)  DATA=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4(remain)  EVICT_WAY=0x0 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 900: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 920: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 920: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 960: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 960: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 970: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 970: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x3(remain)  DATA=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 970: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 990: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 990: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1010: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1090: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1110: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1110: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422  cursp_rsp=CURSP_OKAY  cursp_data=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1120: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1120: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4 <-- 0x0  DATA=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422 <-- 0xb0f098386d9c0b58584f999e72e3d426a6c9aae0a4b7f304d73504454592b3be7175449a2cc29b91445b5b7f491bef0adc5b205f984c6fbddbf809fe488d7f40  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1120: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1140: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1140: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x501  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1200: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1230: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1260: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1260: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  EVICT_WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x501  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a  cursp_rsp=CURSP_OKAY  cursp_data=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1270: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1270: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x5 <-- 0x2  DATA=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a <-- 0x6ac0d461f820ec3d2538a6ffc8661f4fa7227e12bb0bfa615c51945d19835eaeddc656ddeee6b28da440633fab35e78e2c9e37cb3c8bbe45f84454d34a40c4  EVICT_WAY=0x1 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1270: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1290: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1290: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x601  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1330: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1400: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1450: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1450: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  EVICT_WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x601  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1  cursp_rsp=CURSP_OKAY  cursp_data=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1460: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1460: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x6 <-- 0x1  DATA=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1 <-- 0xad036f0404fc3030203779d6dc04aba697fe5417fb130cb4c8b8e4a114f5f8868289343ff3e9059960502a5b4232fd5eccd06295c11b4ba831a6fe7030128080  EVICT_WAY=0x3 <-- 0x1  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1460: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1480: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1480: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x701  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1510: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1560: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1630: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1630: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  EVICT_WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x701  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e  cursp_rsp=CURSP_OKAY  cursp_data=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1640: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1640: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x7 <-- 0x3  DATA=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e <-- 0x72e7488b64d5b0977bd9caa24e34bc475292b6908ba7d312ad6b9495e6f12cd269292a508a69a52ad2b7aee9562b133bc458198c2a5a8248f73dd505b95e2f35  EVICT_WAY=0x0 <-- 0x3  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1640: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1660: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1660: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x1  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0xx  ST=  TAG=0xx  DAT=0xx
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1700: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1700: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=  IDX=0x1  WAY=0xx  sureq_op=SUREQ_RD  sureq_addr=0x1  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1710: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=x
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1710: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1710: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1730: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1730: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x101  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1750: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1750: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x101  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1760: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1760: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1760: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1780: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1780: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x201  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1850: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1850: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x201  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1860: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1860: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1860: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1880: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1880: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x301  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1900: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1900: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x301  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1910: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1910: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1910: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1930: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1930: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1960: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1960: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1970: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1970: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x669f88d6873d92c1f5a000abf92c4d77fa7fc38089e722027b8e33fea93aaf6e28e46ff9a455a548627d391825e348540e87ccc00804ced94bdf676c29e11422(remain)  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1970: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1990: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1990: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x501  LOOKUP=HIT  Access to IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x5  DAT=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2030: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2030: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  sureq_op=SUREQ_RD  sureq_addr=0x501  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2040: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2040: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x5(remain)  DATA: 0xeda5792f8d0dc9a0689f476dbde3c0979743774611d5d03e7681a2cb7a88fdf1faebe2dd7c148db1f66a676e675c3c8b3f9beaf178be7be5e5b14a2d2454f4a(remain)  EVICT_WAY=0x1 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2040: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2060: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2060: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x601  LOOKUP=HIT  Access to IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x6  DAT=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2090: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2090: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  sureq_op=SUREQ_RD  sureq_addr=0x601  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2100: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2100: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x6(remain)  DATA: 0xdc16cfb7e20ec28b92f7032b660b8ca65227320475b718ab4f1ca3f5ec254361fd80bf02820cc066c99157a55d4630060caef1be50b25efc058faee237ce1fb1(remain)  EVICT_WAY=0x3 <-- 0x1  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2100: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2120: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2120: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x701  LOOKUP=HIT  Access to IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x7  DAT=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2160: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2160: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  sureq_op=SUREQ_RD  sureq_addr=0x701  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2170: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2170: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x7(remain)  DATA: 0xa23666ae3fb382c7f6a213ee24db4c6ec6f8685f66328b5ac613ea91fe0be9758c478e3c06d18867b44f4b150ddbcbb1eb5deb664c22e4b52126ab82e208fc2e(remain)  EVICT_WAY=0x0 <-- 0x3  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2170: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 2215: uvm_test_top [repl_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 2215: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 2215: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=25.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 2215: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=33.333333
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  168
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    22
# [PASS_CDREQ]    12
# [PASS_SUREQ]     8
# [Questa UVM]     2
# [REC_CDREQ]    12
# [REC_SUREQ]     8
# [RNTST]     1
# [SB]    99
# [UVMTOP]     1
# [repl_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2215 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 20:35:49 on Jun 23,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 62
sed 's/^#//' run_dir/repl_test_c.log > tmp.log && mv tmp.log run_dir/repl_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/repl_test_c.log
mkdir -p run_dir wave_dir cov_metrics
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+THESIS_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:35:49 on Jun 23,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+THESIS_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 20:35:50 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+THESIS_REPL +define+HAS_SB -l run_dir/mesi_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:35:50 on Jun 23,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+THESIS_REPL" "+define+HAS_SB" -l run_dir/mesi_test_c.log 
-- Compiling package cache_pkg
** Warning: ../../rtl/topchip/cache_mem.sv(5): (vlog-13233) Design unit "cache_mem_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 20:35:51 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=mesi_test_c \
			-sv_seed random \
			-coverage \
			-novopt \
			 \
			-wlf wave_dir/mesi_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/mesi_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=mesi_test_c" -sv_seed random -coverage -novopt -wlf wave_dir/mesi_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" 
# Start time: 20:35:52 on Jun 23,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 95102882
#  log -r /*
#  coverage save -onexit cov_metrics/mesi_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(374): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(603): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(619): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test mesi_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(442): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(432): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               mesi_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [mesi_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 130: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 200: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 240: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 240: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  cursp_rsp=CURSP_OKAY  cursp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 250: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 250: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4 <-- 0x0  DATA=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 250: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 270: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 270: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 340: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 340: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 350: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 350: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4(remain)  DATA=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 350: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 370: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 370: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 390: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 470: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 530: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 530: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 540: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 540: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 540: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 560: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 560: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 620: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 690: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 750: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 750: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b  cursp_rsp=CURSP_OKAY  cursp_data=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 760: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 760: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b <-- 0xc4ae8f233f290861698e4cddfe977c8dcfb364a6728eee064068cff1d22bff14e3c16384bcf49532dde3d1f63791db6afe71d796ecc6cf704b8a07edf5b4f12c  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 760: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 780: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 780: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 800: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 800: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 810: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 810: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 810: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 830: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 830: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 860: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 860: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 870: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 870: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6 <-- 0xd86b4b4bcbac46643e70dbde4a9f6f20a32c107a2553f557fda41ea478df40a8d844eae81c04cb086066d219524c5e18dcf768512f69e6d94c28133213c5d36b  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 870: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 890: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 890: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 950: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 950: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 960: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 960: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x4(remain)  DATA=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 960: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 980: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 980: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1000: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1000: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1010: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1010: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1010: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1030: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1030: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1070: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1070: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1080: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1080: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1080: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1100: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1100: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1150: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1210: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1260: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1340: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1360: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1360: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1370: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1370: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400 <-- 0x2aa0d51bb797fa46c451f3c485308c7fb24020011af642817e127c12ad90fc80b018070d7a74bb9a47c2dad310ecdcef1a549138aea349e65d228605f173d0b6  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1370: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1390: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1390: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1460: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1460: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1470: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1470: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED(remain)  TAG: 0x4(remain)  DATA: 0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1470: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1490: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1490: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1510: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1560: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1570: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1570: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1580: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1580: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1580: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1600: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1600: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1650: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1680: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x7476b52bba870fcc9d048044a381096ee860e94056ae6bddfc0ecd7ae09e8015175b2180f81618b9bf4302d9d40db89d91da3064e3a6abe02d32b75b802aa338  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1710: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7476b52bba870fcc9d048044a381096ee860e94056ae6bddfc0ecd7ae09e8015175b2180f81618b9bf4302d9d40db89d91da3064e3a6abe02d32b75b802aa338  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1710: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x7476b52bba870fcc9d048044a381096ee860e94056ae6bddfc0ecd7ae09e8015175b2180f81618b9bf4302d9d40db89d91da3064e3a6abe02d32b75b802aa338  cursp_rsp=CURSP_OKAY  cursp_data=0x7476b52bba870fcc9d048044a381096ee860e94056ae6bddfc0ecd7ae09e8015175b2180f81618b9bf4302d9d40db89d91da3064e3a6abe02d32b75b802aa338  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1720: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1720: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x4(remain)  DATA=0x7476b52bba870fcc9d048044a381096ee860e94056ae6bddfc0ecd7ae09e8015175b2180f81618b9bf4302d9d40db89d91da3064e3a6abe02d32b75b802aa338 <-- 0x65f86bb22770e4fcb16ff5a4ae79883334ce9f250714407d4a123c84b923209ef4788f0d9f4e54cf014b62986ab2130a593cdfb584dbe3b77869509fe95c3400  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1720: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1740: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1740: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x7476b52bba870fcc9d048044a381096ee860e94056ae6bddfc0ecd7ae09e8015175b2180f81618b9bf4302d9d40db89d91da3064e3a6abe02d32b75b802aa338
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1770: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RFO  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1800: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1840: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1920: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1970: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1970: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_RFO  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1980: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b <-- 0x7476b52bba870fcc9d048044a381096ee860e94056ae6bddfc0ecd7ae09e8015175b2180f81618b9bf4302d9d40db89d91da3064e3a6abe02d32b75b802aa338  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1980: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2000: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2000: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2020: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2050: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2070: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2070: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  cursp_rsp=CURSP_OKAY  cursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2080: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2080: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x4(remain)  DATA=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8 <-- 0x65f18d2234c10f2075ac379d244f8351ca6561eef9136bc2901fa562775bd02cb74cc68c27ce33a0fdecada92737edafe33564cd6fda52eb65502683a5dd691b  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2080: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2100: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2100: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2170: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2170: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2180: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2180: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x4(remain)  DATA=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2180: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2200: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2200: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2270: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2340: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2360: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2360: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2370: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2370: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2370: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2390: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2390: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2450: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2510: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2540: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2570: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2630: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2630: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2640: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2640: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592 <-- 0x7c9f0f41d273710b153772b0e2c59b0c87fa24654071e32577067305975c0a2f20081c85124defb734bdb10314c1cfb12921aa6c5edb7734e4c819712b1b9fa8  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2640: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2660: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2660: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2680: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2750: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2800: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2800: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2810: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2810: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2810: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2830: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2830: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2880: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2920: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2970: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2970: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc  cursp_rsp=CURSP_OKAY  cursp_data=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2980: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc <-- 0xd0052f76293bc31432f44dd9cec0ed5bed80c6b6be848972fa312d35e6a5d24c3562f8124613077acbdecc7b1f7b2abd31ab00e95b19d117bf5f845b9b7ec592  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2980: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3000: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3000: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3030: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3030: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3040: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3040: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3040: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3060: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3060: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3110: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3140: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3180: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3180: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3190: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3190: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3190: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3210: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3210: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3240: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3240: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3250: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3250: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52 <-- 0x69a7f4eae9084402eb8b924b8cced0e398aaed92bbd98b92ae3da22a6388598a5188ed55a94fb9afe44ad6c2d4590527560653b41b2c990c04d3da837a0190dc  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3250: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3270: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3270: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3330: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3330: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3340: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3340: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3340: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3360: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3360: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3400: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3400: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3410: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3410: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a <-- 0x5b8406784957943d258515e1aa88d448472ad627553f716f4b22c66dd61778966249e29542f86a94a8f6312644a6a2ebf101b971054c5083f4cce9901e150c52  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3410: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3430: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3430: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3500: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3560: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3570: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3620: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3660: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3660: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3670: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3670: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MODIFIED  TAG: 0x4(remain)  DATA: 0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3670: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3690: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3690: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3750: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3750: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3760: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3760: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3760: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3780: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3780: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3840: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3840: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3850: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3850: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3850: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3870: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3870: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3900: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3900: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3910: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3910: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3910: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3930: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3930: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3970: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4030: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4080: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4080: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d  cursp_rsp=CURSP_OKAY  cursp_data=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4090: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4090: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d <-- 0xcf988d59f8654f911b6f81cfe656e4867d64454a55debcaa7551e5a52486504bbf2e37841b944be3322813e3a3e50795bf2fa2a000c4aafbfd60432965d0b72a  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4090: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4110: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4110: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4150: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4150: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4160: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4160: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4160: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4180: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4180: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4250: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4250: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4260: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4260: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03 <-- 0x31ea3bf5d36b552c5628cf8656bb4034d6d57d08fb9243d1577e7e498c23652d81a5b9c93b9ec2395ad01eab8f7a9bb3ebc9eaa14c75f586f808e6c442e54a5d  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4260: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 4280: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 4280: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4310: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4370: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4390: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 4390: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4400: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 4400: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MODIFIED  TAG: 0x4(remain)  DATA: 0x81db944cf3e70c90d8ee3ba88c4cd2af4d8cca5c54fb08cb848413a8e15bbf4c7f99f133065d78ccef2d55d5aae30307ccb16fd9fd96f6b6941d08415d440b03(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 4400: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 4445: uvm_test_top [mesi_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 4445: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 4445: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=100.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 4445: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=100.000000
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  283
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    35
# [PASS_CDREQ]    20
# [PASS_SUREQ]    13
# [Questa UVM]     2
# [REC_CDREQ]    20
# [REC_SUREQ]    13
# [RNTST]     1
# [SB]   175
# [UVMTOP]     1
# [mesi_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4445 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 20:35:58 on Jun 23,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 66
sed 's/^#//' run_dir/mesi_test_c.log > tmp.log && mv tmp.log run_dir/mesi_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/mesi_test_c.log
mkdir -p run_dir wave_dir cov_metrics
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+THESIS_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:35:59 on Jun 23,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+THESIS_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 20:36:00 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+THESIS_REPL +define+HAS_SB -l run_dir/repl_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 20:36:00 on Jun 23,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+THESIS_REPL" "+define+HAS_SB" -l run_dir/repl_test_c.log 
-- Compiling package cache_pkg
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 20:36:01 on Jun 23,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=repl_test_c \
			-sv_seed random \
			-coverage \
			-novopt \
			 \
			-wlf wave_dir/repl_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/repl_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=repl_test_c" -sv_seed random -coverage -novopt -wlf wave_dir/repl_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" 
# Start time: 20:36:02 on Jun 23,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 1894459594
#  log -r /*
#  coverage save -onexit cov_metrics/repl_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(374): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(603): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(619): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test repl_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(442): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(432): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(375): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               repl_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(451): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(453): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(454): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(455): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(456): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(461): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(462): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(612): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(295): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(290): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [repl_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 110: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 170: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 240: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 240: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694  cursp_rsp=CURSP_OKAY  cursp_data=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 250: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 250: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x0(remain)  DATA=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 250: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 270: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 270: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 330: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 360: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 410: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 410: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  cursp_rsp=CURSP_OKAY  cursp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 420: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 420: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x1 <-- 0x0  DATA=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 420: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 440: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 440: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 500: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 530: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 570: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 570: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  cursp_rsp=CURSP_OKAY  cursp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 580: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 580: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x2 <-- 0x0  DATA=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 580: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 600: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 600: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 620: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 700: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 740: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 740: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  cursp_rsp=CURSP_OKAY  cursp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 750: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 750: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x3 <-- 0x0  DATA=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 750: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 770: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 770: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 820: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 820: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 830: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 830: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 850: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 850: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 910: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 910: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 920: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 920: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x1(remain)  DATA=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 920: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 940: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 940: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 970: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 970: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 980: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x2(remain)  DATA=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 980: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1000: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1000: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1050: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1050: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1060: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1060: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x3(remain)  DATA=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1060: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1080: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1080: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1100: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1140: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xd00cc1a9271286786b0d3f56bad0ac494a86f71ac4b0ca36abdba914ab4ebb792a234274f7e30da065996fa9bdf7686a0359b01004cd5f9a94f32a3e7cb64006  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1160: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xd00cc1a9271286786b0d3f56bad0ac494a86f71ac4b0ca36abdba914ab4ebb792a234274f7e30da065996fa9bdf7686a0359b01004cd5f9a94f32a3e7cb64006  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1160: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xd00cc1a9271286786b0d3f56bad0ac494a86f71ac4b0ca36abdba914ab4ebb792a234274f7e30da065996fa9bdf7686a0359b01004cd5f9a94f32a3e7cb64006  cursp_rsp=CURSP_OKAY  cursp_data=0xd00cc1a9271286786b0d3f56bad0ac494a86f71ac4b0ca36abdba914ab4ebb792a234274f7e30da065996fa9bdf7686a0359b01004cd5f9a94f32a3e7cb64006  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1170: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1170: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4 <-- 0x0  DATA=0xd00cc1a9271286786b0d3f56bad0ac494a86f71ac4b0ca36abdba914ab4ebb792a234274f7e30da065996fa9bdf7686a0359b01004cd5f9a94f32a3e7cb64006 <-- 0xc18fd2da400f8cbacafd85a0478d85de7f8f93da4b5dd3e5748c1925f1d6a7703e51e3e492f408a59b11d33e6d3668a580d2d215e249ce2f91a0f5068bbdd694  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1170: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1190: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1190: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x501  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xd00cc1a9271286786b0d3f56bad0ac494a86f71ac4b0ca36abdba914ab4ebb792a234274f7e30da065996fa9bdf7686a0359b01004cd5f9a94f32a3e7cb64006
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1230: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1270: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x3707dc9e1b552251b392449435cc589d61c95dfe1667ceec42e71537373ca3ec70a2ad1eab2070b8c9b09cbd021a100d5eda4840d1d6dc5ff4442a018bb5abf4  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1330: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x3707dc9e1b552251b392449435cc589d61c95dfe1667ceec42e71537373ca3ec70a2ad1eab2070b8c9b09cbd021a100d5eda4840d1d6dc5ff4442a018bb5abf4  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1330: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x501  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x3707dc9e1b552251b392449435cc589d61c95dfe1667ceec42e71537373ca3ec70a2ad1eab2070b8c9b09cbd021a100d5eda4840d1d6dc5ff4442a018bb5abf4  cursp_rsp=CURSP_OKAY  cursp_data=0x3707dc9e1b552251b392449435cc589d61c95dfe1667ceec42e71537373ca3ec70a2ad1eab2070b8c9b09cbd021a100d5eda4840d1d6dc5ff4442a018bb5abf4  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1340: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1340: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x5 <-- 0x4  DATA=0x3707dc9e1b552251b392449435cc589d61c95dfe1667ceec42e71537373ca3ec70a2ad1eab2070b8c9b09cbd021a100d5eda4840d1d6dc5ff4442a018bb5abf4 <-- 0xd00cc1a9271286786b0d3f56bad0ac494a86f71ac4b0ca36abdba914ab4ebb792a234274f7e30da065996fa9bdf7686a0359b01004cd5f9a94f32a3e7cb64006  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1340: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1360: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1360: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x601  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x5  DAT=0x3707dc9e1b552251b392449435cc589d61c95dfe1667ceec42e71537373ca3ec70a2ad1eab2070b8c9b09cbd021a100d5eda4840d1d6dc5ff4442a018bb5abf4
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1400: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1480: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xf7a76bcadf28d068c1a0bdad7735727cba18214a6a2285080ebd1e0b6e39c708f35b0c04b62703ca5ab23c080f5488b4c6a7ecc16c01d0168a31f9937962dd59  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1530: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xf7a76bcadf28d068c1a0bdad7735727cba18214a6a2285080ebd1e0b6e39c708f35b0c04b62703ca5ab23c080f5488b4c6a7ecc16c01d0168a31f9937962dd59  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1530: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x601  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xf7a76bcadf28d068c1a0bdad7735727cba18214a6a2285080ebd1e0b6e39c708f35b0c04b62703ca5ab23c080f5488b4c6a7ecc16c01d0168a31f9937962dd59  cursp_rsp=CURSP_OKAY  cursp_data=0xf7a76bcadf28d068c1a0bdad7735727cba18214a6a2285080ebd1e0b6e39c708f35b0c04b62703ca5ab23c080f5488b4c6a7ecc16c01d0168a31f9937962dd59  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1540: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1540: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x6 <-- 0x5  DATA=0xf7a76bcadf28d068c1a0bdad7735727cba18214a6a2285080ebd1e0b6e39c708f35b0c04b62703ca5ab23c080f5488b4c6a7ecc16c01d0168a31f9937962dd59 <-- 0x3707dc9e1b552251b392449435cc589d61c95dfe1667ceec42e71537373ca3ec70a2ad1eab2070b8c9b09cbd021a100d5eda4840d1d6dc5ff4442a018bb5abf4  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1540: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1560: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1560: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x701  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x6  DAT=0xf7a76bcadf28d068c1a0bdad7735727cba18214a6a2285080ebd1e0b6e39c708f35b0c04b62703ca5ab23c080f5488b4c6a7ecc16c01d0168a31f9937962dd59
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1580: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1650: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1720: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1720: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x701  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6  cursp_rsp=CURSP_OKAY  cursp_data=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1730: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1730: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x7 <-- 0x6  DATA=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6 <-- 0xf7a76bcadf28d068c1a0bdad7735727cba18214a6a2285080ebd1e0b6e39c708f35b0c04b62703ca5ab23c080f5488b4c6a7ecc16c01d0168a31f9937962dd59  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1730: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1750: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1750: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x1  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0xx  ST=  TAG=0xx  DAT=0xx
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1820: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1820: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=  IDX=0x1  WAY=0xx  sureq_op=SUREQ_RD  sureq_addr=0x1  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=x
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1830: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1830: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1850: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1850: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x101  LOOKUP=HIT  Access to IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1890: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1890: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  sureq_op=SUREQ_RD  sureq_addr=0x101  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1900: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1900: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x1(remain)  DATA: 0x9914855e4be5da5ce029501dc734ba28ea96a223c0e24d37cc8f22cbf9b2c56af9283f76f55b7328445419abd1898837c882cd8d91d483bb32d112a13f955782(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1900: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1920: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1920: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x201  LOOKUP=HIT  Access to IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1970: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1970: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  sureq_op=SUREQ_RD  sureq_addr=0x201  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1980: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x2(remain)  DATA: 0x941d0877adcb94142cd22c622beb31f2a70ab98bb4abf5995702c8575383ccfbd082f11edba0dcbb52b574df4534bbb35a47e5dd5b77483dc178648b1aaedf47(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1980: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2000: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2000: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x301  LOOKUP=HIT  Access to IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2040: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2040: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  sureq_op=SUREQ_RD  sureq_addr=0x301  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2050: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2050: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x3(remain)  DATA: 0x4cf843ba45bcf734a2c7d75b863713acade0fb65380df13a8de5d72d189a20f1f28ea95c7cbde223865481fdd73881a3027ab1486240c6c2558dea5b1103166e(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2050: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2070: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2070: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2140: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2140: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2150: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2150: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2150: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2170: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2170: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x501  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2230: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2230: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x501  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2240: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2240: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2240: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2260: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2260: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x601  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2320: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2320: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x601  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2330: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2330: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2330: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2350: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2350: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x701  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x7  DAT=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2380: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2380: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x701  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2390: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2390: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x7(remain)  DATA: 0x7123a46c34837996da010e3992b5ada86ee1e12599667b44f57492a1613e7d86e78831b3b2e2e518f927fefc12811a916472f13aa0b51c9c4d41027cc37e90b6(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2390: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 2435: uvm_test_top [repl_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 2435: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 2435: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=25.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 2435: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=33.333333
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  168
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    22
# [PASS_CDREQ]    12
# [PASS_SUREQ]     8
# [Questa UVM]     2
# [REC_CDREQ]    12
# [REC_SUREQ]     8
# [RNTST]     1
# [SB]    99
# [UVMTOP]     1
# [repl_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2435 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 20:36:08 on Jun 23,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 66
sed 's/^#//' run_dir/repl_test_c.log > tmp.log && mv tmp.log run_dir/repl_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/repl_test_c.log
