Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_hls/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c2ddc4fbf5dc471284fc01098ba4e217 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ripplecarry_tb_behav xil_defaultlib.Ripplecarry_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_addr
Compiling module xil_defaultlib.full_addr
Compiling module xil_defaultlib.Ripplecarry
Compiling module xil_defaultlib.Ripplecarry_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ripplecarry_tb_behav
