Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 06:24:49 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_77/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.566       -5.504                     16                 1183       -0.034       -0.364                     19                 1183        1.725        0.000                       0                  1184  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.566       -5.504                     16                 1183       -0.034       -0.364                     19                 1183        1.725        0.000                       0                  1184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           16  Failing Endpoints,  Worst Slack       -0.566ns,  Total Violation       -5.504ns
Hold  :           19  Failing Endpoints,  Worst Slack       -0.034ns,  Total Violation       -0.364ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.805ns (39.696%)  route 2.742ns (60.303%))
  Logic Levels:           18  (CARRY8=10 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 5.311 - 4.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.000ns, distribution 0.786ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.000ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, estimated)     0.786     1.732    demux/CLK
    SLICE_X113Y500       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y500       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.810 r  demux/sel_reg[3]/Q
                         net (fo=53, estimated)       0.351     2.161    demux/sel[3]
    SLICE_X114Y500       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[7])
                                                      0.198     2.359 f  demux/sel_reg[8]_i_6/O[7]
                         net (fo=40, estimated)       0.188     2.547    demux/sel_reg[0]_0[7]
    SLICE_X114Y501       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     2.663 f  demux/sel[8]_i_224/O
                         net (fo=1, estimated)        0.206     2.869    demux/sel[8]_i_224_n_0
    SLICE_X114Y496       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.952 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, estimated)        0.026     2.978    demux/sel_reg[8]_i_196_n_0
    SLICE_X114Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.055 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, estimated)       0.305     3.360    demux_n_10
    SLICE_X113Y499       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     3.476 r  sel[8]_i_101/O
                         net (fo=17, estimated)       0.175     3.651    sel[8]_i_101_n_0
    SLICE_X113Y497       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.702 r  sel[8]_i_147/O
                         net (fo=1, routed)           0.021     3.723    demux/sel[8]_i_73_0[1]
    SLICE_X113Y497       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.884 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     3.910    demux/sel_reg[8]_i_81_n_0
    SLICE_X113Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.986 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.247     4.233    demux_n_89
    SLICE_X112Y497       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.101     4.334 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.162     4.496    sel[8]_i_32_n_0
    SLICE_X112Y497       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.545 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.556    demux/sel[8]_i_25_0[5]
    SLICE_X112Y497       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.711 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     4.737    demux/sel_reg[8]_i_19_n_0
    SLICE_X112Y498       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.793 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, estimated)        0.319     5.112    demux_n_104
    SLICE_X112Y499       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     5.244 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, estimated)        0.174     5.418    sel_reg[8]_i_18_n_13
    SLICE_X112Y500       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.453 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     5.464    demux/sel_reg[5]_0[4]
    SLICE_X112Y500       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.619 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     5.645    demux/sel_reg[8]_i_4_n_0
    SLICE_X112Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.721 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, estimated)       0.255     5.976    demux/sel_reg[8]_i_5_n_14
    SLICE_X113Y501       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     6.014 r  demux/sel[3]_i_2/O
                         net (fo=4, estimated)        0.154     6.168    demux/sel[3]_i_2_n_0
    SLICE_X113Y500       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.220 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.059     6.279    demux/sel20_in[3]
    SLICE_X113Y500       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, estimated)     0.655     5.311    demux/CLK
    SLICE_X113Y500       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.413     5.723    
                         clock uncertainty           -0.035     5.688    
    SLICE_X113Y500       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.713    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 demux/genblk1[233].z_reg[233][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[233].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.058ns (42.336%)  route 0.079ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.649ns (routing 0.000ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.000ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, estimated)     0.649     1.305    demux/CLK
    SLICE_X115Y507       FDRE                                         r  demux/genblk1[233].z_reg[233][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y507       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.363 r  demux/genblk1[233].z_reg[233][2]/Q
                         net (fo=1, estimated)        0.079     1.442    genblk1[233].reg_in/D[2]
    SLICE_X116Y507       FDRE                                         r  genblk1[233].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, estimated)     0.791     1.737    genblk1[233].reg_in/CLK
    SLICE_X116Y507       FDRE                                         r  genblk1[233].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.324     1.414    
    SLICE_X116Y507       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.476    genblk1[233].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y510  genblk1[216].reg_in/reg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X119Y484  demux/genblk1[103].z_reg[103][0]/C



