// Seed: 1142385063
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    input wor id_6,
    output wand id_7,
    input uwire id_8,
    output wire id_9,
    output wor id_10,
    output supply1 id_11,
    input wor id_12,
    input wand id_13,
    input uwire id_14,
    output wor id_15,
    input tri0 id_16,
    output uwire id_17,
    input tri0 id_18
);
  assign id_9 = id_18;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0
    , id_30,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wire id_10,
    input tri id_11,
    output supply1 id_12,
    output tri id_13,
    inout supply1 id_14,
    output uwire id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri0 id_18,
    output supply1 id_19,
    input supply0 id_20,
    output uwire id_21,
    input tri id_22,
    input wire id_23,
    input tri0 id_24,
    input wor id_25,
    input supply0 id_26,
    input tri1 id_27,
    input supply1 id_28
);
  assign id_15 = 1;
  logic id_31;
  wire  id_32;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_27,
      id_3,
      id_9,
      id_5,
      id_20,
      id_19,
      id_14,
      id_12,
      id_14,
      id_18,
      id_25,
      id_5,
      id_8,
      id_19,
      id_5,
      id_1,
      id_23
  );
endmodule
