# Umamaheswarareddy gandluru 

**Aspiring ASIC Design Engineer | ECE Undergraduate | RTL & Digital Design Enthusiast**

---

## ğŸ‘¨â€ğŸ’» About Me

Iâ€™m an Electronics and Communication Engineering student with a strong interest in **Digital VLSI Design** and **ASIC development**. Iâ€™m currently focused on building skills in **Verilog HDL**, designing RTL-based systems, and implementing them on FPGA boards like **Artix-7**.


## ğŸ”§ Skills

- **Languages**: Verilog HDL, C (basic)
- **Tools**: Xilinx Vivado.
- **Hardware**: Edge Artix-7 FPGA board


## ğŸ“‚ Projects

- **Ultrasonic Sensor-Based Room Occupancy Counter**  
  A Verilog-based system using two HC-SR04 ultrasonic sensors to detect entry/exit and display remaining room capacity on a 2-digit 7-segment display (implemented on Edge Artix-7 FPGA).

- **Finite State Machine Projects (RTL)**  
  Basic FSM designs like traffic light controller, vending machine logic, and sequence detectors.

> More projects are under development as I continue exploring FPGA-based RTL design.



## ğŸ“« Contact

- ğŸ“§ Email: gandlureumamaheswarareddy@gmail.com
- ğŸ”— LinkedIn: https://www.linkedin.com/in/umamaheswarareddy-gandluru-01509727b?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app

