#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 16 00:22:27 2019
# Process ID: 12452
# Current directory: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19812 C:\Users\kamra\OneDrive\Documents\GitHub\ENES247Kamran\lab4-PriorityEncoders_ROM\4ROMpattern\4ROMpattern.xpr
# Log file: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/vivado.log
# Journal file: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern'
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.ip_user_files', nor could it be found using path 'C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VivadoXilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 751.371 ; gain = 123.016
exit
INFO: [Common 17-206] Exiting Vivreset_run synth_1
launch_runs synth_1 -jobs 12
[Sat Mar 16 00:49:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sat Mar 16 00:50:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 16 00:51:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 800.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBD5A
set_property PROGRAM.FILE {C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.runs/impl_1/rom_16_3_behavior.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.runs/impl_1/rom_16_3_behavior.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sat Mar 16 00:55:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.runs/synth_1/runme.log
save_project_as 5ROMMultiply C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply'
launch_runs impl_1 -jobs 12
[Sat Mar 16 00:56:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 16 00:57:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.runs/impl_1/rom_16_3_behavior.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sat Mar 16 01:21:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sat Mar 16 01:22:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 16 01:23:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.runs/impl_1/rom_16_3_behavior.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: rom_16_3_behavior
WARNING: [Synth 8-2611] redeclaration of ansi port lt is not allowed [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:15]
WARNING: [Synth 8-2611] redeclaration of ansi port eq is not allowed [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:15]
WARNING: [Synth 8-2611] redeclaration of ansi port ca is not allowed [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:15]
WARNING: [Synth 8-2611] redeclaration of ansi port gt is not allowed [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1864.910 ; gain = 75.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom_16_3_behavior' [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:6]
INFO: [Synth 8-3876] $readmem data file 'ROM_16_3_behavior.txt' is read successfully [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:26]
INFO: [Synth 8-6155] done synthesizing module 'rom_16_3_behavior' (1#1) [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.031 ; gain = 114.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.031 ; gain = 114.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.031 ; gain = 114.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2299.898 ; gain = 510.945
7 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2299.898 ; gain = 510.945
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab4-PriorityEncoders_ROM/ROM2BitMultiply/5ROMMultiply/5ROMMultiply.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'rom_16_3_behavior'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2303.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 2761.535 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2761.535 ; gain = 0.000
Generating merged BMM file for the design top 'rom_16_3_behavior'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 16 01:44:26 2019...
