============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 18:18:49 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project game.prj"
RUN-6001 WARNING: File ../../al_ip/pll.v already exists in IP ../../al_ip/pll.ipc, it will be removed from project.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(63)
HDL-1007 : analyze verilog file ../../sources/rtl/top.v
HDL-1007 : analyze verilog file ../../sources/rtl/key/key.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/decode.v
HDL-1007 : analyze included file ../../sources/rtl/mcu/parameter.vh in ../../sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file '../../sources/rtl/mcu/decode.v' in ../../sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file ../../sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file ../../sources/rtl/vga/vga.v
RUN-1001 : Project manager successfully analyzed 19 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/game_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net vga_clk_dup_1 driven by BUFG (816 clock/control pins, 2 other pins).
SYN-4019 : Net clk_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1585 instances
RUN-0007 : 605 luts, 792 seqs, 91 mslices, 51 lslices, 37 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1846 nets
RUN-1001 : 1165 nets have 2 pins
RUN-1001 : 501 nets have [3 - 5] pins
RUN-1001 : 121 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     460     
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |     77      
RUN-1001 :   Yes  |  No   |  No   |     211     
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |     44      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  19   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 24
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1583 instances, 605 luts, 792 seqs, 142 slices, 25 macros(142 instances: 91 mslices 51 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6782, tnet num: 1822, tinst num: 1583, tnode num: 8829, tedge num: 10612.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.292117s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 417107
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1583.
PHY-3001 : End clustering;  0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 292099, overlap = 9
PHY-3002 : Step(2): len = 248864, overlap = 4.5
PHY-3002 : Step(3): len = 152779, overlap = 11.25
PHY-3002 : Step(4): len = 142785, overlap = 11.25
PHY-3002 : Step(5): len = 121215, overlap = 9
PHY-3002 : Step(6): len = 109109, overlap = 11.25
PHY-3002 : Step(7): len = 100180, overlap = 11.25
PHY-3002 : Step(8): len = 98419.3, overlap = 11.25
PHY-3002 : Step(9): len = 77161.9, overlap = 9
PHY-3002 : Step(10): len = 71987.9, overlap = 9
PHY-3002 : Step(11): len = 69107.9, overlap = 9
PHY-3002 : Step(12): len = 65351.6, overlap = 9
PHY-3002 : Step(13): len = 60189.6, overlap = 11.25
PHY-3002 : Step(14): len = 57579.6, overlap = 11.25
PHY-3002 : Step(15): len = 52881.2, overlap = 9.375
PHY-3002 : Step(16): len = 50101.7, overlap = 9.875
PHY-3002 : Step(17): len = 49807.5, overlap = 12.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000257026
PHY-3002 : Step(18): len = 60099.8, overlap = 14.9375
PHY-3002 : Step(19): len = 60106.7, overlap = 14.9375
PHY-3002 : Step(20): len = 57488.5, overlap = 10.6562
PHY-3002 : Step(21): len = 55966.8, overlap = 12.9062
PHY-3002 : Step(22): len = 55455.6, overlap = 12.9062
PHY-3002 : Step(23): len = 55721.5, overlap = 12.9062
PHY-3002 : Step(24): len = 54978, overlap = 6.21875
PHY-3002 : Step(25): len = 54794.1, overlap = 6.3125
PHY-3002 : Step(26): len = 53984.5, overlap = 10.8125
PHY-3002 : Step(27): len = 53872.1, overlap = 10.9062
PHY-3002 : Step(28): len = 53668.1, overlap = 13.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000514051
PHY-3002 : Step(29): len = 53931.9, overlap = 13.5625
PHY-3002 : Step(30): len = 53988.2, overlap = 11.4062
PHY-3002 : Step(31): len = 53981.7, overlap = 11.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0010281
PHY-3002 : Step(32): len = 53835.7, overlap = 11.4062
PHY-3002 : Step(33): len = 53777.3, overlap = 11.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007768s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (201.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025815s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114973
PHY-3002 : Step(34): len = 55597.1, overlap = 11.5312
PHY-3002 : Step(35): len = 56352.3, overlap = 10.2188
PHY-3002 : Step(36): len = 52007.3, overlap = 10.4062
PHY-3002 : Step(37): len = 51705.6, overlap = 12.3438
PHY-3002 : Step(38): len = 51440.3, overlap = 18.4688
PHY-3002 : Step(39): len = 46682.7, overlap = 20.3438
PHY-3002 : Step(40): len = 45936.5, overlap = 21.0312
PHY-3002 : Step(41): len = 45726.1, overlap = 21.7812
PHY-3002 : Step(42): len = 43574.7, overlap = 20.25
PHY-3002 : Step(43): len = 44045.5, overlap = 20.4062
PHY-3002 : Step(44): len = 42800.5, overlap = 18.125
PHY-3002 : Step(45): len = 41821.6, overlap = 18.5625
PHY-3002 : Step(46): len = 41387.4, overlap = 17.5625
PHY-3002 : Step(47): len = 40455.8, overlap = 13.6875
PHY-3002 : Step(48): len = 39038, overlap = 10.5625
PHY-3002 : Step(49): len = 39405.7, overlap = 9.71875
PHY-3002 : Step(50): len = 37701.6, overlap = 10.0938
PHY-3002 : Step(51): len = 37863.8, overlap = 10.8438
PHY-3002 : Step(52): len = 37523.6, overlap = 13
PHY-3002 : Step(53): len = 36535.1, overlap = 12.9375
PHY-3002 : Step(54): len = 36328.3, overlap = 14.4375
PHY-3002 : Step(55): len = 36312.2, overlap = 15.75
PHY-3002 : Step(56): len = 35880.8, overlap = 16.75
PHY-3002 : Step(57): len = 36207.8, overlap = 18.6562
PHY-3002 : Step(58): len = 36438.9, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000229946
PHY-3002 : Step(59): len = 35651.3, overlap = 18.3438
PHY-3002 : Step(60): len = 35806.1, overlap = 18.25
PHY-3002 : Step(61): len = 35872.7, overlap = 18.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000459892
PHY-3002 : Step(62): len = 35422.9, overlap = 18.3438
PHY-3002 : Step(63): len = 35676.1, overlap = 18.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025747s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25393e-05
PHY-3002 : Step(64): len = 36515.3, overlap = 43.7812
PHY-3002 : Step(65): len = 36974.8, overlap = 42.2812
PHY-3002 : Step(66): len = 37119.2, overlap = 34.9688
PHY-3002 : Step(67): len = 37080.4, overlap = 32.75
PHY-3002 : Step(68): len = 37230.9, overlap = 32.5
PHY-3002 : Step(69): len = 37000.1, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.50785e-05
PHY-3002 : Step(70): len = 36925.3, overlap = 30.9688
PHY-3002 : Step(71): len = 37067.9, overlap = 30.1562
PHY-3002 : Step(72): len = 37183.8, overlap = 30.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.0157e-05
PHY-3002 : Step(73): len = 37547.4, overlap = 29.1562
PHY-3002 : Step(74): len = 37795, overlap = 29.1562
PHY-3002 : Step(75): len = 37972.1, overlap = 29.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180314
PHY-3002 : Step(76): len = 37880.4, overlap = 29.6562
PHY-3002 : Step(77): len = 37930.6, overlap = 29.9688
PHY-3002 : Step(78): len = 37970.1, overlap = 30.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6782, tnet num: 1822, tinst num: 1583, tnode num: 8829, tedge num: 10612.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 84.19 peak overflow 3.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1846.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40680, over cnt = 179(0%), over = 740, worst = 20
PHY-1001 : End global iterations;  0.085495s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.7%)

PHY-1001 : Congestion index: top1 = 37.56, top5 = 21.02, top10 = 13.21, top15 = 9.40.
PHY-1001 : End incremental global routing;  0.152007s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (113.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034369s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.209650s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (104.3%)

OPT-1001 : Current memory(MB): used = 168, reserve = 143, peak = 168.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1265/1846.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40680, over cnt = 179(0%), over = 740, worst = 20
PHY-1002 : len = 45888, over cnt = 118(0%), over = 235, worst = 18
PHY-1002 : len = 47776, over cnt = 33(0%), over = 66, worst = 8
PHY-1002 : len = 48488, over cnt = 8(0%), over = 11, worst = 3
PHY-1002 : len = 48672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118936s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (118.2%)

PHY-1001 : Congestion index: top1 = 34.01, top5 = 21.52, top10 = 14.49, top15 = 10.52.
OPT-1001 : End congestion update;  0.167870s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (111.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025094s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.193050s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (113.3%)

OPT-1001 : Current memory(MB): used = 169, reserve = 144, peak = 169.
OPT-1001 : End physical optimization;  0.690951s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (104.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 605 LUT to BLE ...
SYN-4008 : Packed 605 LUT and 309 SEQ to BLE.
SYN-4003 : Packing 483 remaining SEQ's ...
SYN-4005 : Packed 220 SEQ with LUT/SLICE
SYN-4006 : 108 single LUT's are left
SYN-4006 : 263 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 868/1056 primitive instances ...
PHY-3001 : End packing;  0.074507s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 665 instances
RUN-1001 : 310 mslices, 309 lslices, 37 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1564 nets
RUN-1001 : 889 nets have 2 pins
RUN-1001 : 494 nets have [3 - 5] pins
RUN-1001 : 118 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 663 instances, 619 slices, 25 macros(142 instances: 91 mslices 51 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 38817.6, Over = 44.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5800, tnet num: 1540, tinst num: 663, tnode num: 7328, tedge num: 9639.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.326104s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (95.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.94242e-05
PHY-3002 : Step(79): len = 37796.4, overlap = 42
PHY-3002 : Step(80): len = 37918.3, overlap = 41.5
PHY-3002 : Step(81): len = 37635.9, overlap = 45.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.88485e-05
PHY-3002 : Step(82): len = 37853, overlap = 45.25
PHY-3002 : Step(83): len = 38033.3, overlap = 46
PHY-3002 : Step(84): len = 38160.6, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117697
PHY-3002 : Step(85): len = 38758.4, overlap = 47.25
PHY-3002 : Step(86): len = 38895, overlap = 47.75
PHY-3002 : Step(87): len = 39195.7, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088661s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (282.0%)

PHY-3001 : Trial Legalized: Len = 54581.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028673s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000563738
PHY-3002 : Step(88): len = 48298.5, overlap = 7.5
PHY-3002 : Step(89): len = 45706.1, overlap = 15.5
PHY-3002 : Step(90): len = 42144.1, overlap = 19
PHY-3002 : Step(91): len = 41661.5, overlap = 20
PHY-3002 : Step(92): len = 41617.5, overlap = 19.75
PHY-3002 : Step(93): len = 41267.6, overlap = 20.75
PHY-3002 : Step(94): len = 41136.2, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00112748
PHY-3002 : Step(95): len = 41117.5, overlap = 22
PHY-3002 : Step(96): len = 41109.9, overlap = 21.25
PHY-3002 : Step(97): len = 41098.8, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00225495
PHY-3002 : Step(98): len = 41158.1, overlap = 20.5
PHY-3002 : Step(99): len = 41172.5, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005933s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47615.6, Over = 0
PHY-3001 : End spreading;  0.005799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 47615.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5800, tnet num: 1540, tinst num: 663, tnode num: 7328, tedge num: 9639.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 37/1564.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52320, over cnt = 134(0%), over = 219, worst = 6
PHY-1002 : len = 53560, over cnt = 50(0%), over = 61, worst = 3
PHY-1002 : len = 54208, over cnt = 8(0%), over = 10, worst = 3
PHY-1002 : len = 54336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159672s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (107.6%)

PHY-1001 : Congestion index: top1 = 30.52, top5 = 21.14, top10 = 15.61, top15 = 11.72.
PHY-1001 : End incremental global routing;  0.220299s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (106.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034789s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.278424s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (101.0%)

OPT-1001 : Current memory(MB): used = 173, reserve = 148, peak = 174.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1350/1564.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 54336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005671s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (275.5%)

PHY-1001 : Congestion index: top1 = 30.52, top5 = 21.14, top10 = 15.61, top15 = 11.72.
OPT-1001 : End congestion update;  0.060877s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022669s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.083695s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (112.0%)

OPT-1001 : Current memory(MB): used = 173, reserve = 148, peak = 174.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1350/1564.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 54336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005921s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (263.9%)

PHY-1001 : Congestion index: top1 = 30.52, top5 = 21.14, top10 = 15.61, top15 = 11.72.
PHY-1001 : End incremental global routing;  0.058140s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032286s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1350/1564.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 54336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.52, top5 = 21.14, top10 = 15.61, top15 = 11.72.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022790s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.103448
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.898312s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (106.1%)

RUN-1003 : finish command "place" in  4.425166s wall, 5.703125s user + 2.093750s system = 7.796875s CPU (176.2%)

RUN-1004 : used memory is 161 MB, reserved memory is 136 MB, peak memory is 174 MB
RUN-1002 : start command "export_db game_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 665 instances
RUN-1001 : 310 mslices, 309 lslices, 37 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1564 nets
RUN-1001 : 889 nets have 2 pins
RUN-1001 : 494 nets have [3 - 5] pins
RUN-1001 : 118 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5800, tnet num: 1540, tinst num: 663, tnode num: 7328, tedge num: 9639.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 310 mslices, 309 lslices, 37 pads, 3 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 52152, over cnt = 134(0%), over = 218, worst = 6
PHY-1002 : len = 53416, over cnt = 52(0%), over = 63, worst = 3
PHY-1002 : len = 53936, over cnt = 19(0%), over = 24, worst = 3
PHY-1002 : len = 54232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151198s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (124.0%)

PHY-1001 : Congestion index: top1 = 30.26, top5 = 21.09, top10 = 15.57, top15 = 11.68.
PHY-1001 : End global routing;  0.206939s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (128.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 190, reserve = 165, peak = 198.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net vga_clk_dup_1 will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 450, reserve = 429, peak = 450.
PHY-1001 : End build detailed router design. 4.001323s wall, 3.984375s user + 0.015625s system = 4.000000s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.318283s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (98.2%)

PHY-1001 : Current memory(MB): used = 482, reserve = 462, peak = 482.
PHY-1001 : End phase 1; 0.323797s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (96.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 827 net; 0.613690s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.8%)

PHY-1022 : len = 108896, over cnt = 73(0%), over = 73, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 484, reserve = 464, peak = 484.
PHY-1001 : End initial routed; 0.981204s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (132.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1390(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.362027s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 486, reserve = 466, peak = 486.
PHY-1001 : End phase 2; 1.343309s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (123.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 108896, over cnt = 73(0%), over = 73, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.006633s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (235.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 108752, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.112069s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 108952, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.026717s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 108968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.016909s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1390(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.371130s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 30 feed throughs used by 23 nets
PHY-1001 : End commit to database; 0.160973s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.8%)

PHY-1001 : Current memory(MB): used = 498, reserve = 478, peak = 498.
PHY-1001 : End phase 3; 0.863328s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (103.2%)

PHY-1003 : Routed, final wirelength = 108968
PHY-1001 : Current memory(MB): used = 499, reserve = 479, peak = 499.
PHY-1001 : End export database. 0.007963s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.765819s wall, 7.046875s user + 0.046875s system = 7.093750s CPU (104.8%)

RUN-1003 : finish command "route" in  7.400771s wall, 7.718750s user + 0.046875s system = 7.765625s CPU (104.9%)

RUN-1004 : used memory is 456 MB, reserved memory is 435 MB, peak memory is 499 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20BG256***

IO Statistics
#IO                        37
  #input                    8
  #output                  29
  #inout                    0

Utilization Statistics
#lut                      921   out of  19600    4.70%
#reg                      816   out of  19600    4.16%
#le                      1184
  #lut only               368   out of   1184   31.08%
  #reg only               263   out of   1184   22.21%
  #lut&reg                553   out of   1184   46.71%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.12%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#pad                       37   out of    188   19.68%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet          Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf    GCLK               pll                u_pll/pll_inst.clkc0    470
#2        clk_dup_1         GeneralRouting     io                 clk_syn_2.di            1


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk          INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
    key[5]         INPUT        G12        LVCMOS25          N/A          PULLUP      NONE    
    key[4]         INPUT        H16        LVCMOS25          N/A           N/A        NONE    
    key[3]         INPUT        J13        LVCMOS25          N/A          PULLUP      NONE    
    key[2]         INPUT        F12        LVCMOS25          N/A           N/A        NONE    
    key[1]         INPUT        J16        LVCMOS25          N/A           N/A        NONE    
    key[0]         INPUT        H14        LVCMOS25          N/A          PULLUP      NONE    
      rx           INPUT        F16        LVCMOS25          N/A          PULLUP      NONE    
      led         OUTPUT         M3        LVCMOS25           8            NONE       NONE    
      tx          OUTPUT        E16        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
    vga_hs        OUTPUT         J3        LVCMOS25           8            NONE       NONE    
  vga_rgb[23]     OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_rgb[22]     OUTPUT         L3        LVCMOS25           8            NONE       NONE    
  vga_rgb[21]     OUTPUT         M2        LVCMOS25           8            NONE       NONE    
  vga_rgb[20]     OUTPUT         M1        LVCMOS25           8            NONE       NONE    
  vga_rgb[19]     OUTPUT         L4        LVCMOS25           8            NONE       NONE    
  vga_rgb[18]     OUTPUT         K5        LVCMOS25           8            NONE       NONE    
  vga_rgb[17]     OUTPUT         K3        LVCMOS25           8            NONE       NONE    
  vga_rgb[16]     OUTPUT         K6        LVCMOS25           8            NONE       NONE    
  vga_rgb[15]     OUTPUT         H5        LVCMOS25           8            NONE       NONE    
  vga_rgb[14]     OUTPUT         H1        LVCMOS25           8            NONE       NONE    
  vga_rgb[13]     OUTPUT         J6        LVCMOS25           8            NONE       NONE    
  vga_rgb[12]     OUTPUT         H3        LVCMOS25           8            NONE       NONE    
  vga_rgb[11]     OUTPUT         J1        LVCMOS25           8            NONE       NONE    
  vga_rgb[10]     OUTPUT         K1        LVCMOS25           8            NONE       NONE    
  vga_rgb[9]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
  vga_rgb[8]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_rgb[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
  vga_rgb[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
  vga_rgb[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
  vga_rgb[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
  vga_rgb[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
  vga_rgb[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
  vga_rgb[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
  vga_rgb[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_vs        OUTPUT         J4        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------+
|Instance      |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------+
|top           |top     |1184   |785     |136     |816     |3       |1       |
|  u_bus       |bus     |14     |14      |0       |12      |0       |0       |
|  u_cpu       |cpu     |594    |469     |40      |404     |0       |1       |
|    u_alu     |alu     |132    |117     |15      |44      |0       |1       |
|    u_debug   |debug   |108    |53      |11      |81      |0       |0       |
|    u_decode  |decode  |57     |49      |0       |56      |0       |0       |
|    u_execute |execute |195    |171     |0       |154     |0       |0       |
|    u_fetch   |fetch   |60     |44      |7       |44      |0       |0       |
|    u_timer   |timer   |42     |35      |7       |25      |0       |0       |
|  u_key       |key     |39     |21      |0       |39      |0       |0       |
|  u_pll       |pll     |0      |0       |0       |0       |0       |0       |
|  u_ram       |ram     |12     |12      |0       |8       |0       |0       |
|  u_rom       |rom     |0      |0       |0       |0       |1       |0       |
|  u_uart      |uart    |278    |148     |18      |233     |0       |0       |
|    u_uart_rx |uart_rx |81     |48      |9       |57      |0       |0       |
|    u_uart_tx |uart_tx |68     |39      |9       |49      |0       |0       |
|    u_ubus    |ubus    |129    |61      |0       |127     |0       |0       |
|  u_vga       |vga     |125    |68      |53      |43      |0       |0       |
|  u_vram      |vram    |104    |44      |16      |73      |2       |0       |
+----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       851   
    #2         2       355   
    #3         3        97   
    #4         4        42   
    #5        5-10     127   
    #6       11-50      51   
  Average     2.49           

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid game_inst.bid"
RUN-1002 : start command "bitgen -bit game.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 663
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1564, pip num: 11762
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 30
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 866 valid insts, and 34545 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit" in  2.985313s wall, 13.031250s user + 0.062500s system = 13.093750s CPU (438.6%)

RUN-1004 : used memory is 467 MB, reserved memory is 451 MB, peak memory is 613 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_181849.log"
