

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:40:27 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_22 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.840 us|  0.840 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 41 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 42 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add20414_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add20414_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add27416_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add27416_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add33718_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add33718_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add301_120_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add301_120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add239_122_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add239_122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add371_124_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add371_124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r = alloca i64 1" [d3.cpp:11]   --->   Operation 49 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 50 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 51 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 52 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 54 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 55 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 56 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 59 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 66 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 68 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 9"   --->   Operation 69 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 70 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 71 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 71 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 72 '%mul16 = mul i32 %arg1_r_load, i32 38'
ST_13 : Operation 72 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_load, i32 38"   --->   Operation 72 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 8"   --->   Operation 75 'getelementptr' 'arg1_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [2/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_2"   --->   Operation 76 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 4.09>
ST_17 : Operation 77 [1/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_2"   --->   Operation 77 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 78 '%mul45 = mul i32 %arg1_r_load_2, i32 19'
ST_17 : Operation 78 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_load_2, i32 19"   --->   Operation 78 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 1" [d3.cpp:50]   --->   Operation 81 'getelementptr' 'arg1_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [2/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_4" [d3.cpp:50]   --->   Operation 82 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 0.67>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 0" [d3.cpp:50]   --->   Operation 83 'getelementptr' 'arg1_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [2/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_3" [d3.cpp:50]   --->   Operation 84 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 85 [1/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_4" [d3.cpp:50]   --->   Operation 85 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_addr_6 = getelementptr i32 %arg1_r, i64 0, i64 7" [d3.cpp:50]   --->   Operation 86 'getelementptr' 'arg1_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 87 [2/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_6" [d3.cpp:50]   --->   Operation 87 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 0.67>
ST_22 : Operation 88 [1/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_3" [d3.cpp:50]   --->   Operation 88 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 2" [d3.cpp:50]   --->   Operation 89 'getelementptr' 'arg1_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [2/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_5" [d3.cpp:50]   --->   Operation 90 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 91 [1/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_6" [d3.cpp:50]   --->   Operation 91 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_addr_8 = getelementptr i32 %arg1_r, i64 0, i64 6" [d3.cpp:50]   --->   Operation 92 'getelementptr' 'arg1_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [2/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_8" [d3.cpp:50]   --->   Operation 93 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 94 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 94 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 95 [1/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_5" [d3.cpp:50]   --->   Operation 95 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_addr_7 = getelementptr i32 %arg1_r, i64 0, i64 3" [d3.cpp:50]   --->   Operation 96 'getelementptr' 'arg1_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 97 [2/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_7" [d3.cpp:50]   --->   Operation 97 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 98 [1/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_8" [d3.cpp:50]   --->   Operation 98 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_addr_10 = getelementptr i32 %arg1_r, i64 0, i64 5" [d3.cpp:50]   --->   Operation 99 'getelementptr' 'arg1_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [2/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_10" [d3.cpp:50]   --->   Operation 100 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 101 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 102 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 3"   --->   Operation 103 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 104 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 105 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 105 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 106 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 106 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 107 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 107 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 24 <SV = 23> <Delay = 4.09>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 108 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 109 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 110 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 111 [1/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_7" [d3.cpp:50]   --->   Operation 111 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_addr_9 = getelementptr i32 %arg1_r, i64 0, i64 4" [d3.cpp:50]   --->   Operation 112 'getelementptr' 'arg1_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [2/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_9" [d3.cpp:50]   --->   Operation 113 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 114 [1/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_10" [d3.cpp:50]   --->   Operation 114 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : [1/1] (0.57ns)   --->   Input mux for Operation 115 '%mul219 = mul i32 %arg1_r_load_6, i32 38'
ST_24 : Operation 115 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_load_6, i32 38" [d3.cpp:50]   --->   Operation 115 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.57ns)   --->   Input mux for Operation 116 '%mul244 = mul i32 %arg1_r_load_8, i32 19'
ST_24 : Operation 116 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_load_8, i32 19" [d3.cpp:50]   --->   Operation 116 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4"   --->   Operation 117 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.57ns)   --->   Input mux for Operation 118 '%mul316 = mul i32 %arg1_r_load_10, i32 38'
ST_24 : Operation 118 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_load_10, i32 38" [d3.cpp:50]   --->   Operation 118 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 119 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 120 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 121 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 121 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 122 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 122 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 123 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 123 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 124 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 124 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 125 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 125 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 126 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 126 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 25 <SV = 24> <Delay = 6.67>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 127 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 128 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_load_3" [d3.cpp:50]   --->   Operation 129 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_load, i32 1" [d3.cpp:50]   --->   Operation 130 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 131 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 132 '%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1'
ST_25 : Operation 132 [1/1] (2.59ns)   --->   "%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 132 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 133 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 133 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg1_r_load_4" [d3.cpp:50]   --->   Operation 134 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_load_2, i32 1" [d3.cpp:50]   --->   Operation 135 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 136 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 137 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3'
ST_25 : Operation 137 [1/1] (2.59ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3" [d3.cpp:50]   --->   Operation 137 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg1_r_load_5" [d3.cpp:50]   --->   Operation 138 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_load_6, i32 1" [d3.cpp:50]   --->   Operation 139 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 140 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 141 '%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_4'
ST_25 : Operation 141 [1/1] (2.59ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 141 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg1_r_load_7" [d3.cpp:50]   --->   Operation 142 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_load_8, i32 1" [d3.cpp:50]   --->   Operation 143 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 144 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 145 '%mul_ln50_3 = mul i64 %zext_ln50_7, i64 %zext_ln50_6'
ST_25 : Operation 145 [1/1] (2.59ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_7, i64 %zext_ln50_6" [d3.cpp:50]   --->   Operation 145 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_9" [d3.cpp:50]   --->   Operation 146 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg1_r_load_9" [d3.cpp:50]   --->   Operation 147 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_load_10, i32 1" [d3.cpp:50]   --->   Operation 148 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 149 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 150 '%mul_ln50_4 = mul i64 %zext_ln50_9, i64 %zext_ln50_8'
ST_25 : Operation 150 [1/1] (2.59ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_9, i64 %zext_ln50_8" [d3.cpp:50]   --->   Operation 150 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50_3" [d3.cpp:50]   --->   Operation 151 'add' 'add_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 152 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_1 = add i64 %add_ln50, i64 %arr_1_load" [d3.cpp:50]   --->   Operation 152 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_2 = add i64 %mul_ln50, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 153 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 154 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 154 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %add_ln50_1" [d3.cpp:50]   --->   Operation 155 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 156 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (1.08ns)   --->   "%add_ln50_4 = add i64 %add_ln50_3, i64 %add_ln50_1" [d3.cpp:50]   --->   Operation 157 'add' 'add_ln50_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 158 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_load_2"   --->   Operation 159 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 160 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_25 : Operation 160 [1/1] (2.59ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 160 'mul' 'mul157' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 161 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 162 '%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_3'
ST_25 : Operation 162 [1/1] (2.59ns)   --->   "%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_3" [d3.cpp:60]   --->   Operation 162 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 163 '%mul_ln61 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_25 : Operation 163 [1/1] (2.59ns)   --->   "%mul_ln61 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d3.cpp:61]   --->   Operation 163 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 164 '%mul_ln62 = mul i64 %zext_ln50_7, i64 %zext_ln50'
ST_25 : Operation 164 [1/1] (2.59ns)   --->   "%mul_ln62 = mul i64 %zext_ln50_7, i64 %zext_ln50" [d3.cpp:62]   --->   Operation 164 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 165 '%mul_ln64 = mul i64 %zext_ln50_9, i64 %zext_ln50'
ST_25 : Operation 165 [1/1] (2.59ns)   --->   "%mul_ln64 = mul i64 %zext_ln50_9, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 165 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_load_6, i32 2" [d3.cpp:60]   --->   Operation 166 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 167 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 168 '%mul_ln60_1 = mul i64 %zext_ln60, i64 %zext_ln50_2'
ST_25 : Operation 168 [1/1] (2.59ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60, i64 %zext_ln50_2" [d3.cpp:60]   --->   Operation 168 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 169 '%mul_ln61_1 = mul i64 %zext_ln50_7, i64 %zext_ln50_2'
ST_25 : Operation 169 [1/1] (2.59ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln50_7, i64 %zext_ln50_2" [d3.cpp:61]   --->   Operation 169 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_load_9, i32 1" [d3.cpp:64]   --->   Operation 170 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 171 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 172 '%mul_ln64_1 = mul i64 %zext_ln64, i64 %zext_ln50_2'
ST_25 : Operation 172 [1/1] (2.59ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln64, i64 %zext_ln50_2" [d3.cpp:64]   --->   Operation 172 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 173 '%mul_ln60_2 = mul i64 %zext_ln50_7, i64 %zext_ln50_4'
ST_25 : Operation 173 [1/1] (2.59ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln50_7, i64 %zext_ln50_4" [d3.cpp:60]   --->   Operation 173 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 174 '%mul_ln61_2 = mul i64 %zext_ln50_9, i64 %zext_ln50_4'
ST_25 : Operation 174 [1/1] (2.59ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln50_9, i64 %zext_ln50_4" [d3.cpp:61]   --->   Operation 174 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 175 '%mul_ln62_2 = mul i64 %zext_ln64, i64 %zext_ln50_4'
ST_25 : Operation 175 [1/1] (2.59ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln64, i64 %zext_ln50_4" [d3.cpp:62]   --->   Operation 175 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_load_7, i32 1" [d3.cpp:64]   --->   Operation 176 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 177 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 178 '%mul_ln64_2 = mul i64 %zext_ln64_1, i64 %zext_ln50_4'
ST_25 : Operation 178 [1/1] (2.59ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln64_1, i64 %zext_ln50_4" [d3.cpp:64]   --->   Operation 178 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_load_10, i32 2" [d3.cpp:60]   --->   Operation 179 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 180 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 181 '%mul_ln60_3 = mul i64 %zext_ln60_1, i64 %zext_ln50_6'
ST_25 : Operation 181 [1/1] (2.59ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln60_1, i64 %zext_ln50_6" [d3.cpp:60]   --->   Operation 181 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 182 '%mul_ln61_3 = mul i64 %zext_ln64, i64 %zext_ln50_6'
ST_25 : Operation 182 [1/1] (2.59ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln64, i64 %zext_ln50_6" [d3.cpp:61]   --->   Operation 182 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 183 '%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln50_6'
ST_25 : Operation 183 [1/1] (2.59ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln50_6" [d3.cpp:62]   --->   Operation 183 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 184 '%mul202 = mul i64 %zext_ln50_8, i64 %zext_ln50_8'
ST_25 : Operation 184 [1/1] (2.59ns)   --->   "%mul202 = mul i64 %zext_ln50_8, i64 %zext_ln50_8" [d3.cpp:50]   --->   Operation 184 'mul' 'mul202' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_load"   --->   Operation 185 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 186 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_25 : Operation 186 [1/1] (2.59ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 186 'mul' 'mul211' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_load_8" [d3.cpp:50]   --->   Operation 187 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219" [d3.cpp:50]   --->   Operation 188 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 189 '%mul221 = mul i64 %conv216, i64 %conv220'
ST_25 : Operation 189 [1/1] (2.59ns)   --->   "%mul221 = mul i64 %conv216, i64 %conv220" [d3.cpp:50]   --->   Operation 189 'mul' 'mul221' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 190 '%mul229 = mul i64 %zext_ln64_1, i64 %zext_ln50'
ST_25 : Operation 190 [1/1] (2.59ns)   --->   "%mul229 = mul i64 %zext_ln64_1, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 190 'mul' 'mul229' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%empty_26 = shl i32 %arg1_r_load_5, i32 1" [d3.cpp:50]   --->   Operation 191 'shl' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_26" [d3.cpp:50]   --->   Operation 192 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 193 '%mul237 = mul i64 %conv236, i64 %zext_ln50_2'
ST_25 : Operation 193 [1/1] (2.59ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 193 'mul' 'mul237' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244" [d3.cpp:50]   --->   Operation 194 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 195 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_25 : Operation 195 [1/1] (2.59ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216" [d3.cpp:50]   --->   Operation 195 'mul' 'mul246' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 196 '%mul254 = mul i64 %conv236, i64 %zext_ln50'
ST_25 : Operation 196 [1/1] (2.59ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 196 'mul' 'mul254' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%empty_27 = shl i32 %arg1_r_load_4, i32 1" [d3.cpp:50]   --->   Operation 197 'shl' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_27" [d3.cpp:50]   --->   Operation 198 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 199 '%mul262 = mul i64 %conv261, i64 %zext_ln50_2'
ST_25 : Operation 199 [1/1] (2.59ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 199 'mul' 'mul262' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_load_10" [d3.cpp:50]   --->   Operation 200 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219" [d3.cpp:50]   --->   Operation 201 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%arg1_r_load_11_cast = zext i32 %arg1_r_load_10" [d3.cpp:50]   --->   Operation 202 'zext' 'arg1_r_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.67ns)   --->   Input mux for Operation 203 '%mul2721018 = mul i63 %mul219_cast, i63 %arg1_r_load_11_cast'
ST_25 : Operation 203 [1/1] (2.74ns)   --->   "%mul2721018 = mul i63 %mul219_cast, i63 %arg1_r_load_11_cast" [d3.cpp:50]   --->   Operation 203 'mul' 'mul2721018' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721018, i1 0" [d3.cpp:50]   --->   Operation 204 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244" [d3.cpp:50]   --->   Operation 205 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.67ns)   --->   Input mux for Operation 206 '%mul282916 = mul i63 %mul244_cast, i63 %arg1_r_load_11_cast'
ST_25 : Operation 206 [1/1] (2.74ns)   --->   "%mul282916 = mul i63 %mul244_cast, i63 %arg1_r_load_11_cast" [d3.cpp:50]   --->   Operation 206 'mul' 'mul282916' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul282916, i1 0" [d3.cpp:50]   --->   Operation 207 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 208 '%mul290 = mul i64 %conv261, i64 %zext_ln50'
ST_25 : Operation 208 [1/1] (2.59ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 208 'mul' 'mul290' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 209 '%mul299 = mul i64 %zext_ln50_8, i64 %conv220'
ST_25 : Operation 209 [1/1] (2.59ns)   --->   "%mul299 = mul i64 %zext_ln50_8, i64 %conv220" [d3.cpp:50]   --->   Operation 209 'mul' 'mul299' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%arg1_r_load_10_cast = zext i32 %arg1_r_load_9" [d3.cpp:50]   --->   Operation 210 'zext' 'arg1_r_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.67ns)   --->   Input mux for Operation 211 '%mul309814 = mul i63 %mul244_cast, i63 %arg1_r_load_10_cast'
ST_25 : Operation 211 [1/1] (2.74ns)   --->   "%mul309814 = mul i63 %mul244_cast, i63 %arg1_r_load_10_cast" [d3.cpp:50]   --->   Operation 211 'mul' 'mul309814' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul309814, i1 0" [d3.cpp:50]   --->   Operation 212 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316" [d3.cpp:50]   --->   Operation 213 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 214 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_25 : Operation 214 [1/1] (2.59ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266" [d3.cpp:50]   --->   Operation 214 'mul' 'mul318' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 215 '%mul325 = mul i64 %zext_ln50, i64 %zext_ln50'
ST_25 : Operation 215 [1/1] (2.59ns)   --->   "%mul325 = mul i64 %zext_ln50, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 215 'mul' 'mul325' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%arg1_r_load_8_cast = zext i32 %arg1_r_load_7" [d3.cpp:50]   --->   Operation 216 'zext' 'arg1_r_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.67ns)   --->   Input mux for Operation 217 '%mul335712 = mul i63 %mul219_cast, i63 %arg1_r_load_8_cast'
ST_25 : Operation 217 [1/1] (2.74ns)   --->   "%mul335712 = mul i63 %mul219_cast, i63 %arg1_r_load_8_cast" [d3.cpp:50]   --->   Operation 217 'mul' 'mul335712' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul335712, i1 0" [d3.cpp:50]   --->   Operation 218 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 219 '%mul344 = mul i64 %zext_ln64, i64 %zext_ln50'
ST_25 : Operation 219 [1/1] (2.59ns)   --->   "%mul344 = mul i64 %zext_ln64, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 219 'mul' 'mul344' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%empty_28 = shl i32 %arg1_r_load_7, i32 2" [d3.cpp:50]   --->   Operation 220 'shl' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_28" [d3.cpp:50]   --->   Operation 221 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 222 '%mul353 = mul i64 %conv352, i64 %zext_ln50_2'
ST_25 : Operation 222 [1/1] (2.59ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 222 'mul' 'mul353' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 223 '%mul360 = mul i64 %zext_ln50_4, i64 %zext_ln50_4'
ST_25 : Operation 223 [1/1] (2.59ns)   --->   "%mul360 = mul i64 %zext_ln50_4, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 223 'mul' 'mul360' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_load_6" [d3.cpp:50]   --->   Operation 224 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 225 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_25 : Operation 225 [1/1] (2.59ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364" [d3.cpp:50]   --->   Operation 225 'mul' 'mul369' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %arr_load, i64 %mul_ln60_1" [d3.cpp:60]   --->   Operation 226 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i64 %mul_ln60_2, i64 %mul_ln60_3" [d3.cpp:60]   --->   Operation 227 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 228 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i64 %add_ln60_1, i64 %mul_ln60" [d3.cpp:60]   --->   Operation 228 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_3 = add i64 %add_ln60_2, i64 %add_ln60" [d3.cpp:60]   --->   Operation 229 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 230 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 230 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 231 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61, i64 %mul_ln61_3" [d3.cpp:61]   --->   Operation 231 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 232 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_1, i64 %mul_ln61_2" [d3.cpp:61]   --->   Operation 232 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 233 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 234 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 235 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_1" [d3.cpp:61]   --->   Operation 236 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_1, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 237 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 238 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 238 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 239 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %mul157, i64 %mul_ln62" [d3.cpp:62]   --->   Operation 239 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (1.08ns)   --->   "%add_ln62_2 = add i64 %mul_ln62_3, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 240 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 241 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 242 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i64 %add_ln62_2, i64 %add_ln62" [d3.cpp:62]   --->   Operation 243 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [1/1] (0.95ns)   --->   "%add_ln62_4 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 244 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 245 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 245 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64_2, i64 %mul_ln64" [d3.cpp:64]   --->   Operation 246 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 247 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 247 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 248 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 249 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 249 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 250 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 250 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 251 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 251 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 252 [2/2] (0.42ns)   --->   "%call_ln106 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_load_4, i64 %arr_1_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul254, i64 %mul262, i64 %mul2, i64 %mul246, i64 %mul5, i64 %mul325, i64 %mul318, i64 %mul4, i64 %mul369, i64 %mul360, i64 %mul344, i64 %mul353, i64 %mul299, i64 %mul290, i64 %mul3, i64 %mul229, i64 %mul237, i64 %mul221, i64 %add371_124_loc, i64 %add239_122_loc, i64 %add301_120_loc, i64 %add33718_loc, i64 %add27416_loc, i64 %add20414_loc" [d3.cpp:106]   --->   Operation 252 'call' 'call_ln106' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.91>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %arg1_r_load_4" [d3.cpp:62]   --->   Operation 253 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln50_4" [d3.cpp:62]   --->   Operation 254 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.67ns)   --->   Input mux for Operation 255 '%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1'
ST_26 : Operation 255 [1/1] (2.74ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1" [d3.cpp:62]   --->   Operation 255 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 256 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 257 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i63 %mul_ln62_1" [d3.cpp:62]   --->   Operation 258 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %arr_load_1" [d3.cpp:62]   --->   Operation 259 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i64 %add_ln62_1, i64 %shl_ln3" [d3.cpp:62]   --->   Operation 260 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 261 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %add_ln62_5, i64 %arr_load_1" [d3.cpp:62]   --->   Operation 261 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 262 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 262 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_1_load_2" [d3.cpp:64]   --->   Operation 263 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_1_load_2, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 264 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 265 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 266 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 266 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 267 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i3 %arr_addr_1" [d3.cpp:63]   --->   Operation 267 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 268 [1/2] (0.67ns)   --->   "%call_ln106 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_load_4, i64 %arr_1_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul254, i64 %mul262, i64 %mul2, i64 %mul246, i64 %mul5, i64 %mul325, i64 %mul318, i64 %mul4, i64 %mul369, i64 %mul360, i64 %mul344, i64 %mul353, i64 %mul299, i64 %mul290, i64 %mul3, i64 %mul229, i64 %mul237, i64 %mul221, i64 %add371_124_loc, i64 %add239_122_loc, i64 %add301_120_loc, i64 %add33718_loc, i64 %add27416_loc, i64 %add20414_loc" [d3.cpp:106]   --->   Operation 268 'call' 'call_ln106' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.09>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln62_2, i1 0" [d3.cpp:62]   --->   Operation 269 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "%add371_124_loc_load = load i64 %add371_124_loc"   --->   Operation 270 'load' 'add371_124_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%add239_122_loc_load = load i64 %add239_122_loc"   --->   Operation 271 'load' 'add239_122_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%add301_120_loc_load = load i64 %add301_120_loc"   --->   Operation 272 'load' 'add301_120_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%add33718_loc_load = load i64 %add33718_loc"   --->   Operation 273 'load' 'add33718_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%add27416_loc_load = load i64 %add27416_loc"   --->   Operation 274 'load' 'add27416_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27416_loc_load, i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 275 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 276 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33718_loc_load, i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 276 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 277 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add301_120_loc_load, i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 277 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 278 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add239_122_loc_load, i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 278 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33718_loc_load" [d3.cpp:113]   --->   Operation 279 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33718_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 280 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln1" [d3.cpp:113]   --->   Operation 281 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add301_120_loc_load" [d3.cpp:113]   --->   Operation 282 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33718_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 283 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add301_120_loc_load" [d3.cpp:113]   --->   Operation 284 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 285 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 286 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27416_loc_load" [d3.cpp:113]   --->   Operation 287 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 288 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27416_loc_load" [d3.cpp:113]   --->   Operation 289 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 290 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 291 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add239_122_loc_load" [d3.cpp:113]   --->   Operation 292 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 293 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add239_122_loc_load" [d3.cpp:113]   --->   Operation 294 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 295 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 296 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add371_124_loc_load" [d3.cpp:113]   --->   Operation 297 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 298 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add371_124_loc_load" [d3.cpp:113]   --->   Operation 299 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 300 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 301 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 302 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 303 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 304 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 305 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 306 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 307 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 308 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 309 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 310 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 310 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 311 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 311 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 312 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 312 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 313 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 313 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_s" [d3.cpp:118]   --->   Operation 314 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 315 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 315 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i26 %add_ln62_4, i26 %trunc_ln3" [d3.cpp:119]   --->   Operation 316 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 317 [1/1] (0.95ns)   --->   "%add_ln119_2 = add i26 %trunc_ln62_3, i26 %trunc_ln113_8" [d3.cpp:119]   --->   Operation 317 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 318 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_2, i26 %add_ln119_1" [d3.cpp:119]   --->   Operation 318 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 319 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%add20414_loc_load = load i64 %add20414_loc"   --->   Operation 320 'load' 'add20414_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add371_124_loc_load, i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 321 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 322 [1/1] (0.67ns)   --->   "%store_ln77 = store i64 %add20414_loc_load, i3 %arr_addr" [d3.cpp:77]   --->   Operation 322 'store' 'store_ln77' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 323 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 324 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 325 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 326 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = trunc i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 327 'trunc' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 328 'partselect' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 329 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 330 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 331 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_10 = add i25 %trunc_ln50_1, i25 %trunc_ln50" [d3.cpp:113]   --->   Operation 332 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 333 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 334 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 334 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 335 'partselect' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 336 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_10" [d3.cpp:120]   --->   Operation 336 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 337 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 337 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 338 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_12, i26 %trunc_ln113_11" [d3.cpp:121]   --->   Operation 338 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 339 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %trunc_ln113_13, i25 %add_ln113_10" [d3.cpp:122]   --->   Operation 339 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 6.13>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_14" [d3.cpp:113]   --->   Operation 340 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 341 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 341 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 342 'trunc' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_15, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 343 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 344 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 345 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 346 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 347 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 348 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 348 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 349 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 350 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 351 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 352 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 352 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 353 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 354 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 355 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 355 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 356 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 357 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 357 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 358 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 358 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.63>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 359 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 360 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 361 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 361 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 362 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 362 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 363 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 363 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 364 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 365 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 365 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 366 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 366 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 0.67>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 367 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 368 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 368 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 369 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 369 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 370 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 371 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 372 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 32 <SV = 31> <Delay = 0.67>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 373 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 374 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 374 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 375 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 375 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 376 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 377 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 378 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 379 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 380 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 381 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 381 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_33 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 382 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 383 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 383 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 384 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 384 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln7" [d3.cpp:126]   --->   Operation 385 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 386 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 386 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 387 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 387 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 388 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln7, i27 %out1_w" [d3.cpp:126]   --->   Operation 388 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 389 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln7, i27 %out1_w" [d3.cpp:126]   --->   Operation 389 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 390 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 390 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 391 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 391 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 392 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 392 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 393 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 393 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 394 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 394 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 396 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 396 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 397 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 397 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 402 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 402 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 403 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [29]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [30]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr') [32]  (0.000 ns)
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [33]  (0.677 ns)

 <State 13>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [33]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [34]  (2.846 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_2') [37]  (0.000 ns)
	'load' operation ('arg1_r_load_2') on array 'arg1_r', d3.cpp:11 [38]  (0.677 ns)

 <State 17>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_2') on array 'arg1_r', d3.cpp:11 [38]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [39]  (2.846 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_4', d3.cpp:50) [50]  (0.000 ns)
	'load' operation ('arg1_r_load_4', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [51]  (0.677 ns)

 <State 21>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_3', d3.cpp:50) [43]  (0.000 ns)
	'load' operation ('arg1_r_load_3', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [44]  (0.677 ns)

 <State 22>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_3', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [44]  (0.677 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_5', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [57]  (0.677 ns)

 <State 24>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_10', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [76]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul316', d3.cpp:50) [152]  (2.846 ns)

 <State 25>: 6.678ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_9', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [73]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.823 ns)
'mul' operation ('mul_ln50_4', d3.cpp:50) [79]  (2.597 ns)
	'add' operation ('add_ln50_2', d3.cpp:50) [82]  (0.000 ns)
	'add' operation ('add_ln50_3', d3.cpp:50) [83]  (0.819 ns)
	'add' operation ('add_ln50_4', d3.cpp:50) [86]  (1.085 ns)
	'store' operation ('store_ln50', d3.cpp:50) of variable 'add_ln50_4', d3.cpp:50 on array 'arr', d3.cpp:13 [204]  (0.677 ns)

 <State 26>: 4.916ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.672 ns)
'mul' operation ('mul_ln62_1', d3.cpp:62) [101]  (2.748 ns)
	'add' operation ('add_ln62_5', d3.cpp:62) [191]  (0.000 ns)
	'add' operation ('add_ln62_3', d3.cpp:62) [192]  (0.819 ns)
	'store' operation ('store_ln63', d3.cpp:63) of variable 'add_ln62_3', d3.cpp:62 on array 'arr', d3.cpp:13 [207]  (0.677 ns)

 <State 27>: 7.094ns
The critical path consists of the following:
	'load' operation ('add301_120_loc_load') on local variable 'add301_120_loc' [211]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [226]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [231]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [236]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [241]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [245]  (1.085 ns)
	'add' operation ('add_ln119_2', d3.cpp:119) [305]  (0.955 ns)
	'add' operation ('add_ln119', d3.cpp:119) [306]  (0.715 ns)

 <State 28>: 3.255ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [253]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [258]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [263]  (1.085 ns)

 <State 29>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [266]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [273]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [278]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [281]  (0.677 ns)

 <State 30>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [288]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [290]  (0.677 ns)

 <State 31>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [298]  (0.677 ns)

 <State 32>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [309]  (0.677 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [325]  (0.000 ns)
	bus request operation ('empty_29', d3.cpp:126) on port 'mem' (d3.cpp:126) [326]  (7.300 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [328]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [328]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [328]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [328]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [328]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
