<snippet>
    <name>UVM agent</name>
    <content><![CDATA[class ${1:${TM_FILENAME/(.+)\..+|.*/$1/:name}} extends uvm_agent;

//-------------------------------------------------------------------------------
// Interface, port, fields
//-------------------------------------------------------------------------------

  /**** Discribe them in this feald ****/
  // sequencer..
  // driver..
  // monitor..

//-------------------------------------------------------------------------------
// Factory register
//-------------------------------------------------------------------------------

  `uvm_component_utils(${1})
  //`uvm_component_utils_begin(${1})
    /**** `uvm_field_* macro invocations here ****/
  //`uvm_component_utils_end

//-------------------------------------------------------------------------------
// Functions and Tasks
//-------------------------------------------------------------------------------

  // Constructor
  function new(string name = "${1}", uvm_component parent=null);
    super.new(name, parent);
  endfunction

  //-----------------------------------------------------------------------------
  // User Methods
  //-----------------------------------------------------------------------------

  /**** Discribe them in this feald ****/

  //-----------------------------------------------------------------------------
  // Build Phases
  //-----------------------------------------------------------------------------

  // build
  virtual function void build_phase(uvm_phase phase);
    // super.build_phase(phase);
    /**** Write body of this function ****/
  endfunction

  // connect
  virtual function void connect_phase(uvm_phase phase);
    // super.connect_phase(phase);
    /**** Write body of this function ****/
  endfunction

endclass]]></content>
  <tabTrigger>uvm_agent</tabTrigger>
  <scope>source.systemverilog</scope>
</snippet>
