Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 20:42:09 2024
| Host         : DESKTOP-KITILU9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCCPUSOC_Top_timing_summary_routed.rpt -rpx MCCPUSOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : MCCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1289 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1289 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1289 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4094 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.584        0.000                      0                   80        0.159        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.584        0.000                      0                   80        0.159        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.584ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.091ns (31.753%)  route 2.345ns (68.247%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.811     5.414    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  U_7SEG/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  U_7SEG/i_data_store_reg[3]/Q
                         net (fo=1, routed)           1.146     7.016    U_7SEG/i_data_store[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.140    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.352 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.199     8.551    U_7SEG/sel0[3]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.299     8.850 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.850    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.283   105.392    
                         clock uncertainty           -0.035   105.356    
    SLICE_X34Y49         FDPE (Setup_fdpe_C_D)        0.077   105.433    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.433    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 96.584    

Slack (MET) :             96.598ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.091ns (31.846%)  route 2.335ns (68.154%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.811     5.414    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  U_7SEG/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  U_7SEG/i_data_store_reg[3]/Q
                         net (fo=1, routed)           1.146     7.016    U_7SEG/i_data_store[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.140    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.352 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.189     8.541    U_7SEG/sel0[3]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.299     8.840 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.840    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.283   105.392    
                         clock uncertainty           -0.035   105.356    
    SLICE_X34Y49         FDPE (Setup_fdpe_C_D)        0.081   105.437    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.437    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 96.598    

Slack (MET) :             96.599ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.117ns (32.266%)  route 2.345ns (67.734%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.811     5.414    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  U_7SEG/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  U_7SEG/i_data_store_reg[3]/Q
                         net (fo=1, routed)           1.146     7.016    U_7SEG/i_data_store[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.140    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.352 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.199     8.551    U_7SEG/sel0[3]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.325     8.876 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.876    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.283   105.392    
                         clock uncertainty           -0.035   105.356    
    SLICE_X34Y49         FDPE (Setup_fdpe_C_D)        0.118   105.474    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.474    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 96.599    

Slack (MET) :             96.607ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.119ns (32.399%)  route 2.335ns (67.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.811     5.414    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  U_7SEG/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  U_7SEG/i_data_store_reg[3]/Q
                         net (fo=1, routed)           1.146     7.016    U_7SEG/i_data_store[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.140    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.352 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.189     8.541    U_7SEG/sel0[3]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.327     8.868 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.868    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.283   105.392    
                         clock uncertainty           -0.035   105.356    
    SLICE_X34Y49         FDPE (Setup_fdpe_C_D)        0.118   105.474    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.474    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 96.607    

Slack (MET) :             96.611ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.091ns (31.986%)  route 2.320ns (68.014%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.811     5.414    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  U_7SEG/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  U_7SEG/i_data_store_reg[3]/Q
                         net (fo=1, routed)           1.146     7.016    U_7SEG/i_data_store[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.140    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.352 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.174     8.526    U_7SEG/sel0[3]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.299     8.825 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.825    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.283   105.392    
                         clock uncertainty           -0.035   105.356    
    SLICE_X34Y49         FDPE (Setup_fdpe_C_D)        0.079   105.435    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.435    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 96.611    

Slack (MET) :             96.621ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.120ns (32.559%)  route 2.320ns (67.441%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.811     5.414    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  U_7SEG/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  U_7SEG/i_data_store_reg[3]/Q
                         net (fo=1, routed)           1.146     7.016    U_7SEG/i_data_store[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.140    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.352 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.174     8.526    U_7SEG/sel0[3]
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.328     8.854 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.854    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.283   105.392    
                         clock uncertainty           -0.035   105.356    
    SLICE_X34Y49         FDPE (Setup_fdpe_C_D)        0.118   105.474    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.474    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 96.621    

Slack (MET) :             96.721ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.229ns (37.983%)  route 2.007ns (62.017%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.808     5.411    U_Multi/CLK
    SLICE_X45Y40         FDPE                                         r  U_Multi/disp_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.830 r  U_Multi/disp_data_reg[25]/Q
                         net (fo=1, routed)           1.042     6.872    U_Multi/disp_data[25]
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Multi/i_data_store[25]_i_8/O
                         net (fo=1, routed)           0.000     7.171    U_Multi/i_data_store[25]_i_8_n_0
    SLICE_X44Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     7.383 r  U_Multi/i_data_store_reg[25]_i_3/O
                         net (fo=1, routed)           0.964     8.347    U_Multi/i_data_store_reg[25]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.299     8.646 r  U_Multi/i_data_store[25]_i_1/O
                         net (fo=1, routed)           0.000     8.646    U_7SEG/D[25]
    SLICE_X41Y47         FDCE                                         r  U_7SEG/i_data_store_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.684   105.106    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y47         FDCE                                         r  U_7SEG/i_data_store_reg[25]/C
                         clock pessimism              0.267   105.374    
                         clock uncertainty           -0.035   105.338    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)        0.029   105.367    U_7SEG/i_data_store_reg[25]
  -------------------------------------------------------------------
                         required time                        105.367    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 96.721    

Slack (MET) :             96.724ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.091ns (33.718%)  route 2.145ns (66.282%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.808     5.411    U_Multi/CLK
    SLICE_X43Y40         FDPE                                         r  U_Multi/disp_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.456     5.867 r  U_Multi/disp_data_reg[27]/Q
                         net (fo=1, routed)           1.154     7.021    U_Multi/disp_data[27]
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.145 r  U_Multi/i_data_store[27]_i_8/O
                         net (fo=1, routed)           0.000     7.145    U_Multi/i_data_store[27]_i_8_n_0
    SLICE_X45Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     7.357 r  U_Multi/i_data_store_reg[27]_i_3/O
                         net (fo=1, routed)           0.990     8.347    U_Multi/i_data_store_reg[27]_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.299     8.646 r  U_Multi/i_data_store[27]_i_1/O
                         net (fo=1, routed)           0.000     8.646    U_7SEG/D[27]
    SLICE_X35Y46         FDCE                                         r  U_7SEG/i_data_store_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.685   105.107    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
                         clock pessimism              0.267   105.375    
                         clock uncertainty           -0.035   105.339    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031   105.370    U_7SEG/i_data_store_reg[27]
  -------------------------------------------------------------------
                         required time                        105.370    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 96.724    

Slack (MET) :             96.863ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.091ns (34.551%)  route 2.067ns (65.449%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.812     5.415    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y41         FDCE                                         r  U_7SEG/i_data_store_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  U_7SEG/i_data_store_reg[10]/Q
                         net (fo=1, routed)           0.977     6.847    U_7SEG/i_data_store[10]
    SLICE_X36Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.971    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X36Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     7.183 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.090     8.273    U_7SEG/sel0[2]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.299     8.572 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.572    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y49         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.283   105.392    
                         clock uncertainty           -0.035   105.356    
    SLICE_X34Y49         FDPE (Setup_fdpe_C_D)        0.079   105.435    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.435    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                 96.863    

Slack (MET) :             96.881ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.254ns (40.743%)  route 1.824ns (59.257%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 105.108 - 100.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.811     5.414    U_Multi/CLK
    SLICE_X39Y42         FDCE                                         r  U_Multi/disp_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  U_Multi/disp_data_reg[24]/Q
                         net (fo=1, routed)           0.831     6.664    U_Multi/disp_data[24]
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.963 r  U_Multi/i_data_store[24]_i_8/O
                         net (fo=1, routed)           0.000     6.963    U_Multi/i_data_store[24]_i_8_n_0
    SLICE_X43Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.201 r  U_Multi/i_data_store_reg[24]_i_3/O
                         net (fo=1, routed)           0.993     8.194    U_Multi/i_data_store_reg[24]_i_3_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.298     8.492 r  U_Multi/i_data_store[24]_i_1/O
                         net (fo=1, routed)           0.000     8.492    U_7SEG/D[24]
    SLICE_X37Y47         FDCE                                         r  U_7SEG/i_data_store_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.686   105.108    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
                         clock pessimism              0.267   105.376    
                         clock uncertainty           -0.035   105.340    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.032   105.372    U_7SEG/i_data_store_reg[24]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 96.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  U_7SEG/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    U_7SEG/cnt_reg[4]_i_1_n_7
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[4]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  U_7SEG/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    U_7SEG/cnt_reg[4]_i_1_n_5
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[6]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.062 r  U_7SEG/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    U_7SEG/cnt_reg[4]_i_1_n_6
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[5]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.062 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.065 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y51         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.076 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.076    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y51         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.101 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.101    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y51         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.101 r  U_7SEG/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.101    U_7SEG/cnt_reg[8]_i_1_n_6
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  U_7SEG/cnt_reg[9]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y51         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.050 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.104 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.104    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X15Y52         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y52         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y52         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.642     1.562    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.811    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.971 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.050 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.115 r  U_7SEG/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.115    U_7SEG/cnt_reg[12]_i_1_n_5
    SLICE_X15Y52         FDCE                                         r  U_7SEG/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.847     2.012    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y52         FDCE                                         r  U_7SEG/cnt_reg[14]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y52         FDCE (Hold_fdce_C_D)         0.105     1.866    U_7SEG/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y49    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y51    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y51    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y52    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y52    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y52    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y49    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y49    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y49    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y40    U_7SEG/i_data_store_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y41    U_7SEG/i_data_store_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y41    U_7SEG/i_data_store_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y41    U_7SEG/i_data_store_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y40    U_7SEG/i_data_store_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y40    U_7SEG/i_data_store_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y40    U_7SEG/i_data_store_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y40    U_7SEG/i_data_store_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y63    U_CLKDIV/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y63    U_CLKDIV/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y40    U_Multi/disp_data_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X45Y40    U_Multi/disp_data_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y40    U_Multi/disp_data_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y44    U_Multi/disp_data_reg[19]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X42Y45    U_Multi/disp_data_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y45    U_Multi/disp_data_reg[21]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X42Y45    U_Multi/disp_data_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y61    U_CLKDIV/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y63    U_CLKDIV/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y63    U_CLKDIV/clkdiv_reg[11]/C



