

================================================================
== Vitis HLS Report for 'fft_shift'
================================================================
* Date:           Thu Jun  2 15:54:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.00 ns|  2.474 ns|     4.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      395|      395|  6.320 us|  6.320 us|  396|  396|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_copy_output_fu_246  |copy_output  |      131|      131|  2.096 us|  2.096 us|  131|  131|     none|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_16_1  |       64|       64|         2|          1|          1|    64|       yes|
        |- VITIS_LOOP_22_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     108|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|      51|     232|    -|
|Memory           |        4|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     235|    -|
|Register         |        -|     -|      52|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|     103|     575|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------+---------+----+----+-----+-----+
    |        Instance        |     Module    | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------+---------------+---------+----+----+-----+-----+
    |control_s_axi_U         |control_s_axi  |        0|   0|  36|   40|    0|
    |grp_copy_output_fu_246  |copy_output    |        0|   0|  15|  192|    0|
    +------------------------+---------------+---------+----+----+-----+-----+
    |Total                   |               |        0|   0|  51|  232|    0|
    +------------------------+---------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |in_temp_r_U   |in_temp_r  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |in_temp_i_U   |in_temp_r  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |out_temp_r_U  |in_temp_r  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |out_temp_i_U  |in_temp_r  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |           |        4|  0|   0|    0|   512|  128|     4|        16384|
    +--------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_314_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln22_fu_344_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln7_fu_268_p2                    |         +|   0|  0|  15|           8|           1|
    |ap_block_state2                      |       and|   0|  0|   2|           1|           1|
    |grp_copy_output_fu_246_OUT_I_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_copy_output_fu_246_OUT_R_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_320_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln22_fu_350_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln7_fu_274_p2                   |      icmp|   0|  0|  11|           8|           9|
    |ap_block_state11                     |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1              |       xor|   0|  0|   2|           2|           1|
    |xor_ln18_fu_326_p2                   |       xor|   0|  0|   8|           7|           8|
    |xor_ln24_fu_362_p2                   |       xor|   0|  0|   8|           7|           8|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 108|          68|          54|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |IN_R_TDATA_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                     |  54|         10|    1|         10|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |  14|          3|    1|          3|
    |ap_phi_mux_i_1_phi_fu_227_p4  |   9|          2|    7|         14|
    |i_1_reg_223                   |   9|          2|    7|         14|
    |i_2_reg_235                   |   9|          2|    7|         14|
    |i_reg_212                     |   9|          2|    8|         16|
    |in_temp_i_address0            |  20|          4|    7|         28|
    |in_temp_r_address0            |  20|          4|    7|         28|
    |out_temp_i_address0           |  20|          4|    7|         28|
    |out_temp_i_ce0                |  14|          3|    1|          3|
    |out_temp_r_address0           |  20|          4|    7|         28|
    |out_temp_r_ce0                |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 235|         48|   63|        194|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |add_ln16_reg_381                     |  7|   0|    7|          0|
    |ap_CS_fsm                            |  9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0              |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |  1|   0|    1|          0|
    |grp_copy_output_fu_246_ap_start_reg  |  1|   0|    1|          0|
    |i_1_reg_223                          |  7|   0|    7|          0|
    |i_2_reg_235                          |  7|   0|    7|          0|
    |i_reg_212                            |  8|   0|    8|          0|
    |icmp_ln16_reg_386                    |  1|   0|    1|          0|
    |icmp_ln22_reg_405                    |  1|   0|    1|          0|
    |xor_ln24_reg_414                     |  7|   0|    7|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 52|   0|   52|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       fft_shift|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       fft_shift|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       fft_shift|  return value|
|IN_R_TDATA             |   in|   64|        axis|   IN_R_V_data_V|       pointer|
|IN_R_TVALID            |   in|    1|        axis|   IN_R_V_last_V|       pointer|
|IN_R_TREADY            |  out|    1|        axis|   IN_R_V_last_V|       pointer|
|IN_R_TLAST             |   in|    1|        axis|   IN_R_V_last_V|       pointer|
|IN_R_TKEEP             |   in|    8|        axis|   IN_R_V_keep_V|       pointer|
|IN_R_TSTRB             |   in|    8|        axis|   IN_R_V_strb_V|       pointer|
|OUT_R_TDATA            |  out|   32|        axis|  OUT_R_V_data_V|       pointer|
|OUT_R_TVALID           |  out|    1|        axis|  OUT_R_V_last_V|       pointer|
|OUT_R_TREADY           |   in|    1|        axis|  OUT_R_V_last_V|       pointer|
|OUT_R_TLAST            |  out|    1|        axis|  OUT_R_V_last_V|       pointer|
|OUT_R_TKEEP            |  out|    4|        axis|  OUT_R_V_keep_V|       pointer|
|OUT_R_TSTRB            |  out|    4|        axis|  OUT_R_V_strb_V|       pointer|
|OUT_I_TDATA            |  out|   32|        axis|  OUT_I_V_data_V|       pointer|
|OUT_I_TVALID           |  out|    1|        axis|  OUT_I_V_last_V|       pointer|
|OUT_I_TREADY           |   in|    1|        axis|  OUT_I_V_last_V|       pointer|
|OUT_I_TLAST            |  out|    1|        axis|  OUT_I_V_last_V|       pointer|
|OUT_I_TKEEP            |  out|    4|        axis|  OUT_I_V_keep_V|       pointer|
|OUT_I_TSTRB            |  out|    4|        axis|  OUT_I_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IN_R_V_data_V, i8 %IN_R_V_keep_V, i8 %IN_R_V_strb_V, i1 %IN_R_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %IN_R_V_data_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IN_R_V_keep_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IN_R_V_strb_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_R_V_last_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_R_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_R_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUT_R_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_I_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_I_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUT_I_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%in_temp_r = alloca i64 1" [fft_shift.cpp:63]   --->   Operation 29 'alloca' 'in_temp_r' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%in_temp_i = alloca i64 1" [fft_shift.cpp:64]   --->   Operation 30 'alloca' 'in_temp_i' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%out_temp_r = alloca i64 1" [fft_shift.cpp:65]   --->   Operation 31 'alloca' 'out_temp_r' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%out_temp_i = alloca i64 1" [fft_shift.cpp:66]   --->   Operation 32 'alloca' 'out_temp_i' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%br_ln7 = br void" [fft_shift.cpp:7]   --->   Operation 33 'br' 'br_ln7' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln7, void %.split4, i8 0, void" [fft_shift.cpp:7]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln7 = add i8 %i, i8 1" [fft_shift.cpp:7]   --->   Operation 35 'add' 'add_ln7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.84ns)   --->   "%icmp_ln7 = icmp_eq  i8 %i, i8 128" [fft_shift.cpp:7]   --->   Operation 37 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %.split4, void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit.preheader" [fft_shift.cpp:7]   --->   Operation 39 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [fft_shift.cpp:7]   --->   Operation 40 'zext' 'i_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_14 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %IN_R_V_data_V, i8 %IN_R_V_keep_V, i8 %IN_R_V_strb_V, i1 %IN_R_V_last_V"   --->   Operation 42 'read' 'empty_14' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%IN_R_V_data_V_val = extractvalue i81 %empty_14"   --->   Operation 43 'extractvalue' 'IN_R_V_data_V_val' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i64 %IN_R_V_data_V_val" [fft_shift.cpp:9]   --->   Operation 44 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%t_data_M_value = bitcast i32 %trunc_ln9" [fft_shift.cpp:9]   --->   Operation 45 'bitcast' 't_data_M_value' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %IN_R_V_data_V_val, i32 32, i32 63" [fft_shift.cpp:9]   --->   Operation 46 'partselect' 'trunc_ln9_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%t_data_M_value_1 = bitcast i32 %trunc_ln9_1" [fft_shift.cpp:9]   --->   Operation 47 'bitcast' 't_data_M_value_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_temp_r_addr = getelementptr i32 %in_temp_r, i64 0, i64 %i_cast" [fft_shift.cpp:10]   --->   Operation 48 'getelementptr' 'in_temp_r_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln10 = store i32 %t_data_M_value, i7 %in_temp_r_addr" [fft_shift.cpp:10]   --->   Operation 49 'store' 'store_ln10' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_temp_i_addr = getelementptr i32 %in_temp_i, i64 0, i64 %i_cast" [fft_shift.cpp:11]   --->   Operation 50 'getelementptr' 'in_temp_i_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %t_data_M_value_1, i7 %in_temp_i_addr" [fft_shift.cpp:11]   --->   Operation 51 'store' 'store_ln11' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln16, void %.split2, i7 0, void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit.preheader" [fft_shift.cpp:16]   --->   Operation 54 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln16 = add i7 %i_1, i7 1" [fft_shift.cpp:16]   --->   Operation 55 'add' 'add_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.81ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i_1, i7 64" [fft_shift.cpp:16]   --->   Operation 57 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 58 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split2, void %.preheader.preheader" [fft_shift.cpp:16]   --->   Operation 59 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.35ns)   --->   "%xor_ln18 = xor i7 %i_1, i7 64" [fft_shift.cpp:18]   --->   Operation 60 'xor' 'xor_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %xor_ln18" [fft_shift.cpp:18]   --->   Operation 61 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%in_temp_r_addr_1 = getelementptr i32 %in_temp_r, i64 0, i64 %zext_ln18" [fft_shift.cpp:18]   --->   Operation 62 'getelementptr' 'in_temp_r_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%in_temp_r_load = load i7 %in_temp_r_addr_1" [fft_shift.cpp:18]   --->   Operation 63 'load' 'in_temp_r_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%in_temp_i_addr_1 = getelementptr i32 %in_temp_i, i64 0, i64 %zext_ln18" [fft_shift.cpp:19]   --->   Operation 64 'getelementptr' 'in_temp_i_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (1.23ns)   --->   "%in_temp_i_load = load i7 %in_temp_i_addr_1" [fft_shift.cpp:19]   --->   Operation 65 'load' 'in_temp_i_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [fft_shift.cpp:16]   --->   Operation 66 'zext' 'i_1_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fft_shift.cpp:16]   --->   Operation 67 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (1.23ns)   --->   "%in_temp_r_load = load i7 %in_temp_r_addr_1" [fft_shift.cpp:18]   --->   Operation 68 'load' 'in_temp_r_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%out_temp_r_addr = getelementptr i32 %out_temp_r, i64 0, i64 %i_1_cast" [fft_shift.cpp:18]   --->   Operation 69 'getelementptr' 'out_temp_r_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %in_temp_r_load, i7 %out_temp_r_addr" [fft_shift.cpp:18]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 71 [1/2] (1.23ns)   --->   "%in_temp_i_load = load i7 %in_temp_i_addr_1" [fft_shift.cpp:19]   --->   Operation 71 'load' 'in_temp_i_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%out_temp_i_addr = getelementptr i32 %out_temp_i, i64 0, i64 %i_1_cast" [fft_shift.cpp:19]   --->   Operation 72 'getelementptr' 'out_temp_i_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %in_temp_i_load, i7 %out_temp_i_addr" [fft_shift.cpp:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.42>
ST_6 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 7 <SV = 5> <Delay = 1.23>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln22, void %.split, i7 0, void %.preheader.preheader" [fft_shift.cpp:22]   --->   Operation 76 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.77ns)   --->   "%add_ln22 = add i7 %i_2, i7 1" [fft_shift.cpp:22]   --->   Operation 77 'add' 'add_ln22' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.81ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_2, i7 64" [fft_shift.cpp:22]   --->   Operation 79 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 80 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void %_Z6fft_shPfS_S_S_.exit" [fft_shift.cpp:22]   --->   Operation 81 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [fft_shift.cpp:22]   --->   Operation 82 'zext' 'i_2_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%in_temp_r_addr_2 = getelementptr i32 %in_temp_r, i64 0, i64 %i_2_cast" [fft_shift.cpp:24]   --->   Operation 83 'getelementptr' 'in_temp_r_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (1.23ns)   --->   "%in_temp_r_load_1 = load i7 %in_temp_r_addr_2" [fft_shift.cpp:24]   --->   Operation 84 'load' 'in_temp_r_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 85 [1/1] (0.35ns)   --->   "%xor_ln24 = xor i7 %i_2, i7 64" [fft_shift.cpp:24]   --->   Operation 85 'xor' 'xor_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%in_temp_i_addr_2 = getelementptr i32 %in_temp_i, i64 0, i64 %i_2_cast" [fft_shift.cpp:25]   --->   Operation 86 'getelementptr' 'in_temp_i_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.23ns)   --->   "%in_temp_i_load_1 = load i7 %in_temp_i_addr_2" [fft_shift.cpp:25]   --->   Operation 87 'load' 'in_temp_i_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 6> <Delay = 2.47>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fft_shift.cpp:22]   --->   Operation 88 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 89 [1/2] (1.23ns)   --->   "%in_temp_r_load_1 = load i7 %in_temp_r_addr_2" [fft_shift.cpp:24]   --->   Operation 89 'load' 'in_temp_r_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %xor_ln24" [fft_shift.cpp:24]   --->   Operation 90 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%out_temp_r_addr_1 = getelementptr i32 %out_temp_r, i64 0, i64 %zext_ln24" [fft_shift.cpp:24]   --->   Operation 91 'getelementptr' 'out_temp_r_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %in_temp_r_load_1, i7 %out_temp_r_addr_1" [fft_shift.cpp:24]   --->   Operation 92 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 93 [1/2] (1.23ns)   --->   "%in_temp_i_load_1 = load i7 %in_temp_i_addr_2" [fft_shift.cpp:25]   --->   Operation 93 'load' 'in_temp_i_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%out_temp_i_addr_1 = getelementptr i32 %out_temp_i, i64 0, i64 %zext_ln24" [fft_shift.cpp:25]   --->   Operation 94 'getelementptr' 'out_temp_i_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %in_temp_i_load_1, i7 %out_temp_i_addr_1" [fft_shift.cpp:25]   --->   Operation 95 'store' 'store_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln70 = call void @copy_output, i32 %out_temp_r, i32 %out_temp_i, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V" [fft_shift.cpp:70]   --->   Operation 97 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.23>
ST_10 : Operation 98 [1/2] (1.23ns)   --->   "%call_ln70 = call void @copy_output, i32 %out_temp_r, i32 %out_temp_i, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V" [fft_shift.cpp:70]   --->   Operation 98 'call' 'call_ln70' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [fft_shift.cpp:72]   --->   Operation 99 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_R_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_R_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_R_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_R_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
in_temp_r         (alloca           ) [ 001111111000]
in_temp_i         (alloca           ) [ 001111111000]
out_temp_r        (alloca           ) [ 001111111110]
out_temp_i        (alloca           ) [ 001111111110]
br_ln7            (br               ) [ 011000000000]
i                 (phi              ) [ 001000000000]
add_ln7           (add              ) [ 011000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000]
icmp_ln7          (icmp             ) [ 001000000000]
empty             (speclooptripcount) [ 000000000000]
br_ln7            (br               ) [ 000000000000]
i_cast            (zext             ) [ 000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000]
empty_14          (read             ) [ 000000000000]
IN_R_V_data_V_val (extractvalue     ) [ 000000000000]
trunc_ln9         (trunc            ) [ 000000000000]
t_data_M_value    (bitcast          ) [ 000000000000]
trunc_ln9_1       (partselect       ) [ 000000000000]
t_data_M_value_1  (bitcast          ) [ 000000000000]
in_temp_r_addr    (getelementptr    ) [ 000000000000]
store_ln10        (store            ) [ 000000000000]
in_temp_i_addr    (getelementptr    ) [ 000000000000]
store_ln11        (store            ) [ 000000000000]
br_ln0            (br               ) [ 011000000000]
br_ln0            (br               ) [ 000111000000]
i_1               (phi              ) [ 000011000000]
add_ln16          (add              ) [ 000111000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000]
icmp_ln16         (icmp             ) [ 000011000000]
empty_15          (speclooptripcount) [ 000000000000]
br_ln16           (br               ) [ 000000000000]
xor_ln18          (xor              ) [ 000000000000]
zext_ln18         (zext             ) [ 000000000000]
in_temp_r_addr_1  (getelementptr    ) [ 000011000000]
in_temp_i_addr_1  (getelementptr    ) [ 000011000000]
i_1_cast          (zext             ) [ 000000000000]
specloopname_ln16 (specloopname     ) [ 000000000000]
in_temp_r_load    (load             ) [ 000000000000]
out_temp_r_addr   (getelementptr    ) [ 000000000000]
store_ln18        (store            ) [ 000000000000]
in_temp_i_load    (load             ) [ 000000000000]
out_temp_i_addr   (getelementptr    ) [ 000000000000]
store_ln19        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000111000000]
br_ln0            (br               ) [ 000000111000]
i_2               (phi              ) [ 000000010000]
add_ln22          (add              ) [ 000000111000]
specpipeline_ln0  (specpipeline     ) [ 000000000000]
icmp_ln22         (icmp             ) [ 000000011000]
empty_16          (speclooptripcount) [ 000000000000]
br_ln22           (br               ) [ 000000000000]
i_2_cast          (zext             ) [ 000000000000]
in_temp_r_addr_2  (getelementptr    ) [ 000000011000]
xor_ln24          (xor              ) [ 000000011000]
in_temp_i_addr_2  (getelementptr    ) [ 000000011000]
specloopname_ln22 (specloopname     ) [ 000000000000]
in_temp_r_load_1  (load             ) [ 000000000000]
zext_ln24         (zext             ) [ 000000000000]
out_temp_r_addr_1 (getelementptr    ) [ 000000000000]
store_ln24        (store            ) [ 000000000000]
in_temp_i_load_1  (load             ) [ 000000000000]
out_temp_i_addr_1 (getelementptr    ) [ 000000000000]
store_ln25        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000111000]
call_ln70         (call             ) [ 000000000000]
ret_ln72          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_R_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_R_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IN_R_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IN_R_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_R_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_R_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_R_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_R_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_I_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_I_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUT_I_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUT_I_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_output"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="in_temp_r_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_temp_r/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_temp_i_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_temp_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_temp_r_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_temp_r/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_temp_i_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_temp_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_14_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="81" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="0" index="3" bw="8" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_14/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_temp_r_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_temp_r_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln10/2 in_temp_r_load/4 in_temp_r_load_1/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_temp_i_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_temp_i_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/2 in_temp_i_load/4 in_temp_i_load_1/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="in_temp_r_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_temp_r_addr_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="in_temp_i_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_temp_i_addr_1/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="out_temp_r_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_temp_r_addr/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/5 store_ln24/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="out_temp_i_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_temp_i_addr/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/5 store_ln25/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="in_temp_r_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_temp_r_addr_2/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="in_temp_i_addr_2_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_temp_i_addr_2/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_temp_r_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_temp_r_addr_1/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="out_temp_i_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_temp_i_addr_1/8 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="1"/>
<pin id="225" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="1"/>
<pin id="237" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_2_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_copy_output_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="3" bw="32" slack="0"/>
<pin id="251" dir="0" index="4" bw="4" slack="0"/>
<pin id="252" dir="0" index="5" bw="4" slack="0"/>
<pin id="253" dir="0" index="6" bw="1" slack="0"/>
<pin id="254" dir="0" index="7" bw="32" slack="0"/>
<pin id="255" dir="0" index="8" bw="4" slack="0"/>
<pin id="256" dir="0" index="9" bw="4" slack="0"/>
<pin id="257" dir="0" index="10" bw="1" slack="0"/>
<pin id="258" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="IN_R_V_data_V_val_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="81" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="IN_R_V_data_V_val/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="t_data_M_value_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_data_M_value/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln9_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="0" index="3" bw="7" slack="0"/>
<pin id="304" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="t_data_M_value_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_data_M_value_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln16_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln16_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln18_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln18_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_1_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln22_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln22_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_2_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln24_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln24_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/8 "/>
</bind>
</comp>

<comp id="373" class="1005" name="add_ln7_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln16_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln16_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="390" class="1005" name="in_temp_r_addr_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="1"/>
<pin id="392" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_r_addr_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="in_temp_i_addr_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="1"/>
<pin id="397" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_i_addr_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="add_ln22_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln22_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="409" class="1005" name="in_temp_r_addr_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_r_addr_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="xor_ln24_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln24 "/>
</bind>
</comp>

<comp id="419" class="1005" name="in_temp_i_addr_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="1"/>
<pin id="421" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_i_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="76" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="126" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="138" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="76" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="196"><net_src comp="76" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="78" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="259"><net_src comp="90" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="246" pin=8"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="246" pin=9"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="246" pin=10"/></net>

<net id="272"><net_src comp="216" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="216" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="216" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="289"><net_src comp="108" pin="5"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="299" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="318"><net_src comp="227" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="227" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="82" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="227" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="341"><net_src comp="223" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="348"><net_src comp="239" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="239" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="239" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="366"><net_src comp="239" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="82" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="376"><net_src comp="268" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="384"><net_src comp="314" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="389"><net_src comp="320" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="144" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="398"><net_src comp="151" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="403"><net_src comp="344" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="408"><net_src comp="350" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="184" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="417"><net_src comp="362" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="422"><net_src comp="191" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_V_data_V | {9 10 }
	Port: OUT_R_V_keep_V | {9 10 }
	Port: OUT_R_V_strb_V | {9 10 }
	Port: OUT_R_V_last_V | {9 10 }
	Port: OUT_I_V_data_V | {9 10 }
	Port: OUT_I_V_keep_V | {9 10 }
	Port: OUT_I_V_strb_V | {9 10 }
	Port: OUT_I_V_last_V | {9 10 }
 - Input state : 
	Port: fft_shift : IN_R_V_data_V | {2 }
	Port: fft_shift : IN_R_V_keep_V | {2 }
	Port: fft_shift : IN_R_V_strb_V | {2 }
	Port: fft_shift : IN_R_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		add_ln7 : 1
		icmp_ln7 : 1
		br_ln7 : 2
		i_cast : 1
		trunc_ln9 : 1
		t_data_M_value : 2
		trunc_ln9_1 : 1
		t_data_M_value_1 : 2
		in_temp_r_addr : 2
		store_ln10 : 3
		in_temp_i_addr : 2
		store_ln11 : 3
	State 3
	State 4
		add_ln16 : 1
		icmp_ln16 : 1
		br_ln16 : 2
		xor_ln18 : 1
		zext_ln18 : 1
		in_temp_r_addr_1 : 2
		in_temp_r_load : 3
		in_temp_i_addr_1 : 2
		in_temp_i_load : 3
	State 5
		out_temp_r_addr : 1
		store_ln18 : 2
		out_temp_i_addr : 1
		store_ln19 : 2
	State 6
	State 7
		add_ln22 : 1
		icmp_ln22 : 1
		br_ln22 : 2
		i_2_cast : 1
		in_temp_r_addr_2 : 2
		in_temp_r_load_1 : 3
		xor_ln24 : 1
		in_temp_i_addr_2 : 2
		in_temp_i_load_1 : 3
	State 8
		out_temp_r_addr_1 : 1
		store_ln24 : 2
		out_temp_i_addr_1 : 1
		store_ln25 : 2
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   |  grp_copy_output_fu_246  |  2.758  |    43   |    82   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln7_fu_268      |    0    |    0    |    15   |
|    add   |      add_ln16_fu_314     |    0    |    0    |    14   |
|          |      add_ln22_fu_344     |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|          |      icmp_ln7_fu_274     |    0    |    0    |    11   |
|   icmp   |     icmp_ln16_fu_320     |    0    |    0    |    10   |
|          |     icmp_ln22_fu_350     |    0    |    0    |    10   |
|----------|--------------------------|---------|---------|---------|
|    xor   |      xor_ln18_fu_326     |    0    |    0    |    7    |
|          |      xor_ln24_fu_362     |    0    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|   read   |   empty_14_read_fu_108   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       i_cast_fu_280      |    0    |    0    |    0    |
|          |     zext_ln18_fu_332     |    0    |    0    |    0    |
|   zext   |      i_1_cast_fu_338     |    0    |    0    |    0    |
|          |      i_2_cast_fu_356     |    0    |    0    |    0    |
|          |     zext_ln24_fu_368     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|extractvalue| IN_R_V_data_V_val_fu_286 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln9_fu_290     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|    trunc_ln9_1_fu_299    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  2.758  |    43   |   170   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| in_temp_i|    1   |    0   |    0   |
| in_temp_r|    1   |    0   |    0   |
|out_temp_i|    1   |    0   |    0   |
|out_temp_r|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    4   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln16_reg_381    |    7   |
|    add_ln22_reg_400    |    7   |
|     add_ln7_reg_373    |    8   |
|       i_1_reg_223      |    7   |
|       i_2_reg_235      |    7   |
|        i_reg_212       |    8   |
|    icmp_ln16_reg_386   |    1   |
|    icmp_ln22_reg_405   |    1   |
|in_temp_i_addr_1_reg_395|    7   |
|in_temp_i_addr_2_reg_419|    7   |
|in_temp_r_addr_1_reg_390|    7   |
|in_temp_r_addr_2_reg_409|    7   |
|    xor_ln24_reg_414    |    7   |
+------------------------+--------+
|          Total         |   81   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_126 |  p0  |   5  |   7  |   35   ||    26   |
| grp_access_fu_138 |  p0  |   5  |   7  |   35   ||    26   |
| grp_access_fu_164 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   7  |   14   ||    9    |
|    i_1_reg_223    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  2.429  ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    2   |   43   |   170  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   79   |
|  Register |    -   |    -   |   81   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   124  |   249  |
+-----------+--------+--------+--------+--------+
