
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000607                       # Number of seconds simulated (Second)
simTicks                                    607079000                       # Number of ticks simulated (Tick)
finalTick                                  1605423000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     14.85                       # Real time elapsed on the host (Second)
hostTickRate                                 40882549                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681168                       # Number of bytes of host memory used (Byte)
simInsts                                      5059484                       # Number of instructions simulated (Count)
simOps                                        6662090                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   340718                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     448641                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          1214158                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         4752704                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      231                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4772369                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     77                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                17462                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             26765                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  86                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1180345                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.043198                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.939561                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    276496     23.43%     23.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     65781      5.57%     29.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     65610      5.56%     34.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     66638      5.65%     40.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    117479      9.95%     50.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    123981     10.50%     60.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    153762     13.03%     73.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    121723     10.31%     84.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    188875     16.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1180345                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     115      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  47883     14.75%     14.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  58703     18.08%     32.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     32.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     32.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 26990      8.31%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     41.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 139817     43.07%     84.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 51125     15.75%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       414970      8.70%      8.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        779177     16.33%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           30      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     25.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       476744      9.99%     35.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     35.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       799850     16.76%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       351427      7.36%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1091245     22.87%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       858912     18.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4772369                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.930600                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              324633                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.068023                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2887308                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  853421                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          840404                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  8162485                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 3917026                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         3902960                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      864790                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     3817242                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           4771508                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1090653                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       861                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 186                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1949490                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           4374                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       858837                       # Number of stores executed (Count)
system.cpu.numRate                           3.929891                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             318                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           33813                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     3401943                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       4735498                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.356901                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.356901                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.801895                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.801895                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3226131                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1180703                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    8093638                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        7470                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       7524                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   7034271                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1065678                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        860060                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          970                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         6614                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    6126                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              4763                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               449                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 3357                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  199                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    3072                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.915103                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     358                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             531                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              519                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           79                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           14765                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               703                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1177805                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.020719                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.400538                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          363370     30.85%     30.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           47130      4.00%     34.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           81635      6.93%     41.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           84607      7.18%     48.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           62352      5.29%     54.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           44969      3.82%     58.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           47831      4.06%     62.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           57125      4.85%     66.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          388786     33.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1177805                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              3402068                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                4735623                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1918740                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1060443                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       3675                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          3900518                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3042587                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       414224      8.75%      8.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       775012     16.37%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           28      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     25.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       476672     10.07%     35.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     35.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       799694     16.89%     52.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     52.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     52.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       351244      7.42%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1060443     22.39%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       858297     18.12%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      4735623                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        388786                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1906372                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1906372                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1906372                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1906372                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         8500                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            8500                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         8500                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           8500                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    427696984                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    427696984                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    427696984                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    427696984                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1914872                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1914872                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1914872                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1914872                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004439                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004439                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004439                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004439                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50317.292235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50317.292235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50317.292235                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50317.292235                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3066                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           69                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           97                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.608247                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           69                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1314                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1314                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3657                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3657                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3657                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3657                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         4843                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         4843                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         4843                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         4843                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    243311493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    243311493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    243311493                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    243311493                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 50239.829238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 50239.829238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 50239.829238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 50239.829238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   4845                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1048206                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1048206                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         8441                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          8441                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    426331500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    426331500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1056647                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1056647                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007988                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007988                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50507.226632                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50507.226632                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         3620                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3620                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         4821                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         4821                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    242563500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    242563500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50313.939017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50313.939017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       186000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       186000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        93000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        93000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       184000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       184000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        92000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        92000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       858166                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         858166                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           59                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           59                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1365484                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1365484                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       858225                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       858225                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000069                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000069                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 23143.796610                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 23143.796610                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           37                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           37                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       747993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       747993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000026                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000026                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 33999.681818                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 33999.681818                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1965613                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               5869                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             334.914466                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          524                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          404                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7664621                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7664621                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   205672                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                292038                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    662387                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 19445                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    803                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 2989                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    75                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                4758035                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   244                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             225503                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3421734                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        6126                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               3442                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        951489                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1748                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  333                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2146                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    217023                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   206                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1180345                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.034147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.745769                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   481618     40.80%     40.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    26836      2.27%     43.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    45471      3.85%     46.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    24031      2.04%     48.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    19636      1.66%     50.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    39875      3.38%     54.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    13592      1.15%     55.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    21945      1.86%     57.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   507341     42.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1180345                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.005045                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.818195                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         216603                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            216603                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        216603                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           216603                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          420                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             420                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          420                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            420                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     30112500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     30112500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     30112500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     30112500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       217023                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        217023                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       217023                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       217023                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001935                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001935                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001935                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001935                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71696.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 71696.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71696.428571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 71696.428571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          123                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            123                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          365                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               365                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           55                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           55                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          365                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          365                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          365                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          365                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     26200000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     26200000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     26200000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     26200000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001682                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001682                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001682                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001682                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 71780.821918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 71780.821918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 71780.821918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 71780.821918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    365                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       216603                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          216603                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          420                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           420                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     30112500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     30112500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       217023                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       217023                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001935                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001935                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71696.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71696.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          365                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          365                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     26200000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     26200000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001682                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001682                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 71780.821918                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 71780.821918                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               310773                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                621                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             500.439614                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             868457                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            868457                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       803                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     114433                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   106071                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                4753121                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   65                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1065678                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  860060                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   231                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1567                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   103580                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             50                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            197                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          579                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  776                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4744247                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4743364                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2432840                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4218988                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.906711                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.576641                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        7267                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5235                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  50                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1772                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                25792                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     91                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1060443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.835431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            13.422055                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1042986     98.35%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5444      0.51%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3534      0.33%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1549      0.15%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    5      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    3      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   28      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  7      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 11      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4770      0.45%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                775      0.07%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 75      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                634      0.06%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                135      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 36      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                122      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 46      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 44      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 11      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              188      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              720                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1060443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    803                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   217737                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  241154                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6014                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    669699                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 44938                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                4756303                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  14410                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  10770                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  11359                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4317365                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    15201048                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3207509                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  4990417                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               4298475                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18912                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      27                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    148366                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          5538432                       # The number of ROB reads (Count)
system.cpu.rob.writes                         9503300                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  3401943                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    4735498                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2127                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2169                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    42                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2127                       # number of overall hits (Count)
system.l2.overallHits::total                     2169                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  323                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2717                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3040                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 323                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2717                       # number of overall misses (Count)
system.l2.overallMisses::total                   3040                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        25199000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       212294500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          237493500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       25199000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      212294500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         237493500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                365                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               4844                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  5209                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               365                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              4844                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 5209                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.884932                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.560900                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.583605                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.884932                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.560900                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.583605                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78015.479876                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78135.627530                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78122.861842                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78015.479876                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78135.627530                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78122.861842                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  356                       # number of writebacks (Count)
system.l2.writebacks::total                       356                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              323                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2717                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3040                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             323                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2717                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3040                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     21969000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    185124500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      207093500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     21969000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    185124500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     207093500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.884932                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.560900                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.583605                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.884932                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.560900                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.583605                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68015.479876                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68135.627530                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68122.861842                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68015.479876                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68135.627530                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68122.861842                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           3192                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           64                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             64                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst              42                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 42                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           323                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              323                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     25199000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     25199000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          365                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            365                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.884932                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.884932                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78015.479876                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78015.479876                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          323                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          323                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     21969000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     21969000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.884932                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.884932                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68015.479876                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68015.479876                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 14                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    14                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       733000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         733000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.391304                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.391304                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81444.444444                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81444.444444                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       643000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       643000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.391304                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.391304                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71444.444444                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71444.444444                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           2113                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2113                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2708                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2708                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    211561500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    211561500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         4821                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          4821                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.561709                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.561709                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78124.630724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78124.630724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2708                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2708                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    184481500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    184481500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.561709                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.561709                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68124.630724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68124.630724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          364                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              364                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          364                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          364                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1314                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1314                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1314                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1314                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.988772                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        21019                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       7289                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.883660                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     133.438459                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       577.292570                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3385.257742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.032578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.140941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.826479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  204                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  282                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3523                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   87                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      86545                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     86545                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       356.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       322.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      2706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000497932750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           20                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           20                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                6523                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                335                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3039                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        356                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3039                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      356                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3039                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  356                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1971                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     931                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           20                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     154.350000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    122.726584                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    106.211445                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             2     10.00%     10.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             1      5.00%     15.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             3     15.00%     30.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             2     10.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2     10.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            2     10.00%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      5.00%     65.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      5.00%     70.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      5.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      5.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            2     10.00%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      5.00%     95.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      5.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            20                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           20                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.750000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.724099                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.966546                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                4     20.00%     20.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               13     65.00%     85.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3     15.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            20                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  194496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                22784                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              320380049.38401759                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              37530535.56456409                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     606993000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     178790.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        20608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       173184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        22720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 33946158.572442799807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 285274239.431770861149                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 37425112.711854636669                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          322                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         2717                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          356                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8673500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     72292500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  13531739500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26936.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26607.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  38010504.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        20672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       173888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         194560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        20672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        20672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        22784                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        22784                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          323                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         2717                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3040                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          356                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            356                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       34051581                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      286433891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         320485472                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     34051581                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      34051581                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     37530536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         37530536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     37530536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      34051581                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     286433891                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        358016008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3028                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 355                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                24191000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              15140000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           80966000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7989.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26739.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2612                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                245                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           69.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          525                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   412.769524                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   248.463724                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   377.449600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          132     25.14%     25.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          132     25.14%     50.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           50      9.52%     59.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           25      4.76%     64.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           28      5.33%     69.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           20      3.81%     73.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           17      3.24%     76.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      1.14%     78.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          115     21.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          525                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                193792                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              22720                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              319.220398                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               37.425113                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.45                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1899240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1001880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       11459700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        621180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 47941920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    138174840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    117144480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     318243240                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   524.220472                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    303184500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     20280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    284613500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1920660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1005675                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       10303020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1231920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 47941920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    135092850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    119865120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     317361165                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   522.767490                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    310221250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     20280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    277903250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3031                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           356                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2647                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  9                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3030                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         9082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    9082                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       217344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   217344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3039                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3039    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3039                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             8389000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           15891000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6042                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3003                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               5186                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1670                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          365                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             6367                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            365                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          4821                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1095                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14535                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  15630                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       394112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  440832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3192                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     22784                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              8402                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.030231                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.171232                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    8148     96.98%     96.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     254      3.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                8402                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1605423000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            6889000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            547500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           7266500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         10420                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         5210                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             253                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
