module ram_dp (
  input clk, we1, we2,
  input [10:0] addr1, addr2,
  input [15:0] data1, data2,
  output [15:0] out1, out2
);

reg [15:0] ram [1151:0];
reg [15:0] out1, out2;

always @(posedge clk)
begin
  if(we1)
    ram[addr1] <= data1;

  else
    out1 <= ram[addr1]; 
end

always @(posedge clk)
begin
  if(we2)
    ram[addr2] <= data2;

  else
    out2 <= ram[addr2];
end

endmodule
