{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709923509056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709923509071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 12:45:08 2024 " "Processing started: Fri Mar 08 12:45:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709923509071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923509071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRUZ -c CRUZ " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRUZ -c CRUZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923509071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709923510256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709923510256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_800/mas1_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_800/mas1_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAS1_800-arc " "Found design unit 1: MAS1_800-arc" {  } { { "../MAS1_800/MAS1_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519888 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAS1_800 " "Found entity 1: MAS1_800" {  } { { "../MAS1_800/MAS1_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_800/contador_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_800/contador_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_800-arc " "Found design unit 1: CONTADOR_800-arc" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519904 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_800 " "Found entity 1: CONTADOR_800" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/divisor_frecuencia/divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/divisor_frecuencia/divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_FRECUENCIA-arc " "Found design unit 1: DIVISOR_FRECUENCIA-arc" {  } { { "../DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519904 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_FRECUENCIA " "Found entity 1: DIVISOR_FRECUENCIA" {  } { { "../DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_525/contador_525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_525/contador_525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_525-arc " "Found design unit 1: CONTADOR_525-arc" {  } { { "../CONTADOR_525/CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519919 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_525 " "Found entity 1: CONTADOR_525" {  } { { "../CONTADOR_525/CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/h_sync_vga/h_sync_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/h_sync_vga/h_sync_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_SYNC_VGA-arc " "Found design unit 1: H_SYNC_VGA-arc" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519919 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_SYNC_VGA " "Found entity 1: H_SYNC_VGA" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/v_sync_vga/v_sync_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/v_sync_vga/v_sync_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V_SYNC_VGA-arc " "Found design unit 1: V_SYNC_VGA-arc" {  } { { "../V_SYNC_VGA/V_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/V_SYNC_VGA/V_SYNC_VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519935 ""} { "Info" "ISGN_ENTITY_NAME" "1 V_SYNC_VGA " "Found entity 1: V_SYNC_VGA" {  } { { "../V_SYNC_VGA/V_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/V_SYNC_VGA/V_SYNC_VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519935 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cruz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cruz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRUZ-arc " "Found design unit 1: CRUZ-arc" {  } { { "CRUZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519951 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRUZ " "Found entity 1: CRUZ" {  } { { "CRUZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709923519951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923519951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRUZ " "Elaborating entity \"CRUZ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709923519998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_FRECUENCIA DIVISOR_FRECUENCIA:D0 " "Elaborating entity \"DIVISOR_FRECUENCIA\" for hierarchy \"DIVISOR_FRECUENCIA:D0\"" {  } { { "CRUZ.vhd" "D0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923519998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_800 CONTADOR_800:CNT800 " "Elaborating entity \"CONTADOR_800\" for hierarchy \"CONTADOR_800:CNT800\"" {  } { { "CRUZ.vhd" "CNT800" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923519998 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q CONTADOR_800.vhd(31) " "VHDL Process Statement warning at CONTADOR_800.vhd(31): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923520013 "|CRUZ|CONTADOR_800:CNT800"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAS1_800 CONTADOR_800:CNT800\|MAS1_800:I0 " "Elaborating entity \"MAS1_800\" for hierarchy \"CONTADOR_800:CNT800\|MAS1_800:I0\"" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923520013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONTADOR_800:CNT800\|MAS1_800:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONTADOR_800:CNT800\|MAS1_800:I0\|ha:I0\"" {  } { { "../MAS1_800/MAS1_800.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923520013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_525 CONTADOR_525:CNT525 " "Elaborating entity \"CONTADOR_525\" for hierarchy \"CONTADOR_525:CNT525\"" {  } { { "CRUZ.vhd" "CNT525" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923520044 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q CONTADOR_525.vhd(30) " "VHDL Process Statement warning at CONTADOR_525.vhd(30): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR_525/CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923520044 "|CRUZ|CONTADOR_525:CNT525"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_SYNC_VGA V_SYNC_VGA:SYNC_V " "Elaborating entity \"V_SYNC_VGA\" for hierarchy \"V_SYNC_VGA:SYNC_V\"" {  } { { "CRUZ.vhd" "SYNC_V" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923520091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_SYNC_VGA H_SYNC_VGA:SYNC_H " "Elaborating entity \"H_SYNC_VGA\" for hierarchy \"H_SYNC_VGA:SYNC_H\"" {  } { { "CRUZ.vhd" "SYNC_H" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923520091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONT_525 H_SYNC_VGA.vhd(90) " "VHDL Process Statement warning at H_SYNC_VGA.vhd(90): signal \"CONT_525\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923520091 "|CRUZ|H_SYNC_VGA:SYNC_H"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inR H_SYNC_VGA.vhd(95) " "VHDL Process Statement warning at H_SYNC_VGA.vhd(95): signal \"inR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923520091 "|CRUZ|H_SYNC_VGA:SYNC_H"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inB H_SYNC_VGA.vhd(97) " "VHDL Process Statement warning at H_SYNC_VGA.vhd(97): signal \"inB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_SYNC_VGA/H_SYNC_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/H_SYNC_VGA/H_SYNC_VGA.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709923520091 "|CRUZ|H_SYNC_VGA:SYNC_H"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1709923520513 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1709923520513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709923520607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709923521029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709923521029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709923521076 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709923521076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709923521076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709923521076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709923521091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 12:45:21 2024 " "Processing ended: Fri Mar 08 12:45:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709923521091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709923521091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709923521091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709923521091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1709923522434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709923522442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 12:45:21 2024 " "Processing started: Fri Mar 08 12:45:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709923522442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709923522442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CRUZ -c CRUZ " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CRUZ -c CRUZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709923522442 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709923522696 ""}
{ "Info" "0" "" "Project  = CRUZ" {  } {  } 0 0 "Project  = CRUZ" 0 0 "Fitter" 0 0 1709923522696 ""}
{ "Info" "0" "" "Revision = CRUZ" {  } {  } 0 0 "Revision = CRUZ" 0 0 "Fitter" 0 0 1709923522696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1709923522775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709923522775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CRUZ 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CRUZ\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709923522790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709923522822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709923522822 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709923522993 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709923523009 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709923523446 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709923523446 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709923523446 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709923523446 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709923523446 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709923523446 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709923523446 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709923523446 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709923523446 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 25 " "No exact pin location assignment(s) for 22 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1709923523652 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRUZ.sdc " "Synopsys Design Constraints File file not found: 'CRUZ.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709923524004 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709923524004 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709923524004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1709923524004 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709923524004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVISOR_FRECUENCIA:D0\|Q  " "Automatically promoted node DIVISOR_FRECUENCIA:D0\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1709923524036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVISOR_FRECUENCIA:D0\|Q~0 " "Destination node DIVISOR_FRECUENCIA:D0\|Q~0" {  } { { "../DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1709923524036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1709923524036 ""}  } { { "../DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/DIVISOR_FRECUENCIA/DIVISOR_FRECUENCIA.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709923524036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTADOR_800:CNT800\|OV  " "Automatically promoted node CONTADOR_800:CNT800\|OV " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1709923524036 ""}  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709923524036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node RST~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1709923524036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR_800:CNT800\|P1~0 " "Destination node CONTADOR_800:CNT800\|P1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1709923524036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR_525:CNT525\|P1~1 " "Destination node CONTADOR_525:CNT525\|P1~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1709923524036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1709923524036 ""}  } { { "CRUZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/CRUZ.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709923524036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709923524332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1709923524332 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709923524332 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 9 12 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 9 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1709923524332 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1709923524332 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709923524332 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 3 33 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1709923524332 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1709923524332 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709923524332 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709923524364 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1709923524364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709923525457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709923525520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709923525551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709923529192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709923529192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709923529567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1709923530567 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709923530567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1709923531192 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709923531192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709923531192 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1709923531348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709923531348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709923531582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709923531582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709923532036 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709923532754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/output_files/CRUZ.fit.smsg " "Generated suppressed messages file C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CRUZ/output_files/CRUZ.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709923532957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5768 " "Peak virtual memory: 5768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709923533332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 12:45:33 2024 " "Processing ended: Fri Mar 08 12:45:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709923533332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709923533332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709923533332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709923533332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709923534348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709923534364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 12:45:34 2024 " "Processing started: Fri Mar 08 12:45:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709923534364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709923534364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CRUZ -c CRUZ " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CRUZ -c CRUZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709923534364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1709923534729 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709923536135 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709923536229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709923536963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 12:45:36 2024 " "Processing ended: Fri Mar 08 12:45:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709923536963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709923536963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709923536963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709923536963 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709923537588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709923538229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709923538229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 12:45:37 2024 " "Processing started: Fri Mar 08 12:45:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709923538229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709923538229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CRUZ -c CRUZ " "Command: quartus_sta CRUZ -c CRUZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709923538229 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709923538506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709923538959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709923538959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923538990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923538990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRUZ.sdc " "Synopsys Design Constraints File file not found: 'CRUZ.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709923539209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539209 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVISOR_FRECUENCIA:D0\|Q DIVISOR_FRECUENCIA:D0\|Q " "create_clock -period 1.000 -name DIVISOR_FRECUENCIA:D0\|Q DIVISOR_FRECUENCIA:D0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709923539209 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTADOR_800:CNT800\|OV CONTADOR_800:CNT800\|OV " "create_clock -period 1.000 -name CONTADOR_800:CNT800\|OV CONTADOR_800:CNT800\|OV" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709923539209 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709923539209 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709923539209 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709923539209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709923539209 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709923539209 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709923539225 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1709923539225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709923539225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.181 " "Worst-case setup slack is -2.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.181             -24.936 DIVISOR_FRECUENCIA:D0\|Q  " "   -2.181             -24.936 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066              -6.614 CONTADOR_800:CNT800\|OV  " "   -1.066              -6.614 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826              -0.826 CLK  " "   -0.826              -0.826 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 DIVISOR_FRECUENCIA:D0\|Q  " "    0.322               0.000 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CONTADOR_800:CNT800\|OV  " "    0.342               0.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 CLK  " "    0.698               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.917 " "Worst-case recovery slack is -1.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917             -20.212 DIVISOR_FRECUENCIA:D0\|Q  " "   -1.917             -20.212 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.739             -16.286 CONTADOR_800:CNT800\|OV  " "   -1.739             -16.286 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.855 " "Worst-case removal slack is 1.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.855               0.000 CONTADOR_800:CNT800\|OV  " "    1.855               0.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.863               0.000 DIVISOR_FRECUENCIA:D0\|Q  " "    1.863               0.000 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 DIVISOR_FRECUENCIA:D0\|Q  " "   -1.403             -29.463 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CONTADOR_800:CNT800\|OV  " "   -1.403             -14.030 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539256 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709923539256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709923539287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709923539772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709923539818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709923539834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.927 " "Worst-case setup slack is -1.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927             -21.301 DIVISOR_FRECUENCIA:D0\|Q  " "   -1.927             -21.301 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874              -5.225 CONTADOR_800:CNT800\|OV  " "   -0.874              -5.225 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -0.632 CLK  " "   -0.632              -0.632 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 DIVISOR_FRECUENCIA:D0\|Q  " "    0.290               0.000 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CONTADOR_800:CNT800\|OV  " "    0.307               0.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 CLK  " "    0.551               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.690 " "Worst-case recovery slack is -1.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690             -17.680 DIVISOR_FRECUENCIA:D0\|Q  " "   -1.690             -17.680 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511             -14.094 CONTADOR_800:CNT800\|OV  " "   -1.511             -14.094 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.697 " "Worst-case removal slack is 1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 DIVISOR_FRECUENCIA:D0\|Q  " "    1.697               0.000 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.700               0.000 CONTADOR_800:CNT800\|OV  " "    1.700               0.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 DIVISOR_FRECUENCIA:D0\|Q  " "   -1.403             -29.463 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CONTADOR_800:CNT800\|OV  " "   -1.403             -14.030 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923539850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923539850 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709923539865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709923539990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709923539990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.730 " "Worst-case setup slack is -0.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730              -3.618 DIVISOR_FRECUENCIA:D0\|Q  " "   -0.730              -3.618 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -0.242 CLK  " "   -0.242              -0.242 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 CONTADOR_800:CNT800\|OV  " "    0.107               0.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923540006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 DIVISOR_FRECUENCIA:D0\|Q  " "    0.140               0.000 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 CONTADOR_800:CNT800\|OV  " "    0.147               0.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 CLK  " "    0.444               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923540006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.240 " "Worst-case recovery slack is -0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -2.360 DIVISOR_FRECUENCIA:D0\|Q  " "   -0.240              -2.360 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -1.298 CONTADOR_800:CNT800\|OV  " "   -0.181              -1.298 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923540006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.770 " "Worst-case removal slack is 0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 CONTADOR_800:CNT800\|OV  " "    0.770               0.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 DIVISOR_FRECUENCIA:D0\|Q  " "    0.776               0.000 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923540006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.079 CLK  " "   -3.000              -4.079 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 DIVISOR_FRECUENCIA:D0\|Q  " "   -1.000             -21.000 DIVISOR_FRECUENCIA:D0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CONTADOR_800:CNT800\|OV  " "   -1.000             -10.000 CONTADOR_800:CNT800\|OV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709923540006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709923540006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709923540615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709923540615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709923540647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 12:45:40 2024 " "Processing ended: Fri Mar 08 12:45:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709923540647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709923540647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709923540647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709923540647 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709923541272 ""}
