* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Apr 16 2021 18:07:39

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       BG121

Design statistics:
------------------
    FFs:                  23
    LUTs:                 30
    RAMs:                 0
    IOBs:                 9
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 30/7680
        Combinational Logic Cells: 7        out of   7680      0.0911458%
        Sequential Logic Cells:    23       out of   7680      0.299479%
        Logic Tiles:               5        out of   960       0.520833%
    Registers: 
        Logic Registers:           23       out of   7680      0.299479%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   93        1.07527%
        Output Pins:               8        out of   93        8.60215%
        InOut Pins:                0        out of   93        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   26        0%
    Bank 1: 9        out of   21        42.8571%
    Bank 0: 0        out of   23        0%
    Bank 2: 0        out of   23        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    F11         Input      SB_LVCMOS    No       1        Simple Input   clk   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    F10         Output     SB_LVCMOS    No       1        Simple Output  led7  
    G10         Output     SB_LVCMOS    No       1        Simple Output  led5  
    G11         Output     SB_LVCMOS    No       1        Simple Output  led6  
    H10         Output     SB_LVCMOS    No       1        Simple Output  led3  
    H11         Output     SB_LVCMOS    No       1        Simple Output  led4  
    J10         Output     SB_LVCMOS    No       1        Simple Output  led1  
    J11         Output     SB_LVCMOS    No       1        Simple Output  led2  
    K11         Output     SB_LVCMOS    No       1        Simple Output  led0  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    0              1        IO         23      clk_c_g  
