#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 17 20:53:15 2020
# Process ID: 44484
# Current directory: /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1
# Command line: vivado
# Log file: /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/vivado.log
# Journal file: /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/bd/project_1/project_1.bd}
delete_bd_objs [get_bd_intf_nets mpsoc_ss_M02_AXI] [get_bd_intf_nets v_frmbuf_wr_0_m_axi_mm_video] [get_bd_intf_nets v_frmbuf_rd_0_m_axis_video] [get_bd_nets mpsoc_ss_Dout3] [get_bd_nets v_frmbuf_wr_0_interrupt] [get_bd_cells v_frmbuf_wr_0]
delete_bd_objs [get_bd_intf_nets mpsoc_ss_M01_AXI] [get_bd_intf_nets v_frmbuf_rd_0_m_axi_mm_video] [get_bd_nets mpsoc_ss_Dout2] [get_bd_nets v_frmbuf_rd_0_interrupt] [get_bd_cells v_frmbuf_rd_0]
delete_bd_objs [get_bd_intf_nets mpsoc_ss_M00_AXI] [get_bd_intf_nets S00_AXI_2] [get_bd_intf_nets S00_AXI_1] [get_bd_nets clk_100M] [get_bd_nets mpsoc_ss_Dout] [get_bd_nets clk_wiz_1_clk_out1] [get_bd_nets vcu_0_vcu_host_interrupt] [get_bd_intf_nets vcu_0_M_AXI_ENC0] [get_bd_intf_nets vcu_0_M_AXI_DEC0] [get_bd_intf_nets vcu_0_M_AXI_DEC1] [get_bd_cells vcu_0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {250} CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.CLKOUT1_JITTER {115.084} CONFIG.CLKOUT1_PHASE_ERROR {84.520} CONFIG.CLKOUT2_JITTER {98.456} CONFIG.CLKOUT2_PHASE_ERROR {84.520}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_100M} CONFIG.CLK_OUT2_PORT {clk_250M}] [get_bd_cells clk_wiz_1]
endgroup
undo
undo
delete_bd_objs [get_bd_cells proc_sys_reset_2]
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_intf_nets axi_interconnect_1_M01_AXI] [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_2_M00_AXI] [get_bd_intf_nets axi_interconnect_6_M01_AXI] [get_bd_cells axi_interconnect_2]
delete_bd_objs [get_bd_intf_nets axi_interconnect_5_M00_AXI] [get_bd_cells axi_interconnect_5]
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M01_AXI] [get_bd_intf_nets mpsoc_ss_M00_AXI_0] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets c0_sys_0_1] [get_bd_nets vcu_ddr4_controller_0_sRst_o] [get_bd_nets xlconstant_0_dout] [get_bd_intf_nets axi_interconnect_6_M00_AXI] [get_bd_intf_nets vcu_ddr4_controller_0_C0_DDR4] [get_bd_cells vcu_ddr4_controller_0]
undo
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M01_AXI] [get_bd_intf_nets mpsoc_ss_M00_AXI_0] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets c0_sys_0_1] [get_bd_nets vcu_ddr4_controller_0_sRst_o] [get_bd_nets xlconstant_0_dout] [get_bd_intf_nets axi_interconnect_6_M00_AXI] [get_bd_intf_nets vcu_ddr4_controller_0_C0_DDR4] [get_bd_cells vcu_ddr4_controller_0]
delete_bd_objs [get_bd_cells axi_interconnect_6]
delete_bd_objs [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M00_AXI] [get_bd_nets M01_ACLK_0_1] [get_bd_nets proc_sys_reset_2_interconnect_aresetn] [get_bd_cells axi_interconnect_3]
set_property location {4.5 1593 1207} [get_bd_cells axi_interconnect_7]
delete_bd_objs [get_bd_intf_nets axi_interconnect_7_M00_AXI] [get_bd_cells axi_interconnect_7]
undo
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M01_AXI] [get_bd_intf_nets mpsoc_ss_M00_AXI_0] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets c0_sys_0_1] [get_bd_nets vcu_ddr4_controller_0_sRst_o] [get_bd_nets xlconstant_0_dout] [get_bd_intf_nets axi_interconnect_6_M00_AXI] [get_bd_intf_nets vcu_ddr4_controller_0_C0_DDR4] [get_bd_cells vcu_ddr4_controller_0]
delete_bd_objs [get_bd_cells axi_interconnect_6]
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M00_AXI] [get_bd_cells axi_interconnect_3]
delete_bd_objs [get_bd_nets M01_ACLK_0_1] [get_bd_nets proc_sys_reset_2_interconnect_aresetn] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets CLK_IN1_D_0_2] [get_bd_nets clk_wiz_1_locked] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_ports si570_user]
delete_bd_objs [get_bd_intf_ports mig_sys]
delete_bd_objs [get_bd_intf_ports C0_DDR4]
delete_bd_objs [get_bd_intf_nets axi_interconnect_7_M00_AXI] [get_bd_cells axi_interconnect_7]
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0} CONFIG.PSU__USE__S_AXI_GP0 {0} CONFIG.PSU__USE__S_AXI_GP3 {1} CONFIG.PSU__USE__S_AXI_GP4 {0} CONFIG.PSU__USE__S_AXI_GP5 {0}] [get_bd_cells mpsoc_ss/PS_0]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/PS_0_M_AXI_HPM1_FPD] [get_bd_intf_nets mpsoc_ss/Conn5] [get_bd_intf_nets mpsoc_ss/Conn6] [get_bd_intf_nets mpsoc_ss/Conn24]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0}] [get_bd_cells mpsoc_ss/PS_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL1_ENABLE {0} CONFIG.PSU__FPGA_PL2_ENABLE {0} CONFIG.PSU__FPGA_PL3_ENABLE {0}] [get_bd_cells mpsoc_ss/PS_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__NUM_FABRIC_RESETS {1}] [get_bd_cells mpsoc_ss/PS_0]
endgroup
delete_bd_objs [get_bd_nets mpsoc_ss/xlslice_0_Dout] [get_bd_cells mpsoc_ss/xlslice_0]
delete_bd_objs [get_bd_nets mpsoc_ss/PS_0_emio_gpio_o] [get_bd_nets mpsoc_ss/xlslice_1_Dout] [get_bd_cells mpsoc_ss/xlslice_1]
delete_bd_objs [get_bd_nets mpsoc_ss/xlslice_2_Dout] [get_bd_cells mpsoc_ss/xlslice_2]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/PS_0_M_AXI_HPM0_FPD] [get_bd_intf_nets mpsoc_ss/intf_net_axi_interconnect_M01_AXI] [get_bd_intf_nets mpsoc_ss/intf_net_axi_interconnect_M02_AXI] [get_bd_nets mpsoc_ss/ARESETN_1] [get_bd_nets mpsoc_ss/net_rst_processor_1_100M_peripheral_aresetn] [get_bd_nets mpsoc_ss/maxihpm1_fpd_aclk_1] [get_bd_intf_nets mpsoc_ss/intf_net_axi_interconnect_M00_AXI] [get_bd_cells mpsoc_ss/axi_interconnect]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins mpsoc_ss/axi_interconnect_2/S00_AXI] [get_bd_intf_pins mpsoc_ss/PS_0/M_AXI_HPM0_FPD]
move_bd_cells [get_bd_cells mpsoc_ss] [get_bd_cells proc_sys_reset_1]
move_bd_cells [get_bd_cells mpsoc_ss] [get_bd_cells interrupts]
undo
undo
undo
undo
undo
startgroup
make_bd_pins_external  [get_bd_cells mpsoc_ss]
make_bd_intf_pins_external  [get_bd_cells mpsoc_ss]
endgroup
undo
delete_bd_objs [get_bd_nets mpsoc_ss/saxihp2_fpd_aclk_0_1]
delete_bd_objs [get_bd_pins mpsoc_ss/s_axi_hpc0_fpd_aclk]
delete_bd_objs [get_bd_nets Net] [get_bd_pins mpsoc_ss/maxihpm1_fpd_aclk]
delete_bd_objs [get_bd_nets xlconcat_dout] [get_bd_nets mpsoc_ss/pl_ps_irq0_1] [get_bd_pins mpsoc_ss/pl_ps_irq0]
delete_bd_objs [get_bd_intf_pins mpsoc_ss/S_AXI_HP3_FPD]
delete_bd_objs [get_bd_intf_pins mpsoc_ss/S_AXI_HP2_FPD]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/Conn4] [get_bd_intf_pins mpsoc_ss/S_AXI_HP1_FPD_0]
delete_bd_objs [get_bd_intf_pins mpsoc_ss/S_AXI_HPC0_FPD_0]
delete_bd_objs [get_bd_pins mpsoc_ss/M00_ARESETN]
delete_bd_objs [get_bd_pins mpsoc_ss/M01_ACLK_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_pins mpsoc_ss/reset_333]
connect_bd_net [get_bd_pins mpsoc_ss/PS_0/saxihp1_fpd_aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/intf_net_axi_interconnect_M00_AXI] [get_bd_intf_pins mpsoc_ss/M00_AXI]
delete_bd_objs [get_bd_nets mpsoc_ss/xlslice_2_Dout] [get_bd_cells mpsoc_ss/xlslice_2]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/intf_net_axi_interconnect_M01_AXI] [get_bd_intf_pins mpsoc_ss/M01_AXI]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/intf_net_axi_interconnect_M02_AXI] [get_bd_intf_pins mpsoc_ss/M02_AXI]
delete_bd_objs [get_bd_pins mpsoc_ss/clk_100M]
delete_bd_objs [get_bd_pins mpsoc_ss/Dout3]
delete_bd_objs [get_bd_pins mpsoc_ss/Dout2]
delete_bd_objs [get_bd_nets mpsoc_ss/PS_0_pl_resetn0]
delete_bd_objs [get_bd_pins mpsoc_ss/Dout]
delete_bd_objs [get_bd_nets mpsoc_ss_pl_resetn0_0] [get_bd_pins mpsoc_ss/pl_resetn0_0]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/PS_0_M_AXI_HPM0_FPD] [get_bd_nets mpsoc_ss/ARESETN_1] [get_bd_nets mpsoc_ss/net_rst_processor_1_100M_peripheral_aresetn] [get_bd_nets mpsoc_ss/maxihpm1_fpd_aclk_1] [get_bd_cells mpsoc_ss/axi_interconnect]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/ACLK] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
connect_bd_net [get_bd_pins mpsoc_ss/PS_0/pl_resetn0] [get_bd_pins mpsoc_ss/axi_interconnect_2/ARESETN]
connect_bd_net [get_bd_pins mpsoc_ss/PS_0/pl_resetn0] [get_bd_pins mpsoc_ss/axi_interconnect_2/M02_ARESETN]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins mpsoc_ss/axi_interconnect_2/S00_AXI] [get_bd_intf_pins mpsoc_ss/PS_0/M_AXI_HPM0_FPD]
delete_bd_objs [get_bd_nets mpsoc_ss/M17_ARESETN_1]
connect_bd_net [get_bd_pins mpsoc_ss/PS_0/pl_resetn0] [get_bd_pins mpsoc_ss/proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn] [get_bd_pins mpsoc_ss/axi_interconnect_2/M03_ARESETN]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/M02_ARESETN] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/M01_ARESETN] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/M00_ARESETN] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/S00_ARESETN] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/ARESETN] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/S00_ACLK] [get_bd_pins mpsoc_ss/axi_interconnect_2/M00_ACLK] -boundary_type upper
delete_bd_objs [get_bd_nets mpsoc_ss/net_clk_wiz_clk_out1]
connect_bd_net [get_bd_pins mpsoc_ss/PS_0/pl_clk0] [get_bd_pins mpsoc_ss/axi_interconnect_2/M00_ACLK]
connect_bd_net [get_bd_pins mpsoc_ss/axi_interconnect_2/ACLK] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
set_property location {4 1543 176} [get_bd_cells mpsoc_ss/axi_gpio_2]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/Conn19] [get_bd_intf_pins mpsoc_ss/M00_AXI_0]
delete_bd_objs [get_bd_intf_nets mpsoc_ss/axi_interconnect_2_M03_AXI] [get_bd_nets mpsoc_ss/xlconstant_2_dout] [get_bd_cells mpsoc_ss/axi_gpio_2]
delete_bd_objs [get_bd_cells mpsoc_ss/xlconstant_2]
set_property location {3.5 1474 -41} [get_bd_cells mpsoc_ss/xlconstant_1]
set_property location {4 1471 107} [get_bd_cells mpsoc_ss/xlconstant_0]
set_property location {3 1302 223} [get_bd_cells mpsoc_ss/xlconstant_0]
set_property location {3 1257 -153} [get_bd_cells mpsoc_ss/xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 mpsoc_ss/axi_dma_0
endgroup
set_property location {2 1015 414} [get_bd_cells mpsoc_ss/axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells mpsoc_ss/axi_dma_0]
set_property location {2 1006 464} [get_bd_cells mpsoc_ss/axi_dma_0]
set_property location {3 1268 463} [get_bd_cells mpsoc_ss/axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins mpsoc_ss/axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins mpsoc_ss/axi_interconnect_2/M03_AXI]
connect_bd_net [get_bd_pins mpsoc_ss/axi_dma_0/s_axi_lite_aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
connect_bd_net [get_bd_pins mpsoc_ss/axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
connect_bd_net [get_bd_pins mpsoc_ss/axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
connect_bd_net [get_bd_pins mpsoc_ss/axi_dma_0/axi_resetn] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/axi_gpio_0/s_axi_aresetn] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/axi_gpio_1/s_axi_aresetn] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 mpsoc_ss/axi_fifo_mm_s_0
endgroup
set_property -dict [list CONFIG.C_USE_TX_CTRL {0}] [get_bd_cells mpsoc_ss/axi_fifo_mm_s_0]
set_property -dict [list CONFIG.C_TX_FIFO_DEPTH {2048} CONFIG.C_RX_FIFO_DEPTH {2048} CONFIG.C_TX_FIFO_PF_THRESHOLD {507} CONFIG.C_TX_FIFO_PE_THRESHOLD {5} CONFIG.C_RX_FIFO_PF_THRESHOLD {507} CONFIG.C_RX_FIFO_PE_THRESHOLD {5}] [get_bd_cells mpsoc_ss/axi_fifo_mm_s_0]
connect_bd_intf_net [get_bd_intf_pins mpsoc_ss/axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins mpsoc_ss/axi_fifo_mm_s_0/AXI_STR_RXD]
connect_bd_intf_net [get_bd_intf_pins mpsoc_ss/axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins mpsoc_ss/axi_fifo_mm_s_0/AXI_STR_TXD]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 mpsoc_ss/smartconnect_0
endgroup
set_property location {2 768 338} [get_bd_cells mpsoc_ss/axi_dma_0]
undo
connect_bd_intf_net [get_bd_intf_pins mpsoc_ss/axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins mpsoc_ss/smartconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins mpsoc_ss/axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins mpsoc_ss/smartconnect_0/S01_AXI]
connect_bd_net [get_bd_pins mpsoc_ss/smartconnect_0/aclk] [get_bd_pins mpsoc_ss/axi_fifo_mm_s_0/s_axi_aclk]
delete_bd_objs [get_bd_nets mpsoc_ss/Net]
connect_bd_net [get_bd_pins mpsoc_ss/axi_fifo_mm_s_0/s_axi_aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
connect_bd_net [get_bd_pins mpsoc_ss/smartconnect_0/aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
connect_bd_net [get_bd_pins mpsoc_ss/axi_fifo_mm_s_0/s_axi_aresetn] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mpsoc_ss/smartconnect_0/aresetn] [get_bd_pins mpsoc_ss/proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins mpsoc_ss/smartconnect_0/M00_AXI] [get_bd_intf_pins mpsoc_ss/PS_0/S_AXI_HP1_FPD]
connect_bd_net [get_bd_pins mpsoc_ss/PS_0/saxihp1_fpd_aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
connect_bd_net [get_bd_pins mpsoc_ss/PS_0/maxihpm0_fpd_aclk] [get_bd_pins mpsoc_ss/PS_0/pl_clk0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 mpsoc_ss/xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells mpsoc_ss/xlconcat_0]
connect_bd_net [get_bd_pins mpsoc_ss/axi_dma_0/mm2s_introut] [get_bd_pins mpsoc_ss/xlconcat_0/In0]
connect_bd_net [get_bd_pins mpsoc_ss/axi_dma_0/s2mm_introut] [get_bd_pins mpsoc_ss/xlconcat_0/In1]
connect_bd_net [get_bd_pins mpsoc_ss/axi_fifo_mm_s_0/interrupt] [get_bd_pins mpsoc_ss/xlconcat_0/In2]
connect_bd_net [get_bd_pins mpsoc_ss/xlconcat_0/dout] [get_bd_pins mpsoc_ss/PS_0/pl_ps_irq0]
set_property location {0.5 -265 542} [get_bd_cells mpsoc_ss/xlconcat_0]
set_property location {2 353 777} [get_bd_cells mpsoc_ss/proc_sys_reset_0]
set_property location {1.5 -43 539} [get_bd_cells mpsoc_ss/xlconcat_0]
save_bd_design
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_cells proc_sys_reset_1]
delete_bd_objs [get_bd_cells interrupts]
copy_bd_objs /  [get_bd_cells {mpsoc_ss}]
delete_bd_objs [get_bd_cells mpsoc_ss1]
save_bd_design
ungroup_bd_cells [get_bd_cells mpsoc_ss]
save_bd_design
assign_bd_address
reset_run project_1_PS_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 16
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins PS_0/pl_clk0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells PS_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ddr4:2.2 ddr4_0
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins ddr4_0/C0_DDR4]
endgroup
delete_bd_objs [get_bd_intf_nets ddr4_0_C0_DDR4]
delete_bd_objs [get_bd_cells ddr4_0]
delete_bd_objs [get_bd_intf_ports C0_DDR4_0]
save_bd_design
make_wrapper -files [get_files /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/bd/project_1/project_1.bd] -top
add_files -norecurse /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/bd/project_1/hdl/project_1_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/imports/hdl/project_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/imports/hdl/project_1_wrapper.v
update_compile_order -fileset sources_1
update_files -from_files /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/bd/project_1/hdl/project_1_wrapper.v -to_files /home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/imports/hdl/project_1_wrapper.v -filesets [get_filesets *]
reset_run project_1_smartconnect_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
set_property pfm_name {} [get_files -all {/home/ryftuser/chintan/darpa/vivado/hardware/gnuradio-zcu106-2020.1/xilinx-zcu106-2020.1.srcs/sources_1/bd/project_1/project_1.bd}]
write_hw_platform -fixed -force -file /home/ryftuser/chintan/darpa/gr-zcu106/build/sources/zc106_gr.xsa
write_hw_platform -fixed -force -include_bit -file /home/ryftuser/chintan/darpa/gr-zcu106/build/sources/zc106_gr.xsa
