
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/u_mig_7series_0_axi/u_mig_7series_0_axi_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 28 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[0]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[1]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[2]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[3]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[4]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[5]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[6]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[7]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[8]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[9]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[10]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[11]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[12]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[13]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[14]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[15]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[16]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[17]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[18]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[19]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[20]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[21]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[22]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[23]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[24]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[25]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[26]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awaddr[27]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 28 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[0]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[1]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[2]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[3]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[4]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[5]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[6]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[7]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[8]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[9]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[10]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[11]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[12]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[13]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[14]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[15]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[16]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[17]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[18]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[19]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[20]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[21]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[22]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[23]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[24]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[25]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[26]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_araddr[27]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[0]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[1]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[2]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[3]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[4]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[5]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[6]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[7]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[8]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[9]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[10]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[11]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[12]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[13]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[14]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[15]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[16]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[17]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[18]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[19]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[20]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[21]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[22]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[23]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[24]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[25]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[26]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[27]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[28]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[29]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[30]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[31]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[32]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[33]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[34]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[35]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[36]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[37]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[38]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[39]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[40]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[41]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[42]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[43]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[44]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[45]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[46]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[47]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[48]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[49]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[50]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[51]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[52]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[53]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[54]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[55]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[56]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[57]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[58]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[59]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[60]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[61]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[62]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[63]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[64]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[65]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[66]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[67]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[68]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[69]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[70]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[71]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[72]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[73]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[74]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[75]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[76]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[77]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[78]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[79]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[80]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[81]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[82]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[83]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[84]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[85]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[86]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[87]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[88]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[89]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[90]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[91]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[92]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[93]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[94]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[95]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[96]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[97]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[98]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[99]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[100]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[101]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[102]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[103]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[104]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[105]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[106]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[107]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[108]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[109]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[110]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[111]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[112]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[113]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[114]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[115]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[116]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[117]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[118]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[119]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[120]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[121]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[122]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[123]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[124]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[125]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[126]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[96]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[97]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[98]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[99]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[100]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[101]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[102]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[103]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[104]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[105]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[106]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[107]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[108]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[109]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[110]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[111]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[112]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[113]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[114]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[115]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[116]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[117]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[118]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[119]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[120]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[121]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[122]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[123]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[124]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[125]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[126]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[0]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[1]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[2]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[3]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[4]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[5]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[6]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[7]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[8]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[9]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[10]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[11]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[12]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[13]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[14]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 23 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[3]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[4]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[5]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[6]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[7]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[8]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[9]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[10]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[11]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[12]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[13]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[14]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[15]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[16]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[17]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[18]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[19]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[20]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[21]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[22]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[23]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[24]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/i_addr[25]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {c/dram_con/dram/dram/dram_con_witout_cache/dc/state[0]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/state[1]} {c/dram_con/dram/dram/dram_con_witout_cache/dc/state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/i_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/i_wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/o_data_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/o_init_calib_complete]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/o_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/o_wdf_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_wlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list c/dram_con/dram/dram/dram_con_witout_cache/dc/s_axi_wvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_gen_mmcm.mmcm_i_0]
