<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FFT_Main.twx FFT_Main.ncd -o FFT_Main.twr FFT_Main.pcf
-ucf Nexys4.ucf

</twCmdLine><twDesign>FFT_Main.ncd</twDesign><twDesignPath>FFT_Main.ncd</twDesignPath><twPCF>FFT_Main.pcf</twPCF><twPcfPath>FFT_Main.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>2987527469089126900000000000000</twItemCnt><twErrCntSetup>123</twErrCntSetup><twErrCntEndPt>123</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>461</twEndPtCnt><twPathErrCnt>2987527469089126900000000000000</twPathErrCnt><twMinPer>41.433</twMinPer></twConstHead><twPathRptBanner iPaths="334172814356215510000000000000" iCriticalPaths="334172814356215510000000000000" sType="EndPoint">Paths for end point dig5_1 (SLICE_X5Y59.A6), 334172814356215510000000000000 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.433</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_1</twDest><twTotPathDel>41.310</twTotPathDel><twClkSkew dest = "1.106" src = "1.194">0.088</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_1</twDest><twLogLvls>55</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y66.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_lut&lt;25&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_37_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>dec[32]_PWR_1_o_div_10/n2724&lt;5&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o1281</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[5]_a[32]_MUX_7755_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>dig5&lt;1&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o21</twBEL><twBEL>dig5_1</twBEL></twPathDel><twLogDel>15.652</twLogDel><twRouteDel>25.658</twRouteDel><twTotDel>41.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.433</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_1</twDest><twTotPathDel>41.310</twTotPathDel><twClkSkew dest = "1.106" src = "1.194">0.088</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_1</twDest><twLogLvls>55</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y66.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_lut&lt;25&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_37_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;2&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>dig5&lt;1&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o21</twBEL><twBEL>dig5_1</twBEL></twPathDel><twLogDel>15.401</twLogDel><twRouteDel>25.909</twRouteDel><twTotDel>41.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.428</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_1</twDest><twTotPathDel>41.305</twTotPathDel><twClkSkew dest = "1.106" src = "1.194">0.088</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_1</twDest><twLogLvls>56</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;32&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_xor&lt;32&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;16&gt;1</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;15&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;15&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N427</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[25]_a[32]_MUX_7372_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;2&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>dig5&lt;1&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o21</twBEL><twBEL>dig5_1</twBEL></twPathDel><twLogDel>14.820</twLogDel><twRouteDel>26.485</twRouteDel><twTotDel>41.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="334172814356215510000000000000" iCriticalPaths="334172814356215510000000000000" sType="EndPoint">Paths for end point dig5_2 (SLICE_X7Y57.B6), 334172814356215510000000000000 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.298</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_2</twDest><twTotPathDel>41.176</twTotPathDel><twClkSkew dest = "1.107" src = "1.194">0.087</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_2</twDest><twLogLvls>55</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y66.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_lut&lt;25&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_37_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>dec[32]_PWR_1_o_div_10/n2724&lt;5&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o1281</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[5]_a[32]_MUX_7755_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>dig5&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o31</twBEL><twBEL>dig5_2</twBEL></twPathDel><twLogDel>15.650</twLogDel><twRouteDel>25.526</twRouteDel><twTotDel>41.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.298</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_2</twDest><twTotPathDel>41.176</twTotPathDel><twClkSkew dest = "1.107" src = "1.194">0.087</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_2</twDest><twLogLvls>55</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y66.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_lut&lt;25&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_37_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;2&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>dig5&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o31</twBEL><twBEL>dig5_2</twBEL></twPathDel><twLogDel>15.399</twLogDel><twRouteDel>25.777</twRouteDel><twTotDel>41.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.293</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_2</twDest><twTotPathDel>41.171</twTotPathDel><twClkSkew dest = "1.107" src = "1.194">0.087</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_2</twDest><twLogLvls>56</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;32&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_xor&lt;32&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;16&gt;1</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;15&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;15&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N427</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[25]_a[32]_MUX_7372_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;2&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>dig5&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o31</twBEL><twBEL>dig5_2</twBEL></twPathDel><twLogDel>14.818</twLogDel><twRouteDel>26.353</twRouteDel><twTotDel>41.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="334172814356215510000000000000" iCriticalPaths="334172814356215510000000000000" sType="EndPoint">Paths for end point dig5_3 (SLICE_X0Y58.A5), 334172814356215510000000000000 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.274</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_3</twDest><twTotPathDel>41.154</twTotPathDel><twClkSkew dest = "1.109" src = "1.194">0.085</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_3</twDest><twLogLvls>55</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y66.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_lut&lt;25&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_37_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>dec[32]_PWR_1_o_div_10/n2724&lt;5&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o1281</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[5]_a[32]_MUX_7755_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>dig5&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o41</twBEL><twBEL>dig5_3</twBEL></twPathDel><twLogDel>15.652</twLogDel><twRouteDel>25.502</twRouteDel><twTotDel>41.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.274</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_3</twDest><twTotPathDel>41.154</twTotPathDel><twClkSkew dest = "1.109" src = "1.194">0.085</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_3</twDest><twLogLvls>55</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y66.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_lut&lt;25&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_37_OUT_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_37_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;2&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>dig5&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o41</twBEL><twBEL>dig5_3</twBEL></twPathDel><twLogDel>15.401</twLogDel><twRouteDel>25.753</twRouteDel><twTotDel>41.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-31.269</twSlack><twSrc BELType="DSP">Mmult_n0045</twSrc><twDest BELType="FF">dig5_3</twDest><twTotPathDel>41.149</twTotPathDel><twClkSkew dest = "1.109" src = "1.194">0.085</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0045</twSrc><twDest BELType='FF'>dig5_3</twDest><twLogLvls>56</twLogLvls><twSrcSite>DSP48_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>DSP48_X1Y32.P27</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Mmult_n0045</twComp><twBEL>Mmult_n0045</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>dec&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_lut&lt;17&gt;_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;32&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_35_OUT_xor&lt;32&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_35_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;16&gt;1</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;15&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;15&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N227</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N427</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7397_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[25]_a[32]_MUX_7372_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7381_o</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;14&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_41_OUT_Madd_lut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp><twBEL>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;13&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_lut&lt;18&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y69.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Madd_a[32]_GND_11_o_add_43_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[32]_GND_11_o_add_43_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7541_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7496_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[21]_a[32]_MUX_7475_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y75.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7481_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;11&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7529_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[18]_a[32]_MUX_7511_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[29]_a[32]_MUX_7533_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;10&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7477_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7562_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[19]_a[32]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7538_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;9&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7514_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7595_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[15]_a[32]_MUX_7580_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[26]_a[32]_MUX_7602_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;8&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7628_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;7&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[10]_a[32]_MUX_7651_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7661_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[16]_a[32]_MUX_7645_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[23]_a[32]_MUX_7704_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;6&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7694_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7680_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[24]_a[32]_MUX_7736_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;5&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>dec[32]_PWR_1_o_div_8/n2820&lt;6&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7727_o1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[6]_a[32]_MUX_7721_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;11&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;4&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_a[0]_a[32]_MUX_7760_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_lut&lt;2&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[14]_a[32]_MUX_7746_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;3&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;10&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n266321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2663&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_lut&lt;1&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;17&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;2&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/a[7]_a[32]_MUX_7753_o</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mmux_n2667291</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2667&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_lut&lt;0&gt;</twBEL><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y90.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>dec[32]_PWR_1_o_div_16/n2534&lt;2&gt;</twComp><twBEL>dec[32]_PWR_1_o_div_16/Mcompar_o&lt;1&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>dec[32]_PWR_1_o_div_16_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_lut&lt;1&gt;1_INV_0</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Madd_a[32]_GND_7_o_add_65_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[32]_GND_7_o_add_65_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[8]_a[32]_MUX_3165_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_a[25]_a[32]_MUX_3148_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/a[25]_a[32]_MUX_3148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_lut&lt;6&gt;</twBEL><twBEL>dec[32]_PWR_1_o_mod_17/Mcompar_BUS_0034_INV_2445_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>dec[32]_PWR_1_o_mod_17/BUS_0034_INV_2445_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>dig5&lt;3&gt;</twComp><twBEL>dec[32]_PWR_1_o_mod_17/Mmux_o41</twBEL><twBEL>dig5_3</twBEL></twPathDel><twLogDel>14.820</twLogDel><twRouteDel>26.329</twRouteDel><twTotDel>41.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point to7seg/dec_3 (SLICE_X28Y108.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">to7seg/count_13</twSrc><twDest BELType="FF">to7seg/dec_3</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew dest = "0.834" src = "0.571">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>to7seg/count_13</twSrc><twDest BELType='FF'>to7seg/dec_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>to7seg/count&lt;13&gt;</twComp><twBEL>to7seg/count_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>to7seg/count&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.007</twDelInfo><twComp>to7seg/dec&lt;3&gt;</twComp><twBEL>to7seg/Mmux_count[13]_dec[3]_wide_mux_6_OUT43</twBEL><twBEL>to7seg/dec_3</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point to7seg/an_6 (SLICE_X29Y92.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">to7seg/count_11</twSrc><twDest BELType="FF">to7seg/an_6</twDest><twTotPathDel>0.262</twTotPathDel><twClkSkew dest = "0.086" src = "0.071">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>to7seg/count_11</twSrc><twDest BELType='FF'>to7seg/an_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>to7seg/count&lt;11&gt;</twComp><twBEL>to7seg/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y92.C5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>to7seg/count&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>to7seg/an&lt;6&gt;</twComp><twBEL>to7seg/Mmux_count[13]_an[7]_wide_mux_7_OUT71</twBEL><twBEL>to7seg/an_6</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point to7seg/dec_3 (SLICE_X28Y108.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">to7seg/count_11</twSrc><twDest BELType="FF">to7seg/dec_3</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew dest = "0.834" src = "0.571">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>to7seg/count_11</twSrc><twDest BELType='FF'>to7seg/dec_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>to7seg/count&lt;11&gt;</twComp><twBEL>to7seg/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>to7seg/count&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.016</twDelInfo><twComp>to7seg/dec&lt;3&gt;</twComp><twBEL>to7seg/Mmux_count[13]_dec[3]_wide_mux_6_OUT43_F</twBEL><twBEL>to7seg/Mmux_count[13]_dec[3]_wide_mux_6_OUT43</twBEL><twBEL>to7seg/dec_3</twBEL></twPathDel><twLogDel>0.157</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK100MHZ_BUFGP</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tadc_DCLK" slack="6.000" period="10.000" constraintValue="10.000" deviceLimit="4.000" freqLimit="250.000" physResource="adc/XADC_INST/DCLK" logResource="adc/XADC_INST/DCLK" locationPin="XADC_X0Y0.DCLK" clockNet="CLK100MHZ_BUFGP"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="CLK100MHZ_BUFGP/BUFG/I0" logResource="CLK100MHZ_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="CLK100MHZ_BUFGP/IBUFG"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tdspper_PREG" slack="8.410" period="10.000" constraintValue="10.000" deviceLimit="1.590" freqLimit="628.931" physResource="Mmult_n0045/CLK" logResource="Mmult_n0045/CLK" locationPin="DSP48_X1Y32.CLK" clockNet="CLK100MHZ_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="34">1</twUnmetConstCnt><twDataSheet anchorID="35" twNameLen="15"><twClk2SUList anchorID="36" twDestWidth="9"><twDest>CLK100MHZ</twDest><twClk2SU><twSrc>CLK100MHZ</twSrc><twRiseRise>41.433</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="37"><twErrCnt>123</twErrCnt><twScore>2585408</twScore><twSetupScore>2585408</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2987527469089126900000000000000</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>24471</twConnCnt></twConstCov><twStats anchorID="38"><twMinPer>41.433</twMinPer><twFootnote number="1" /><twMaxFreq>24.135</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon May 22 21:26:35 2017 </twTimestamp></twFoot><twClientInfo anchorID="39"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 715 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
