Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne14.ecn.purdue.edu, pid 6192
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/dbl_bfly_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/dbl_bfly_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0508f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0509e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0503b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0504c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0505e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04ffa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0500c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0501f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb050276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb0502f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fb96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fc16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fcb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fd46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fdf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fe76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04ff06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f8c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f9e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fa66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04fb06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f4a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f546a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f5d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f666a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f6f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04ef86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f0a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f1d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04f2f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04eb86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04ec16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04eca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04ed36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04edc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04ee66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04eef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04e786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04e816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04e8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04e936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04e9c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04ea46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04eae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04eb66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04e3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbb04e486a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e53390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e53dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e5c860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e642e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e64d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e6d7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e76240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e76c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04dff710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e09198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e09be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e0f668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e190f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e19b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e225c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e2b048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e2ba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e35518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04e35f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04dbf9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04dc5470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04dc5eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04dce940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04dd93c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04dd9e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04de0898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04deb320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04debd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04df47f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d7d278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d7dcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d85748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d901d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d90c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d986a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04da0128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04da0b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04daa5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04db3080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04db3ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d3c550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d3cf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d47a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d4f4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d4fef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d55978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d60400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d60e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d6a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d72358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d72da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04cfa828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d032b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d03cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d0d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d17208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d17c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d1e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb05dd6080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb05dd6b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04d2e5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04cb8048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04cb8a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbb04cc1518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc1e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc80b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc82e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc8518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc8748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc8978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc8ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cc8dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd5048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd5278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd54a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd56d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd5908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd5b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd5d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbb04cd5f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fbb04c87eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fbb04c90518>]
others(0)=[]
ingesting configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/dbl_bfly_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33552715548000 because a thread reached the max instruction count
