G2_No_Connection_N1 5000
RULE_ACT001
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_ACT001
Minimum vertical width of ACT layer is 24nm
RULE_ACT003
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_ACT003
Minimum vertical spacing of ACT is 80nm
RULE_ACT004
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_ACT004
Minimum horizontal width of ACT is 110nm
RULE_ACT005
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_ACT005
Horizontal spacing of ACT  must be 80nm
RULE_ACT006
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_ACT006
Minimum notch of ACT is 166nm
RULE_ACT008A
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_ACT008A
Minimum area of ACT is 0.004608 um2
RULE_ACT008B
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_ACT008B
Minimum enclosed area of ACT is 0.004608 um2
RULE_GATE001
4 4 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GATE001
Exact horizontal width of GATE is 20nm
e 1 2
CN G2_No_Connection_N1 c 1 0 0 1 0 0 0
574 -2565 966 -2565
645 -2495 895 -2495
e 2 2
645 -1590 895 -1590
574 -1520 966 -1520
e 3 2
1264 -2565 1656 -2565
1335 -2495 1585 -2495
e 4 2
1335 -1590 1585 -1590
1264 -1520 1656 -1520
RULE_GATE002
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GATE002
Horizontal pitch of GATE (i.e. horizontal width between two gate polygons) is 15 nm
RULE_GATE005
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GATE005
Minimum extension of ACT past GATE is 10nm
RULE_GATE006
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GATE006
Minimum extension of GATE past ACT is 10nm
RULE_SDC001
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC001
Horizontal Width of SDC is 28nm
RULE_SDC002
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC002
Horizontal spacing of SDC is 110nm
RULE_SDC003A
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC003A
Minimum spacing of SDC to GATE is 10nm
RULE_SDC004
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC004
Minimum extenxion of ACT past SDC in horizontal direction is 2nm
RULE_SDC005
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC005
Minimum Vertical length of SDC is 44nm
RULE_SDC006
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC006
Minimum Vertical spacing of SDC is 62nm
RULE_SDC007
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC007
Minimum Vertical extension of SDC past ACT is 0nm
RULE_SDC008
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_SDC008
SDC layer may not bend
RULE_IL001
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL001
Horizontal width of IL is 24nm
RULE_IL002
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL002
Horizontal spacing of IL is 40nm
RULE_IL003A
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL003A
Minimum spacing between IL and GATE is 10nm
RULE_IL004
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL004
Minimum horizontal enclosure of SDC around IL is 2 nm
RULE_IL005
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL005
Minimum Vertical overlap of SDC and IL is 58nm
RULE_IL006
6 6 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL006
Vertical length of IL is 68nm
e 1 2
CN G2_No_Connection_N1 c 1 0 0 1 0 0 0
365 -2395 485 -2395
365 -2205 485 -2205
e 2 2
365 -1880 485 -1880
365 -1690 485 -1690
e 3 2
1055 -2395 1175 -2395
1055 -2205 1175 -2205
e 4 2
1055 -1880 1175 -1880
1055 -1690 1175 -1690
e 5 2
1745 -2395 1865 -2395
1745 -2205 1865 -2205
e 6 2
1745 -1880 1865 -1880
1745 -1690 1865 -1690
RULE_IL007
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL007
Vertical spacing of IL is 48nm
RULE_IL008
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL008
IL may not bend
RULE_IL009
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL009
Minimum horizontal spacing of SDC and IL is 16nm
RULE_IL010
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_IL010
Minimum vertical spacing of SDC and IL is 16nm
RULE_GC001
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC001A
Minimum vertical width of GC is 44nm
RULE_GC002
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC001B
Minimum horizontal length of GC is 20nm
RULE_GC003
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC003
Minimum vertical spacing of GC is 40nm
RULE_GC004
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC004
Minimum horizontal spacing of GC is 40nm
RULE_GC005
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC005
Minimum vertical spacing of GC to ACT is 6nm
RULE_GC006
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC006
Minimum horizontal extension of GC past GATE is 2nm
RULE_GC007
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC007
Minimum horizontal space of GC to IL is 4nm
RULE_GC008
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC008
Minimum vertical space of GC to IL is 4nm
RULE_GC009A
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC009A
Minimum horizontal space of SDC to GATE is 10nm
RULE_GC010
12 12 3 Oct 22 13:32:10 2021                   
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC010
Minimum horizontal overlap of GC and IL is 24nm
e 1 2
CN G2_No_Connection_N1 c 1 0 0 1 0 0 0
355 -2415 355 -2195
365 -2395 365 -2205
e 2 2
355 -1890 355 -1670
365 -1880 365 -1690
e 3 2
485 -2395 485 -2205
495 -2415 495 -2195
e 4 2
485 -1880 485 -1690
495 -1890 495 -1670
e 5 2
1045 -2415 1045 -2195
1055 -2395 1055 -2205
e 6 2
1045 -1890 1045 -1670
1055 -1880 1055 -1690
e 7 2
1175 -2395 1175 -2205
1185 -2415 1185 -2195
e 8 2
1175 -1880 1175 -1690
1185 -1890 1185 -1670
e 9 2
1735 -2415 1735 -2195
1745 -2395 1745 -2205
e 10 2
1735 -1890 1735 -1670
1745 -1880 1745 -1690
e 11 2
1865 -2395 1865 -2205
1875 -2415 1875 -2195
e 12 2
1865 -1880 1865 -1690
1875 -1890 1875 -1670
RULE_GC011
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC011
Minimum vertical extension of IL past GC is 4nm
RULE_GC012
0 0 3 Oct 22 13:32:10 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/N1/No_Connection/_calibreDRC.rul_
RULE_GC012
GC may not bend
