Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2016.3/bin/unwrapped/lnx64.o/xelab --timescale 1ps/1ps --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -sv_lib dpi -snapshot tb work.tb work.glbl work.test_hello_world 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1568]
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1570]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_cplx.sv" Line 855 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_top.sv" Line 1734 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ddr4_rcd_model(tCK=952,tPDM=0,MC...
Compiling module work.short
Compiling module work.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module work.StateTable
Compiling module work.ddr4_model(CONFIGURED_DQ_BITS=4)...
Compiling module work.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module work.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module work.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module work.flop_fifo_in(WIDTH=79,DEPTH=3)
Compiling module work.flop_fifo_in(WIDTH=66,DEPTH=3)
Compiling module work.flop_fifo_in(WIDTH=64,DEPTH=3)
Compiling module work.flop_fifo(WIDTH=9,DEPTH=3)
Compiling module work.flop_fifo(WIDTH=10,DEPTH=3)
Compiling module work.flop_fifo(WIDTH=64,DEPTH=3)
Compiling module work.axi4_flop_fifo(IN_FIFO=1,A_USER_...
Compiling module work.sync(WIDTH=4)
Compiling module work.ccf_ctl(ADDR_WIDTH=3)
Compiling module work.flop_ccf(ADDR_WIDTH=3,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=3,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=3,DATA_WIDTH...
Compiling module work.sync(WIDTH=3)
Compiling module work.ccf_ctl(ADDR_WIDTH=2)
Compiling module work.flop_ccf(ADDR_WIDTH=2,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=2,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=2,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=2,DATA_WIDTH...
Compiling module work.axi4_ccf(A_USER_WIDTH=1,FIFO_ADD...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=15.0,...
Compiling module work.ddr4_v2_1_0_infrastructure(CLKIN...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module work.ddr4_phy_v2_1_0_pll(SYSCLK_TYPE=...
Compiling module unisims_ver.OBUFDS
Compiling module work.ddr4_phy_v2_1_0_iob_byte(IOBTYPE...
Compiling module work.ddr4_phy_v2_1_0_iob_byte(IOBTYPE...
Compiling module work.ddr4_phy_v2_1_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS(DQS_BIAS="FALSE")
Compiling module unisims_ver.IOBUFE3_default
Compiling module work.ddr4_phy_v2_1_0_iob_byte(IOBTYPE...
Compiling module work.ddr4_phy_v2_1_0_iob(BYTES=12,IOB...
Compiling module work.ddr4_phy_v2_1_0_fifo_sv(DEPTH=16...
Compiling module work.ddr4_phy_v2_1_0_bitslice_behav(T...
Compiling module work.ddr4_phy_v2_1_0_bitslice_behav(T...
Compiling module work.ddr4_phy_v2_1_0_xiphy_behav(tCK=...
Compiling module work.ddr4_core_phy_ddr4_default
Compiling module work.ddr4_core_phy
Compiling module work.ddr4_v2_1_0_mc_group(ABITS=17,CO...
Compiling module work.ddr4_v2_1_0_mc_act_rank(tFAW=16,...
Compiling module work.ddr4_v2_1_0_mc_act_timer(tFAW=16...
Compiling module work.ddr4_v2_1_0_mc_arb_a(TCQ=0.1)
Compiling module work.ddr4_v2_1_0_mc_wtr(tWTR_L=9,tWTR...
Compiling module work.ddr4_v2_1_0_mc_rd_wr(tWTR_L=9,tW...
Compiling module work.ddr4_v2_1_0_mc_arb_c(TCQ=0.1,S_H...
Compiling module work.ddr4_v2_1_0_mc_arb_p(TCQ=0.1)
Compiling module work.ddr4_v2_1_0_mc_cmd_mux_ap(ABITS=...
Compiling module work.ddr4_v2_1_0_mc_arb_mux_p(MEM="DD...
Compiling module work.ddr4_v2_1_0_cal_mc_odt(ODTWR=16'...
Compiling module work.ddr4_v2_1_0_mc_ctl(RANKS=1,ABITS...
Compiling module work.ddr4_v2_1_0_mc_cmd_mux_c(COLBITS...
Compiling module work.ddr4_v2_1_0_mc_ref(NUMREF=1,RANK...
Compiling module work.ddr4_v2_1_0_mc_periodic(TCQ=0.1)
Compiling module work.ddr4_v2_1_0_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module work.ddr4_v2_1_0_mc_ecc_buf(TCQ=0.1,P...
Compiling module work.ddr4_v2_1_0_mc_ecc_merge_enc(TCQ...
Compiling module work.ddr4_v2_1_0_mc_ecc_fi_xor(DQ_WID...
Compiling module work.ddr4_v2_1_0_mc_ecc_gen(CODE_WIDT...
Compiling module work.ddr4_v2_1_0_mc_ecc(TCQ=0.1,PAYLO...
Compiling module work.ddr4_v2_1_0_mc(ABITS=17,BABITS=2...
Compiling module work.ddr4_v2_1_0_ui_cmd(TCQ=100.0,ADD...
Compiling module work.ddr4_v2_1_0_ui_wr_data(TCQ=100.0...
Compiling module work.ddr4_v2_1_0_ui_rd_data(TCQ=100.0...
Compiling module work.ddr4_v2_1_0_ui(MEM="DDR4",TCQ=10...
Compiling module work.ddr4_v2_1_0_cal_debug_microblaze...
Compiling module work.ddr4_v2_1_0_cal_cplx_data(TCQ=10...
Compiling module work.ddr4_v2_1_0_cal_cplx(DBYTES=9,AB...
Compiling module work.ddr4_v2_1_0_cal_mc_odt(ODTWR=16'...
Compiling module work.ddr4_v2_1_0_cal_addr_decode(MEMO...
Compiling module work.ddr4_v2_1_0_cal_config_rom(MEM0=...
Compiling module work.ddr4_v2_1_0_chipscope_xsdb_slave...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_xsdb_arbiter(TCQ...
Compiling module work.ddr4_v2_1_0_bram_tdp(INIT=2304'b...
Compiling module work.ddr4_v2_1_0_cfg_mem_mod(SIZE=368...
Compiling module work.ddr4_v2_1_0_cal_xsdb_bram(MEM="D...
Compiling module work.ddr4_v2_1_0_cal(ABITS=17,BABITS=...
Compiling module work.ddr4_v2_1_0_cal_rd_en(RANKS=1,RL...
Compiling module work.ddr4_v2_1_0_cal_read(DBAW=5,DBYT...
Compiling module work.ddr4_v2_1_0_cal_wr_bit(TCQ=0.1)
Compiling module work.ddr4_v2_1_0_cal_wr_byte(TCQ=0.1)
Compiling module work.ddr4_v2_1_0_cal_write(DBAW=5,DBY...
Compiling module work.ddr4_v2_1_0_cal_pi(DBAW=5,DBYTES...
Compiling module work.ddr4_v2_1_0_cal_top(ABITS=17,BAB...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FDR
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE(INIT=1'b1)
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=0,DOB_REG=0,INI...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module work.microblaze_mcs
Compiling module work.ddr4_core_microblaze_mcs
Compiling module work.ddr4_core_ddr4_cal_riu(MCS_ECC_E...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_v2_1_0_cal_sync(SYNC_MTBF=2...
Compiling module work.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module work.ddr4_v2_1_0_axic_register_slice(...
Compiling module work.ddr4_v2_1_0_axic_register_slice(...
Compiling module work.ddr4_v2_1_0_axic_register_slice(...
Compiling module work.ddr4_v2_1_0_axic_register_slice(...
Compiling module work.ddr4_v2_1_0_axi_register_slice(C...
Compiling module work.ddr4_v2_1_0_axi_incr_cmd(C_AXI_A...
Compiling module work.ddr4_v2_1_0_axi_wrap_cmd(C_AXI_A...
Compiling module work.ddr4_v2_1_0_axi_cmd_translator(C...
Compiling module work.ddr4_v2_1_0_axi_wr_cmd_fsm(C_MC_...
Compiling module work.ddr4_v2_1_0_axi_aw_channel(C_ID_...
Compiling module work.ddr4_v2_1_0_axi_w_channel(C_DATA...
Compiling module work.ddr4_v2_1_0_axi_fifo(C_WIDTH=6,C...
Compiling module work.ddr4_v2_1_0_axi_b_channel(C_ID_W...
Compiling module work.ddr4_v2_1_0_axi_incr_cmd(C_AXI_A...
Compiling module work.ddr4_v2_1_0_axi_wrap_cmd(C_AXI_A...
Compiling module work.ddr4_v2_1_0_axi_cmd_translator(C...
Compiling module work.ddr4_v2_1_0_axi_cmd_fsm(C_MC_BUR...
Compiling module work.ddr4_v2_1_0_axi_ar_channel(C_ID_...
Compiling module work.ddr4_v2_1_0_axi_fifo(C_WIDTH=513...
Compiling module work.ddr4_v2_1_0_axi_fifo(C_WIDTH=9,C...
Compiling module work.ddr4_v2_1_0_axi_r_channel(C_ID_W...
Compiling module work.ddr4_v2_1_0_axi_cmd_arbiter(C_MC...
Compiling module work.ddr4_v2_1_0_axi(C_S_AXI_ID_WIDTH...
Compiling module work.ddr4_v2_1_0_axi_ctrl_addr_decode...
Compiling module work.ddr4_v2_1_0_axi_ctrl_write(C_ADD...
Compiling module work.ddr4_v2_1_0_axi_ctrl_addr_decode...
Compiling module work.ddr4_v2_1_0_axi_ctrl_read(C_ADDR...
Compiling module work.ddr4_v2_1_0_axi_ctrl_reg(C_REG_W...
Compiling module work.ddr4_v2_1_0_axi_ctrl_reg(C_REG_W...
Compiling module work.ddr4_v2_1_0_axi_ctrl_reg(C_REG_W...
Compiling module work.ddr4_v2_1_0_axi_ctrl_reg(C_REG_W...
Compiling module work.ddr4_v2_1_0_axi_ctrl_reg(C_REG_W...
Compiling module work.ddr4_v2_1_0_axi_ctrl_reg(C_REG_W...
Compiling module work.ddr4_v2_1_0_axi_ctrl_reg_bank(C_...
Compiling module work.ddr4_v2_1_0_axi_ctrl_top(C_S_AXI...
Compiling module work.ddr4_core_ddr4_default
Compiling module work.ddr4_core
Compiling module work.sh_bfm
Compiling module work.flop_fifo_in(WIDTH=78,DEPTH=3)
Compiling module work.flop_fifo(WIDTH=8,DEPTH=3)
Compiling module work.axi4_flop_fifo(IN_FIFO=1,ID_WIDT...
Compiling module work.ddr4_core_phy_2
Compiling module work.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module work.ddr4_core_ddr4_default_2
Compiling module work.ddr4_core_2
Compiling module work.mgt_gen_axl(ADDR_WIDTH=32,SINGLE...
Compiling module work.mgt_acc_axl(ADDR_WIDTH=32)
Compiling module work.sync(WIDTH=2)
Compiling module work.ccf_ctl(ADDR_WIDTH=1)
Compiling module work.flop_ccf(ADDR_WIDTH=1,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=1,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=1,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=2,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=2,DATA_WIDTH...
Compiling module work.flop_ccf(ADDR_WIDTH=2,DATA_WIDTH...
Compiling module work.axi4_ccf(ADDR_WIDTH=32,DATA_WIDT...
Compiling module work.sh_ddr(NUM_DDR=3)
Compiling module work.cl_hello_world(NUM_PCIE=1,NUM_DD...
Compiling module work.tb
Compiling module work.glbl
Compiling module work.test_hello_world
Compiling package work.arch_package
Compiling package work.MemArray
Compiling package work.proj_package
Built simulation snapshot tb
