{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627257103314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627257103320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 16:51:43 2021 " "Processing started: Sun Jul 25 16:51:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627257103320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627257103320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627257103320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1627257103676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.sv(94) " "Verilog HDL information at fsm.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1627257110086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failed FAILED fsm.sv(31) " "Verilog HDL Declaration information at fsm.sv(31): object \"failed\" differs only in case from object \"FAILED\" in the same scope" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627257110086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm.sv(7) " "Verilog HDL Declaration information at fsm.sv(7): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627257110086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sseg_controller " "Found entity 1: sseg_controller" {  } { { "sseg_controller.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/sseg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file e_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_rom " "Found entity 1: e_rom" {  } { { "e_rom.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_memory " "Found entity 1: d_memory" {  } { { "d_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fsm fsm.sv(37) " "Verilog HDL Parameter Declaration warning at fsm.sv(37): Parameter Declaration in module \"fsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1627257110091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fsm fsm.sv(38) " "Verilog HDL Parameter Declaration warning at fsm.sv(38): Parameter Declaration in module \"fsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1627257110091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fsm fsm.sv(39) " "Verilog HDL Parameter Declaration warning at fsm.sv(39): Parameter Declaration in module \"fsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1627257110091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627257110125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "secret_key ksa.sv(113) " "Verilog HDL Always Construct warning at ksa.sv(113): inferring latch(es) for variable \"secret_key\", which holds its previous value in one or more paths through the always construct" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1627257110130 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ksa.sv(133) " "Verilog HDL assignment warning at ksa.sv(133): truncated value with size 4 to match size of target (1)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110130 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ksa.sv(134) " "Verilog HDL assignment warning at ksa.sv(134): truncated value with size 4 to match size of target (1)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110130 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ksa.sv(135) " "Verilog HDL assignment warning at ksa.sv(135): truncated value with size 4 to match size of target (1)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110130 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..3\] ksa.sv(6) " "Output port \"LEDR\[5..3\]\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1627257110130 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[0\] ksa.sv(114) " "Inferred latch for \"secret_key\[0\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[1\] ksa.sv(114) " "Inferred latch for \"secret_key\[1\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[2\] ksa.sv(114) " "Inferred latch for \"secret_key\[2\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[3\] ksa.sv(114) " "Inferred latch for \"secret_key\[3\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[4\] ksa.sv(114) " "Inferred latch for \"secret_key\[4\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[5\] ksa.sv(114) " "Inferred latch for \"secret_key\[5\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[6\] ksa.sv(114) " "Inferred latch for \"secret_key\[6\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[7\] ksa.sv(114) " "Inferred latch for \"secret_key\[7\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[8\] ksa.sv(114) " "Inferred latch for \"secret_key\[8\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[9\] ksa.sv(114) " "Inferred latch for \"secret_key\[9\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[10\] ksa.sv(114) " "Inferred latch for \"secret_key\[10\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110131 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[11\] ksa.sv(114) " "Inferred latch for \"secret_key\[11\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[12\] ksa.sv(114) " "Inferred latch for \"secret_key\[12\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[13\] ksa.sv(114) " "Inferred latch for \"secret_key\[13\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[14\] ksa.sv(114) " "Inferred latch for \"secret_key\[14\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[15\] ksa.sv(114) " "Inferred latch for \"secret_key\[15\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[16\] ksa.sv(114) " "Inferred latch for \"secret_key\[16\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[17\] ksa.sv(114) " "Inferred latch for \"secret_key\[17\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[18\] ksa.sv(114) " "Inferred latch for \"secret_key\[18\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[19\] ksa.sv(114) " "Inferred latch for \"secret_key\[19\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[20\] ksa.sv(114) " "Inferred latch for \"secret_key\[20\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[21\] ksa.sv(114) " "Inferred latch for \"secret_key\[21\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[22\] ksa.sv(114) " "Inferred latch for \"secret_key\[22\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secret_key\[23\] ksa.sv(114) " "Inferred latch for \"secret_key\[23\]\" at ksa.sv(114)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627257110132 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory s_memory:FOR_MULTI_CORE\[0\].s_memory_inst " "Elaborating entity \"s_memory\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].s_memory_inst" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "altsyncram_component" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257110198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110199 ""}  } { { "s_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627257110199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d32 " "Found entity 1: altsyncram_2d32" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d32 s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated " "Elaborating entity \"altsyncram_2d32\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsp2 " "Found entity 1: altsyncram_dsp2" {  } { { "db/altsyncram_dsp2.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_dsp2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsp2 s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1 " "Elaborating entity \"altsyncram_dsp2\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1\"" {  } { { "db/altsyncram_2d32.tdf" "altsyncram1" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "mgl_prim2" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257110614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110615 ""}  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627257110615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_memory d_memory:FOR_MULTI_CORE\[0\].d_memory_inst " "Elaborating entity \"d_memory\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].d_memory_inst" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "d_memory.v" "altsyncram_component" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "d_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257110726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110727 ""}  } { { "d_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627257110727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oa32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oa32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oa32 " "Found entity 1: altsyncram_oa32" {  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oa32 d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated " "Elaborating entity \"altsyncram_oa32\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nop2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nop2 " "Found entity 1: altsyncram_nop2" {  } { { "db/altsyncram_nop2.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_nop2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nop2 d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|altsyncram_nop2:altsyncram1 " "Elaborating entity \"altsyncram_nop2\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|altsyncram_nop2:altsyncram1\"" {  } { { "db/altsyncram_oa32.tdf" "altsyncram1" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oa32.tdf" "mgl_prim2" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257110809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1140850688 " "Parameter \"NODE_NAME\" = \"1140850688\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110810 ""}  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627257110810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_rom e_rom:FOR_MULTI_CORE\[0\].E_ROM " "Elaborating entity \"e_rom\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].E_ROM" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "altsyncram_component" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257110843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../secret_messages/msg_4_for_task3/message.mif " "Parameter \"init_file\" = \"../secret_messages/msg_4_for_task3/message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110844 ""}  } { { "e_rom.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627257110844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ne02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ne02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ne02 " "Found entity 1: altsyncram_ne02" {  } { { "db/altsyncram_ne02.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_ne02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ne02 e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated " "Elaborating entity \"altsyncram_ne02\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3423.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3423.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3423 " "Found entity 1: altsyncram_3423" {  } { { "db/altsyncram_3423.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_3423.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257110909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257110909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3423 e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|altsyncram_3423:altsyncram1 " "Elaborating entity \"altsyncram_3423\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|altsyncram_3423:altsyncram1\"" {  } { { "db/altsyncram_ne02.tdf" "altsyncram1" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_ne02.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ne02.tdf" "mgl_prim2" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_ne02.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ne02.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_ne02.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257110934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_ne02:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1157627904 " "Parameter \"NODE_NAME\" = \"1157627904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110935 ""}  } { { "db/altsyncram_ne02.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_ne02.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627257110935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[0\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(91) " "Verilog HDL assignment warning at fsm.sv(91): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(96) " "Verilog HDL assignment warning at fsm.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(115) " "Verilog HDL assignment warning at fsm.sv(115): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(116) " "Verilog HDL assignment warning at fsm.sv(116): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(117) " "Verilog HDL assignment warning at fsm.sv(117): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(131) " "Verilog HDL assignment warning at fsm.sv(131): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(147) " "Verilog HDL assignment warning at fsm.sv(147): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(152) " "Verilog HDL assignment warning at fsm.sv(152): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(166) " "Verilog HDL assignment warning at fsm.sv(166): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(176) " "Verilog HDL assignment warning at fsm.sv(176): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110941 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(183) " "Verilog HDL assignment warning at fsm.sv(183): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(196) " "Verilog HDL assignment warning at fsm.sv(196): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(211) " "Verilog HDL assignment warning at fsm.sv(211): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(225) " "Verilog HDL assignment warning at fsm.sv(225): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(235) " "Verilog HDL assignment warning at fsm.sv(235): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(246) " "Verilog HDL assignment warning at fsm.sv(246): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(255) " "Verilog HDL assignment warning at fsm.sv(255): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(274) " "Verilog HDL assignment warning at fsm.sv(274): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(275) " "Verilog HDL assignment warning at fsm.sv(275): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110942 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[1\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[1\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[1\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257110996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(91) " "Verilog HDL assignment warning at fsm.sv(91): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110997 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(96) " "Verilog HDL assignment warning at fsm.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110997 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(115) " "Verilog HDL assignment warning at fsm.sv(115): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110997 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(116) " "Verilog HDL assignment warning at fsm.sv(116): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110997 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(117) " "Verilog HDL assignment warning at fsm.sv(117): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110997 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(131) " "Verilog HDL assignment warning at fsm.sv(131): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110997 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(147) " "Verilog HDL assignment warning at fsm.sv(147): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110997 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(152) " "Verilog HDL assignment warning at fsm.sv(152): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(166) " "Verilog HDL assignment warning at fsm.sv(166): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(176) " "Verilog HDL assignment warning at fsm.sv(176): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(183) " "Verilog HDL assignment warning at fsm.sv(183): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(196) " "Verilog HDL assignment warning at fsm.sv(196): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(211) " "Verilog HDL assignment warning at fsm.sv(211): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(225) " "Verilog HDL assignment warning at fsm.sv(225): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(235) " "Verilog HDL assignment warning at fsm.sv(235): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(246) " "Verilog HDL assignment warning at fsm.sv(246): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(255) " "Verilog HDL assignment warning at fsm.sv(255): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(274) " "Verilog HDL assignment warning at fsm.sv(274): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257110999 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(275) " "Verilog HDL assignment warning at fsm.sv(275): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111000 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[2\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[2\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[2\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257111052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(91) " "Verilog HDL assignment warning at fsm.sv(91): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111053 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(96) " "Verilog HDL assignment warning at fsm.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111053 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(115) " "Verilog HDL assignment warning at fsm.sv(115): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111053 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(116) " "Verilog HDL assignment warning at fsm.sv(116): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111053 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(117) " "Verilog HDL assignment warning at fsm.sv(117): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111053 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(131) " "Verilog HDL assignment warning at fsm.sv(131): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111053 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(147) " "Verilog HDL assignment warning at fsm.sv(147): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(152) " "Verilog HDL assignment warning at fsm.sv(152): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(166) " "Verilog HDL assignment warning at fsm.sv(166): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(176) " "Verilog HDL assignment warning at fsm.sv(176): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(183) " "Verilog HDL assignment warning at fsm.sv(183): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(196) " "Verilog HDL assignment warning at fsm.sv(196): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(211) " "Verilog HDL assignment warning at fsm.sv(211): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(225) " "Verilog HDL assignment warning at fsm.sv(225): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(235) " "Verilog HDL assignment warning at fsm.sv(235): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111054 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(246) " "Verilog HDL assignment warning at fsm.sv(246): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111055 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(255) " "Verilog HDL assignment warning at fsm.sv(255): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111055 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(274) " "Verilog HDL assignment warning at fsm.sv(274): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111055 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(275) " "Verilog HDL assignment warning at fsm.sv(275): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111055 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[3\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[3\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257111109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(91) " "Verilog HDL assignment warning at fsm.sv(91): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111110 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(96) " "Verilog HDL assignment warning at fsm.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111110 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(115) " "Verilog HDL assignment warning at fsm.sv(115): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111110 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(116) " "Verilog HDL assignment warning at fsm.sv(116): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111110 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(117) " "Verilog HDL assignment warning at fsm.sv(117): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111110 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(131) " "Verilog HDL assignment warning at fsm.sv(131): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111110 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(147) " "Verilog HDL assignment warning at fsm.sv(147): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(152) " "Verilog HDL assignment warning at fsm.sv(152): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(166) " "Verilog HDL assignment warning at fsm.sv(166): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(176) " "Verilog HDL assignment warning at fsm.sv(176): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(183) " "Verilog HDL assignment warning at fsm.sv(183): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(196) " "Verilog HDL assignment warning at fsm.sv(196): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(211) " "Verilog HDL assignment warning at fsm.sv(211): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(225) " "Verilog HDL assignment warning at fsm.sv(225): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(235) " "Verilog HDL assignment warning at fsm.sv(235): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(246) " "Verilog HDL assignment warning at fsm.sv(246): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(255) " "Verilog HDL assignment warning at fsm.sv(255): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(274) " "Verilog HDL assignment warning at fsm.sv(274): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(275) " "Verilog HDL assignment warning at fsm.sv(275): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627257111111 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_controller sseg_controller:DISPLAY_HEX0 " "Elaborating entity \"sseg_controller\" for hierarchy \"sseg_controller:DISPLAY_HEX0\"" {  } { { "ksa.sv" "DISPLAY_HEX0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257111132 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1627257111298 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.25.16:51:53 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl " "2021.07.25.16:51:53 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257113868 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257115779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257116004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257118293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257118309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257118347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257118408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257118411 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627257118411 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1627257119086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257119166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257119166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257119287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257119287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257119295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257119295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257119302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257119302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 499 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257119353 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257119353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257119353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257119385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257119385 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257120748 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[1\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[1\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257120748 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[2\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[2\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257120748 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257120748 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1627257120748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0\"" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257120781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0 " "Instantiated megafunction \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257120782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257120782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257120782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627257120782 ""}  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627257120782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257120813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257120813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257120825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257120825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627257120839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627257120839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[0\] " "Latch secret_key\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121466 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[1\] " "Latch secret_key\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121466 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[2\] " "Latch secret_key\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121467 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[3\] " "Latch secret_key\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121467 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[4\] " "Latch secret_key\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121467 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[5\] " "Latch secret_key\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121467 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[6\] " "Latch secret_key\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121467 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[7\] " "Latch secret_key\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121467 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[8\] " "Latch secret_key\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[9\] " "Latch secret_key\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[10\] " "Latch secret_key\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[11\] " "Latch secret_key\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[12\] " "Latch secret_key\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[13\] " "Latch secret_key\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[14\] " "Latch secret_key\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[15\] " "Latch secret_key\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121468 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[16\] " "Latch secret_key\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[17\] " "Latch secret_key\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[18\] " "Latch secret_key\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[19\] " "Latch secret_key\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[20\] " "Latch secret_key\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[21\] " "Latch secret_key\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[22\] " "Latch secret_key\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "secret_key\[23\] " "Latch secret_key\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked " "Ports D and ENA on the latch are fed by the same signal fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|real_cracked" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1627257121469 ""}  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1627257121469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627257122219 "|ksa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627257122219 "|ksa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627257122219 "|ksa|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1627257122219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257122365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1627257123160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257123495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1627257123808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627257124262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124262 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627257124359 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Quartus II" 0 -1 1627257124359 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627257124479 "|ksa|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1627257124479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2538 " "Implemented 2538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627257124487 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627257124487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2370 " "Implemented 2370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627257124487 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1627257124487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627257124487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627257124538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 16:52:04 2021 " "Processing ended: Sun Jul 25 16:52:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627257124538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627257124538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627257124538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627257124538 ""}
