0.6
2017.4
Dec 15 2017
21:07:18
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ADD.v,1729997721,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/Decoder38.v,,ADD,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ALU_8.v,1729992661,verilog,,,,ALU_8,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/Decoder38.v,1729989773,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLL.v,,Decoder38,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLL.v,1729989164,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLT.v,,SLL,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLT.v,1729991308,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SUB.v,,SLT,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SUB.v,1729991705,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_1bit.v,,SUB,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_1bit.v,1729993855,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_32bit.v,,adder_1bit,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_32bit.v,1729997076,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_8bit.v,,adder_32bit,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_8bit.v,1729996696,verilog,,D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ALU_8.v,,adder_8bit,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v,1734224961,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/MultiCycleCPU.v,,InstructionMemory,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/DataMemory_4Kx32.v,1734163296,verilog,,D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v,,DataMemory_4Kx32,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v,1730619386,verilog,,D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v,,Decoder24,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_1Kx16.v,1730982286,verilog,,D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v,,RAM_1Kx16,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v,1734836806,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_MultiCycleCPU.v,,RegFile,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_MultiCycleCPU.v,1734225313,verilog,,,,sim_MultiCycleCPU,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v,1734517931,verilog,,,,sim_SimpleCycleCPU,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU.v,1734222064,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v,,ALU,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v,1734228076,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ControlUnit.v,,ALUControlUnit,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v,1734535301,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v,,ALU_noclk,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v,1734532161,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v,,CU_completed,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ControlUnit.v,1734143967,verilog,,D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/DataMemory_4Kx32.v,,ControlUnit,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v,1734535467,verilog,,D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v,,DataMemory,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/MultiCycleCPU.v,1734226632,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v,,MultiCycleCPU,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v,1734222853,verilog,,D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_1Kx16.v,,ProgramCounter,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v,1734517050,verilog,,D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v,,SimpleCycleCPU,,,,,,,,
