`timescale 1ns/100ps

module ElementAddition_U
#(
	parameter ELEMENT_WIDTH = 64
)
(
	clk,
	reset_n,
	
	valid,
	data_in,
	
	data_out
);

input logic 

endmodule
