#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14480c4d0 .scope module, "cache" "cache" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "cpu_data_in";
    .port_info 3 /INPUT 16 "cpu_addr_in";
    .port_info 4 /INPUT 1 "cpu_read_en";
    .port_info 5 /INPUT 1 "cpu_write_en";
    .port_info 6 /OUTPUT 32 "cpu_data_out";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 32 "mem_data_out";
    .port_info 9 /OUTPUT 16 "mem_addr_out";
    .port_info 10 /OUTPUT 1 "mem_read_en";
    .port_info 11 /OUTPUT 1 "mem_write_en";
    .port_info 12 /INPUT 32 "mem_data_in";
    .port_info 13 /INPUT 1 "mem_ready";
P_0x144807320 .param/l "CACHE_SIZE" 0 2 19, +C4<00000000000000000000010000000000>;
P_0x144807360 .param/l "LINE_SIZE" 0 2 20, +C4<00000000000000000000000001000000>;
o0x1380300d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x14480cde0 .functor BUFZ 32, o0x1380300d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x1380300a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x14481e7b0 .functor BUFZ 16, o0x1380300a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14481e840 .functor NOT 1, v0x14481db50_0, C4<0>, C4<0>, C4<0>;
o0x138030130 .functor BUFZ 1, C4<z>; HiZ drive
L_0x14481e910 .functor AND 1, o0x138030130, L_0x14481e840, C4<1>, C4<1>;
o0x138030190 .functor BUFZ 1, C4<z>; HiZ drive
L_0x14481ea20 .functor BUFZ 1, o0x138030190, C4<0>, C4<0>, C4<0>;
v0x14480ce50_0 .net *"_ivl_4", 0 0, L_0x14481e840;  1 drivers
v0x14481dab0 .array "cache_data", 1023 0, 31 0;
v0x14481db50_0 .var "cache_hit", 0 0;
o0x138030070 .functor BUFZ 1, C4<z>; HiZ drive
v0x14481dbe0_0 .net "clk", 0 0, o0x138030070;  0 drivers
v0x14481dc80_0 .net "cpu_addr_in", 15 0, o0x1380300a0;  0 drivers
v0x14481dd70_0 .net "cpu_data_in", 31 0, o0x1380300d0;  0 drivers
v0x14481de20_0 .var "cpu_data_out", 31 0;
v0x14481ded0_0 .net "cpu_read_en", 0 0, o0x138030130;  0 drivers
v0x14481df70_0 .var "cpu_ready", 0 0;
v0x14481e080_0 .net "cpu_write_en", 0 0, o0x138030190;  0 drivers
v0x14481e110_0 .net "mem_addr_out", 15 0, L_0x14481e7b0;  1 drivers
o0x1380301f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14481e1c0_0 .net "mem_data_in", 31 0, o0x1380301f0;  0 drivers
v0x14481e270_0 .net "mem_data_out", 31 0, L_0x14480cde0;  1 drivers
v0x14481e320_0 .net "mem_read_en", 0 0, L_0x14481e910;  1 drivers
o0x138030280 .functor BUFZ 1, C4<z>; HiZ drive
v0x14481e3c0_0 .net "mem_ready", 0 0, o0x138030280;  0 drivers
v0x14481e460_0 .net "mem_write_en", 0 0, L_0x14481ea20;  1 drivers
o0x1380302e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14481e500_0 .net "reset", 0 0, o0x1380302e0;  0 drivers
E_0x14480c930 .event posedge, v0x14481dbe0_0;
    .scope S_0x14480c4d0;
T_0 ;
    %wait E_0x14480c930;
    %load/vec4 v0x14481e500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14481de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14481df70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14481db50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14481ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14481dc80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x14481dab0, 4;
    %assign/vec4 v0x14481de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14481df70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14481e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14481dd70_0;
    %load/vec4 v0x14481dc80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14481dab0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14481df70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14481df70_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cache.v";
