<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="aluIO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decoder3b8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Decoder3b8.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EPC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="EPC.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Final_Data_Path.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Final_Data_Path.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Instruction_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Instruction_Register.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Interrupt_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Interrupt_Register.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MemoryMapDecoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MemoryMapDecoder.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Memory_Data_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Memory_Data_Register.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Old_and_New_Interrupt.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Old_and_New_Interrupt.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Or16b2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Or16b2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="PC_Register.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="STATE_CONTROL_UNIT_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu1b.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aluIO.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="aluIO.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="aluIO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aluIO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="aluIO.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="aluIO.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aluIO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aluIO.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aluIO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="aluIO.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aluIO.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="aluIO.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="aluIO.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="aluIO.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluIO.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="aluIO.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aluIO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aluIO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="aluIO.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="aluIO.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="aluIO.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aluIO.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="aluIO.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="aluIO.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aluIO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aluIO_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="aluIO_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aluIO_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aluIO_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aluIO_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="aluIO_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluIO_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluIO_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="aluIO_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="aluIO_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluIO_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aluIO_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="aluIO_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="aluIO_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluIO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="buf16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="buf16b.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="claAdde16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="claAdde16b.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="claAdder4b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="claAdder4b.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="debounceRotary.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="debouncer.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="decode4b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="decode4b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="extend8b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="extend8b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="input_2_hex_op.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="input_2_hex_op.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="interrupt_control.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="interrupt_control.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="lcd_control.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="loadupper8b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="loadupper8b.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux16b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux16b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux2b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux2b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux3b1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux3b1.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux3b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux3b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4b2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4b2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4b4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux6b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux8b4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg16b.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regFile16b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="regFile16b16.vf"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="remote_sources/_/debounce/ipcore_dir/debounce_counter.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="remote_sources/_/debounce/ipcore_dir/debounce_counter.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="remote_sources/_/debounce/ipcore_dir/debounce_counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="remote_sources/_/debounce/ipcore_dir/debounce_counter.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="remote_sources/_/debounce/ipcore_dir/debounce_counter.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="remote_sources/_/lcdDisplayControl/ipcore_dir/lcdCounter.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="remote_sources/_/lcdDisplayControl/ipcore_dir/lcdCounter.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="remote_sources/_/lcdDisplayControl/ipcore_dir/lcdCounter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="remote_sources/_/lcdDisplayControl/ipcore_dir/lcdCounter.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="remote_sources/_/lcdDisplayControl/ipcore_dir/lcdCounter.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter3.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter3.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter3.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter3.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter4.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter4.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter4.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter4.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/hexROM.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/hexROM.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/hexROM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/hexROM.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/hexROM.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/opROM.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/opROM.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/opROM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/opROM.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/opROM.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="shift9.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="signext4b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="signext4b16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="signext8b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="signext8b16.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="timing.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="xor4b2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="xor4b2.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447631842" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1447631842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447688115" xil_pn:in_ck="4965342300040928693" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9167353556208629908" xil_pn:start_ts="1447688110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decoder3b8.vf"/>
      <outfile xil_pn:name="EPC.vf"/>
      <outfile xil_pn:name="Final_Data_Path.vf"/>
      <outfile xil_pn:name="Instruction_Register.vf"/>
      <outfile xil_pn:name="Interrupt_Register.vf"/>
      <outfile xil_pn:name="MemoryMapDecoder.vf"/>
      <outfile xil_pn:name="Memory_Data_Register.vf"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.vf"/>
      <outfile xil_pn:name="Or16b2.vf"/>
      <outfile xil_pn:name="PC_Register.vf"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="aluIO.vf"/>
      <outfile xil_pn:name="buf16b.vf"/>
      <outfile xil_pn:name="claAdde16b.vf"/>
      <outfile xil_pn:name="claAdder4b.vf"/>
      <outfile xil_pn:name="debounceRotary.vf"/>
      <outfile xil_pn:name="debouncer.vf"/>
      <outfile xil_pn:name="decode4b16.vf"/>
      <outfile xil_pn:name="extend8b16.vf"/>
      <outfile xil_pn:name="input_2_hex_op.vf"/>
      <outfile xil_pn:name="interrupt_control.vf"/>
      <outfile xil_pn:name="lcd_control.vf"/>
      <outfile xil_pn:name="loadupper8b.vf"/>
      <outfile xil_pn:name="mux16b16.vf"/>
      <outfile xil_pn:name="mux2b16.vf"/>
      <outfile xil_pn:name="mux3b1.vf"/>
      <outfile xil_pn:name="mux3b16.vf"/>
      <outfile xil_pn:name="mux4b16.vf"/>
      <outfile xil_pn:name="mux4b2.vf"/>
      <outfile xil_pn:name="mux4b4.vf"/>
      <outfile xil_pn:name="mux8b4.vf"/>
      <outfile xil_pn:name="reg16b.vf"/>
      <outfile xil_pn:name="regFile16b16.vf"/>
      <outfile xil_pn:name="shift9.vf"/>
      <outfile xil_pn:name="signext4b16.vf"/>
      <outfile xil_pn:name="signext8b16.vf"/>
      <outfile xil_pn:name="timing.vf"/>
      <outfile xil_pn:name="xor4b2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1447631853" xil_pn:in_ck="-4103812902186049359" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7793492510231273401" xil_pn:start_ts="1447631853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memory.v"/>
      <outfile xil_pn:name="remote_sources/_/debounce/ipcore_dir/debounce_counter.ngc"/>
      <outfile xil_pn:name="remote_sources/_/debounce/ipcore_dir/debounce_counter.v"/>
      <outfile xil_pn:name="remote_sources/_/lcdDisplayControl/ipcore_dir/lcdCounter.ngc"/>
      <outfile xil_pn:name="remote_sources/_/lcdDisplayControl/ipcore_dir/lcdCounter.v"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter3.ngc"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter3.v"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter4.ngc"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/IOcounter4.v"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/hexROM.ngc"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/hexROM.v"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/opROM.ngc"/>
      <outfile xil_pn:name="remote_sources/_/rotaryInputHexOpHex/ipcore_dir/opROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1447631853" xil_pn:in_ck="3980669207868729007" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1447631853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447631853" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8321215546282712938" xil_pn:start_ts="1447631853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447631853" xil_pn:in_ck="3980669207868729007" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1447631853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447631853" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="128320513832306947" xil_pn:start_ts="1447631853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447688134" xil_pn:in_ck="-6378208647329089476" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6047121411642128953" xil_pn:start_ts="1447688115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aluIO.jhd"/>
      <outfile xil_pn:name="aluIO.lso"/>
      <outfile xil_pn:name="aluIO.ngc"/>
      <outfile xil_pn:name="aluIO.ngr"/>
      <outfile xil_pn:name="aluIO.prj"/>
      <outfile xil_pn:name="aluIO.stx"/>
      <outfile xil_pn:name="aluIO.syr"/>
      <outfile xil_pn:name="aluIO.xst"/>
      <outfile xil_pn:name="aluIO_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1447631873" xil_pn:in_ck="141178481918598" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905371788796" xil_pn:start_ts="1447631873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447688138" xil_pn:in_ck="8694558641045710841" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7677202975465878428" xil_pn:start_ts="1447688134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="aluIO.bld"/>
      <outfile xil_pn:name="aluIO.ngd"/>
      <outfile xil_pn:name="aluIO_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1447688143" xil_pn:in_ck="-8294347702244744985" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1447688138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="aluIO.pcf"/>
      <outfile xil_pn:name="aluIO_map.map"/>
      <outfile xil_pn:name="aluIO_map.mrp"/>
      <outfile xil_pn:name="aluIO_map.ncd"/>
      <outfile xil_pn:name="aluIO_map.ngm"/>
      <outfile xil_pn:name="aluIO_map.xrpt"/>
      <outfile xil_pn:name="aluIO_summary.xml"/>
      <outfile xil_pn:name="aluIO_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1447688164" xil_pn:in_ck="-6476774288070780640" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1447688143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="aluIO.ncd"/>
      <outfile xil_pn:name="aluIO.pad"/>
      <outfile xil_pn:name="aluIO.par"/>
      <outfile xil_pn:name="aluIO.ptwx"/>
      <outfile xil_pn:name="aluIO.unroutes"/>
      <outfile xil_pn:name="aluIO.xpi"/>
      <outfile xil_pn:name="aluIO_pad.csv"/>
      <outfile xil_pn:name="aluIO_pad.txt"/>
      <outfile xil_pn:name="aluIO_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1447688171" xil_pn:in_ck="141178481910973" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1447688164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="aluIO.bgn"/>
      <outfile xil_pn:name="aluIO.bit"/>
      <outfile xil_pn:name="aluIO.drc"/>
      <outfile xil_pn:name="aluIO.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1447688171" xil_pn:in_ck="141178481898119" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="820969946832651384" xil_pn:start_ts="1447688171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447688164" xil_pn:in_ck="-8300474018185802781" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1447688161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="aluIO.twr"/>
      <outfile xil_pn:name="aluIO.twx"/>
    </transform>
  </transforms>

</generated_project>
