// Seed: 2791100871
module module_0;
  wor id_2, id_3;
  assign id_2 = -1;
  id_4[""] (
      1
  );
  wire id_5;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    id_9,
    input wor id_7
);
  tri id_10 = -1'b0;
  module_0 modCall_1 ();
  tri1 id_11;
  assign id_10 = id_11;
  assign id_9  = id_6 ^ -1;
  id_12(
      .id_0(1 ? -1 : id_6), .id_1(id_7)
  );
  uwire id_13 = 1'h0 < 1'h0;
  wire  id_14;
endmodule
