// Seed: 1020644369
module module_0 (
    id_1#(-1),
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1._id_2 = 0;
  logic id_8;
  wire [(  (  -1  )  ) : -1] id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_1 = 32'd60,
    parameter id_2 = 32'd83
) (
    output supply1 _id_0,
    input  supply0 _id_1,
    input  uwire   _id_2
);
  logic id_4[1  ?  -1 : id_2 : id_1  ==  id_0];
  wire id_5[1 : 1], id_6, id_7, id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_5,
      id_4
  );
endmodule
