load mid.so
spice

.param vdd 1.7
.options numdgt=2

V1 nin 0 pulse iv=0 pv=1 rise=3 delay=1 width=3 fall=2

.verilog
mid m1 (nin,0);
spice

* does not work like this in upstream gnucap
.print tran v(nin) v(m1.mid)

.tr 0 10 1 trace=n echo
.end
