// Seed: 4236911615
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  tri   id_4,
    input  tri   id_5
);
  wire  id_7;
  wire  id_8;
  wand  id_9;
  logic id_10 = -1'b0;
  assign module_1.id_1 = 0;
  assign id_3 = id_7;
  assign id_9 = -1;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd92,
    parameter id_4 = 32'd49
) (
    input supply1 _id_0,
    input wand id_1,
    output supply0 id_2,
    input wor id_3,
    output wire _id_4,
    output wand id_5,
    output tri id_6,
    output supply1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    output tri id_10
);
  wire [1  -  id_4 : id_0] id_12;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_9,
      id_3,
      id_1
  );
endmodule
