$date
	Wed Oct 21 10:23:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module R1 $end
$var wire 1 ! CLK $end
$var wire 8 " IN [7:0] $end
$var wire 3 # INADDRESS [2:0] $end
$var wire 8 $ OUT1 [7:0] $end
$var wire 3 % OUT1ADDRESS [2:0] $end
$var wire 8 & OUT2 [7:0] $end
$var wire 3 ' OUT2ADDRESS [2:0] $end
$var wire 1 ( RESET $end
$var wire 1 ) WRITE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#5
0(
1)
1!
b10 #
b110 "
#10
0)
0!
b10 %
#12
b110 $
#15
1)
1!
b11 #
b11100110 "
#20
0)
0!
b11 '
#22
b11100110 &
#25
1!
1(
#28
b0 &
b0 $
