// Seed: 691789475
module module_0 (
    input uwire id_0,
    output tri id_1,
    input wire id_2,
    output supply1 id_3
);
  assign id_3 = id_2;
  assign module_1.id_3 = 0;
  assign id_1 = -1 * ~-1 - 1;
  wire  [  -1  :  1  ]  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    output supply1 id_4
    , id_12,
    output wand id_5,
    output wor id_6,
    input wor id_7
    , id_13,
    output tri0 id_8,
    input wire id_9,
    input wire id_10
);
  logic [7:0] id_14;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_0,
      id_3
  );
  assign id_14[1] = -1;
endmodule
