<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Jul 22 13:44:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  100.070MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:              10.030ns  (33.6% logic, 66.4% route), 15 logic levels.

 Constraint Details:

     10.030ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.007ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOFCO_D  ---     0.067     R4C15B.FCI to     R4C15B.FCO QAM1/SLICE_41
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI QAM1/un17_opModulated_cry_2
FCITOFCO_D  ---     0.067     R4C15C.FCI to     R4C15C.FCO QAM1/SLICE_40
ROUTE         1     0.000     R4C15C.FCO to     R4C16A.FCI QAM1/un17_opModulated_cry_4
FCITOFCO_D  ---     0.067     R4C16A.FCI to     R4C16A.FCO QAM1/SLICE_39
ROUTE         1     0.000     R4C16A.FCO to     R4C16B.FCI QAM1/un17_opModulated_cry_6
FCITOFCO_D  ---     0.067     R4C16B.FCI to     R4C16B.FCO QAM1/SLICE_38
ROUTE         1     0.000     R4C16B.FCO to     R4C16C.FCI QAM1/un17_opModulated_cry_8
FCITOFCO_D  ---     0.067     R4C16C.FCI to     R4C16C.FCO QAM1/SLICE_37
ROUTE         1     0.000     R4C16C.FCO to     R4C17A.FCI QAM1/un17_opModulated_cry_10
FCITOF1_DE  ---     0.310     R4C17A.FCI to      R4C17A.F1 QAM1/SLICE_36
ROUTE         1     1.475      R4C17A.F1 to      R5C19D.C0 QAM1/un17_opModulated[12]
CTOOFX_DEL  ---     0.399      R5C19D.C0 to    R5C19D.OFX0 QAM1/un1_ipI_2_i_m2[12]/SLICE_431
ROUTE         1     1.253    R5C19D.OFX0 to      R4C21A.A1 QAM1/N_178f
C1TOFCO_DE  ---     0.367      R4C21A.A1 to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240     R4C21B.FCI to      R4C21B.F0 QAM1/SLICE_25
ROUTE         1     1.020      R4C21B.F0 to      R5C21B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550      R5C21B.B0 to     R5C21B.FCO PWMModulated/SLICE_67
ROUTE         1     0.000     R5C21B.FCO to     R5C21C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067     R5C21C.FCI to     R5C21C.FCO PWMModulated/SLICE_66
ROUTE         1     0.000     R5C21C.FCO to     R5C22A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R5C22A.FCI to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                   10.030   (33.6% logic, 66.4% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:              10.030ns  (33.6% logic, 66.4% route), 15 logic levels.

 Constraint Details:

     10.030ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.007ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOFCO_D  ---     0.067     R4C15B.FCI to     R4C15B.FCO QAM1/SLICE_41
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI QAM1/un17_opModulated_cry_2
FCITOFCO_D  ---     0.067     R4C15C.FCI to     R4C15C.FCO QAM1/SLICE_40
ROUTE         1     0.000     R4C15C.FCO to     R4C16A.FCI QAM1/un17_opModulated_cry_4
FCITOFCO_D  ---     0.067     R4C16A.FCI to     R4C16A.FCO QAM1/SLICE_39
ROUTE         1     0.000     R4C16A.FCO to     R4C16B.FCI QAM1/un17_opModulated_cry_6
FCITOFCO_D  ---     0.067     R4C16B.FCI to     R4C16B.FCO QAM1/SLICE_38
ROUTE         1     0.000     R4C16B.FCO to     R4C16C.FCI QAM1/un17_opModulated_cry_8
FCITOFCO_D  ---     0.067     R4C16C.FCI to     R4C16C.FCO QAM1/SLICE_37
ROUTE         1     0.000     R4C16C.FCO to     R4C17A.FCI QAM1/un17_opModulated_cry_10
FCITOF1_DE  ---     0.310     R4C17A.FCI to      R4C17A.F1 QAM1/SLICE_36
ROUTE         1     1.475      R4C17A.F1 to      R5C19D.C0 QAM1/un17_opModulated[12]
CTOOFX_DEL  ---     0.399      R5C19D.C0 to    R5C19D.OFX0 QAM1/un1_ipI_2_i_m2[12]/SLICE_431
ROUTE         1     1.253    R5C19D.OFX0 to      R4C21A.A1 QAM1/N_178f
C1TOFCO_DE  ---     0.367      R4C21A.A1 to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R4C21B.FCI to     R4C21B.FCO QAM1/SLICE_25
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C21C.FCI to     R4C21C.FCO QAM1/SLICE_24
ROUTE         1     0.000     R4C21C.FCO to     R4C22A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240     R4C22A.FCI to      R4C22A.F0 QAM1/SLICE_23
ROUTE         1     1.020      R4C22A.F0 to      R5C22A.B0 Modulated[17]
C0TOFCO_DE  ---     0.550      R5C22A.B0 to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                   10.030   (33.6% logic, 66.4% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:              10.030ns  (33.6% logic, 66.4% route), 15 logic levels.

 Constraint Details:

     10.030ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.007ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOFCO_D  ---     0.067     R4C15B.FCI to     R4C15B.FCO QAM1/SLICE_41
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI QAM1/un17_opModulated_cry_2
FCITOFCO_D  ---     0.067     R4C15C.FCI to     R4C15C.FCO QAM1/SLICE_40
ROUTE         1     0.000     R4C15C.FCO to     R4C16A.FCI QAM1/un17_opModulated_cry_4
FCITOFCO_D  ---     0.067     R4C16A.FCI to     R4C16A.FCO QAM1/SLICE_39
ROUTE         1     0.000     R4C16A.FCO to     R4C16B.FCI QAM1/un17_opModulated_cry_6
FCITOFCO_D  ---     0.067     R4C16B.FCI to     R4C16B.FCO QAM1/SLICE_38
ROUTE         1     0.000     R4C16B.FCO to     R4C16C.FCI QAM1/un17_opModulated_cry_8
FCITOFCO_D  ---     0.067     R4C16C.FCI to     R4C16C.FCO QAM1/SLICE_37
ROUTE         1     0.000     R4C16C.FCO to     R4C17A.FCI QAM1/un17_opModulated_cry_10
FCITOF1_DE  ---     0.310     R4C17A.FCI to      R4C17A.F1 QAM1/SLICE_36
ROUTE         1     1.475      R4C17A.F1 to      R5C19D.C0 QAM1/un17_opModulated[12]
CTOOFX_DEL  ---     0.399      R5C19D.C0 to    R5C19D.OFX0 QAM1/un1_ipI_2_i_m2[12]/SLICE_431
ROUTE         1     1.253    R5C19D.OFX0 to      R4C21A.A1 QAM1/N_178f
C1TOFCO_DE  ---     0.367      R4C21A.A1 to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R4C21B.FCI to     R4C21B.FCO QAM1/SLICE_25
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240     R4C21C.FCI to      R4C21C.F0 QAM1/SLICE_24
ROUTE         1     1.020      R4C21C.F0 to      R5C21C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550      R5C21C.B0 to     R5C21C.FCO PWMModulated/SLICE_66
ROUTE         1     0.000     R5C21C.FCO to     R5C22A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R5C22A.FCI to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                   10.030   (33.6% logic, 66.4% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.954ns  (35.0% logic, 65.0% route), 15 logic levels.

 Constraint Details:

      9.954ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.083ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOFCO_D  ---     0.067     R4C15B.FCI to     R4C15B.FCO QAM1/SLICE_41
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI QAM1/un17_opModulated_cry_2
FCITOFCO_D  ---     0.067     R4C15C.FCI to     R4C15C.FCO QAM1/SLICE_40
ROUTE         1     0.000     R4C15C.FCO to     R4C16A.FCI QAM1/un17_opModulated_cry_4
FCITOFCO_D  ---     0.067     R4C16A.FCI to     R4C16A.FCO QAM1/SLICE_39
ROUTE         1     0.000     R4C16A.FCO to     R4C16B.FCI QAM1/un17_opModulated_cry_6
FCITOFCO_D  ---     0.067     R4C16B.FCI to     R4C16B.FCO QAM1/SLICE_38
ROUTE         1     0.000     R4C16B.FCO to     R4C16C.FCI QAM1/un17_opModulated_cry_8
FCITOFCO_D  ---     0.067     R4C16C.FCI to     R4C16C.FCO QAM1/SLICE_37
ROUTE         1     0.000     R4C16C.FCO to     R4C17A.FCI QAM1/un17_opModulated_cry_10
FCITOFCO_D  ---     0.067     R4C17A.FCI to     R4C17A.FCO QAM1/SLICE_36
ROUTE         1     0.000     R4C17A.FCO to     R4C17B.FCI QAM1/un17_opModulated_cry_12
FCITOF0_DE  ---     0.240     R4C17B.FCI to      R4C17B.F0 QAM1/SLICE_35
ROUTE         1     0.967      R4C17B.F0 to      R3C19A.C0 QAM1/un17_opModulated[13]
CTOOFX_DEL  ---     0.399      R3C19A.C0 to    R3C19A.OFX0 QAM1/un1_ipI_2_i_m2[13]/SLICE_430
ROUTE         1     1.572    R3C19A.OFX0 to      R4C21B.B0 QAM1/N_177f
C0TOFCO_DE  ---     0.550      R4C21B.B0 to     R4C21B.FCO QAM1/SLICE_25
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C21C.FCI to     R4C21C.FCO QAM1/SLICE_24
ROUTE         1     0.000     R4C21C.FCO to     R4C22A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240     R4C22A.FCI to      R4C22A.F0 QAM1/SLICE_23
ROUTE         1     1.020      R4C22A.F0 to      R5C22A.B0 Modulated[17]
C0TOFCO_DE  ---     0.550      R5C22A.B0 to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.954   (35.0% logic, 65.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.954ns  (35.0% logic, 65.0% route), 15 logic levels.

 Constraint Details:

      9.954ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.083ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOFCO_D  ---     0.067     R4C15B.FCI to     R4C15B.FCO QAM1/SLICE_41
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI QAM1/un17_opModulated_cry_2
FCITOFCO_D  ---     0.067     R4C15C.FCI to     R4C15C.FCO QAM1/SLICE_40
ROUTE         1     0.000     R4C15C.FCO to     R4C16A.FCI QAM1/un17_opModulated_cry_4
FCITOFCO_D  ---     0.067     R4C16A.FCI to     R4C16A.FCO QAM1/SLICE_39
ROUTE         1     0.000     R4C16A.FCO to     R4C16B.FCI QAM1/un17_opModulated_cry_6
FCITOFCO_D  ---     0.067     R4C16B.FCI to     R4C16B.FCO QAM1/SLICE_38
ROUTE         1     0.000     R4C16B.FCO to     R4C16C.FCI QAM1/un17_opModulated_cry_8
FCITOFCO_D  ---     0.067     R4C16C.FCI to     R4C16C.FCO QAM1/SLICE_37
ROUTE         1     0.000     R4C16C.FCO to     R4C17A.FCI QAM1/un17_opModulated_cry_10
FCITOFCO_D  ---     0.067     R4C17A.FCI to     R4C17A.FCO QAM1/SLICE_36
ROUTE         1     0.000     R4C17A.FCO to     R4C17B.FCI QAM1/un17_opModulated_cry_12
FCITOF0_DE  ---     0.240     R4C17B.FCI to      R4C17B.F0 QAM1/SLICE_35
ROUTE         1     0.967      R4C17B.F0 to      R3C19A.C0 QAM1/un17_opModulated[13]
CTOOFX_DEL  ---     0.399      R3C19A.C0 to    R3C19A.OFX0 QAM1/un1_ipI_2_i_m2[13]/SLICE_430
ROUTE         1     1.572    R3C19A.OFX0 to      R4C21B.B0 QAM1/N_177f
C0TOFCO_DE  ---     0.550      R4C21B.B0 to     R4C21B.FCO QAM1/SLICE_25
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240     R4C21C.FCI to      R4C21C.F0 QAM1/SLICE_24
ROUTE         1     1.020      R4C21C.F0 to      R5C21C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550      R5C21C.B0 to     R5C21C.FCO PWMModulated/SLICE_66
ROUTE         1     0.000     R5C21C.FCO to     R5C22A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R5C22A.FCI to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.954   (35.0% logic, 65.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.925ns  (34.0% logic, 66.0% route), 15 logic levels.

 Constraint Details:

      9.925ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.112ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOF1_DE  ---     0.310     R4C15B.FCI to      R4C15B.F1 QAM1/SLICE_41
ROUTE         1     1.051      R4C15B.F1 to      R3C17A.B0 QAM1/un17_opModulated[2]
CTOOFX_DEL  ---     0.399      R3C17A.B0 to    R3C17A.OFX0 QAM1/un1_ipI_2_i_m2[2]/SLICE_441
ROUTE         1     1.572    R3C17A.OFX0 to      R4C19B.B1 QAM1/N_188f
C1TOFCO_DE  ---     0.367      R4C19B.B1 to     R4C19B.FCO QAM1/SLICE_31
ROUTE         1     0.000     R4C19B.FCO to     R4C19C.FCI QAM1/un1_ipI_3_cry_2
FCITOFCO_D  ---     0.067     R4C19C.FCI to     R4C19C.FCO QAM1/SLICE_30
ROUTE         1     0.000     R4C19C.FCO to     R4C20A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067     R4C20A.FCI to     R4C20A.FCO QAM1/SLICE_29
ROUTE         1     0.000     R4C20A.FCO to     R4C20B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067     R4C20B.FCI to     R4C20B.FCO QAM1/SLICE_28
ROUTE         1     0.000     R4C20B.FCO to     R4C20C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067     R4C20C.FCI to     R4C20C.FCO QAM1/SLICE_27
ROUTE         1     0.000     R4C20C.FCO to     R4C21A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R4C21A.FCI to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R4C21B.FCI to     R4C21B.FCO QAM1/SLICE_25
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240     R4C21C.FCI to      R4C21C.F0 QAM1/SLICE_24
ROUTE         1     1.020      R4C21C.F0 to      R5C21C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550      R5C21C.B0 to     R5C21C.FCO PWMModulated/SLICE_66
ROUTE         1     0.000     R5C21C.FCO to     R5C22A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R5C22A.FCI to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.925   (34.0% logic, 66.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.925ns  (34.0% logic, 66.0% route), 15 logic levels.

 Constraint Details:

      9.925ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.112ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOF1_DE  ---     0.310     R4C15B.FCI to      R4C15B.F1 QAM1/SLICE_41
ROUTE         1     1.051      R4C15B.F1 to      R3C17A.B0 QAM1/un17_opModulated[2]
CTOOFX_DEL  ---     0.399      R3C17A.B0 to    R3C17A.OFX0 QAM1/un1_ipI_2_i_m2[2]/SLICE_441
ROUTE         1     1.572    R3C17A.OFX0 to      R4C19B.B1 QAM1/N_188f
C1TOFCO_DE  ---     0.367      R4C19B.B1 to     R4C19B.FCO QAM1/SLICE_31
ROUTE         1     0.000     R4C19B.FCO to     R4C19C.FCI QAM1/un1_ipI_3_cry_2
FCITOFCO_D  ---     0.067     R4C19C.FCI to     R4C19C.FCO QAM1/SLICE_30
ROUTE         1     0.000     R4C19C.FCO to     R4C20A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067     R4C20A.FCI to     R4C20A.FCO QAM1/SLICE_29
ROUTE         1     0.000     R4C20A.FCO to     R4C20B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067     R4C20B.FCI to     R4C20B.FCO QAM1/SLICE_28
ROUTE         1     0.000     R4C20B.FCO to     R4C20C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067     R4C20C.FCI to     R4C20C.FCO QAM1/SLICE_27
ROUTE         1     0.000     R4C20C.FCO to     R4C21A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R4C21A.FCI to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240     R4C21B.FCI to      R4C21B.F0 QAM1/SLICE_25
ROUTE         1     1.020      R4C21B.F0 to      R5C21B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550      R5C21B.B0 to     R5C21B.FCO PWMModulated/SLICE_67
ROUTE         1     0.000     R5C21B.FCO to     R5C21C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067     R5C21C.FCI to     R5C21C.FCO PWMModulated/SLICE_66
ROUTE         1     0.000     R5C21C.FCO to     R5C22A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R5C22A.FCI to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.925   (34.0% logic, 66.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_42  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.925ns  (34.0% logic, 66.0% route), 15 logic levels.

 Constraint Details:

      9.925ns physical path delay QAM1/SLICE_308 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.112ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_308 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C15C.CLK to      R6C15C.Q0 QAM1/SLICE_308 (from ipClk_c)
ROUTE         3     1.545      R6C15C.Q0 to      R4C15A.B1 QAM1/If[0]
C1TOFCO_DE  ---     0.367      R4C15A.B1 to     R4C15A.FCO QAM1/SLICE_42
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI QAM1/un17_opModulated_cry_0
FCITOF1_DE  ---     0.310     R4C15B.FCI to      R4C15B.F1 QAM1/SLICE_41
ROUTE         1     1.051      R4C15B.F1 to      R3C17A.B0 QAM1/un17_opModulated[2]
CTOOFX_DEL  ---     0.399      R3C17A.B0 to    R3C17A.OFX0 QAM1/un1_ipI_2_i_m2[2]/SLICE_441
ROUTE         1     1.572    R3C17A.OFX0 to      R4C19B.B1 QAM1/N_188f
C1TOFCO_DE  ---     0.367      R4C19B.B1 to     R4C19B.FCO QAM1/SLICE_31
ROUTE         1     0.000     R4C19B.FCO to     R4C19C.FCI QAM1/un1_ipI_3_cry_2
FCITOFCO_D  ---     0.067     R4C19C.FCI to     R4C19C.FCO QAM1/SLICE_30
ROUTE         1     0.000     R4C19C.FCO to     R4C20A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067     R4C20A.FCI to     R4C20A.FCO QAM1/SLICE_29
ROUTE         1     0.000     R4C20A.FCO to     R4C20B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067     R4C20B.FCI to     R4C20B.FCO QAM1/SLICE_28
ROUTE         1     0.000     R4C20B.FCO to     R4C20C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067     R4C20C.FCI to     R4C20C.FCO QAM1/SLICE_27
ROUTE         1     0.000     R4C20C.FCO to     R4C21A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R4C21A.FCI to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R4C21B.FCI to     R4C21B.FCO QAM1/SLICE_25
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C21C.FCI to     R4C21C.FCO QAM1/SLICE_24
ROUTE         1     0.000     R4C21C.FCO to     R4C22A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240     R4C22A.FCI to      R4C22A.F0 QAM1/SLICE_23
ROUTE         1     1.020      R4C22A.F0 to      R5C22A.B0 Modulated[17]
C0TOFCO_DE  ---     0.550      R5C22A.B0 to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.925   (34.0% logic, 66.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R6C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_3  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.772ns  (32.5% logic, 67.5% route), 12 logic levels.

 Constraint Details:

      9.772ns physical path delay QAM1/SLICE_311 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.265ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_311 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C17A.CLK to      R8C17A.Q0 QAM1/SLICE_311 (from ipClk_c)
ROUTE         2     1.488      R8C17A.Q0 to      R4C16A.A1 QAM1/If[6]
C1TOFCO_DE  ---     0.367      R4C16A.A1 to     R4C16A.FCO QAM1/SLICE_39
ROUTE         1     0.000     R4C16A.FCO to     R4C16B.FCI QAM1/un17_opModulated_cry_6
FCITOFCO_D  ---     0.067     R4C16B.FCI to     R4C16B.FCO QAM1/SLICE_38
ROUTE         1     0.000     R4C16B.FCO to     R4C16C.FCI QAM1/un17_opModulated_cry_8
FCITOFCO_D  ---     0.067     R4C16C.FCI to     R4C16C.FCO QAM1/SLICE_37
ROUTE         1     0.000     R4C16C.FCO to     R4C17A.FCI QAM1/un17_opModulated_cry_10
FCITOF1_DE  ---     0.310     R4C17A.FCI to      R4C17A.F1 QAM1/SLICE_36
ROUTE         1     1.475      R4C17A.F1 to      R5C19D.C0 QAM1/un17_opModulated[12]
CTOOFX_DEL  ---     0.399      R5C19D.C0 to    R5C19D.OFX0 QAM1/un1_ipI_2_i_m2[12]/SLICE_431
ROUTE         1     1.253    R5C19D.OFX0 to      R4C21A.A1 QAM1/N_178f
C1TOFCO_DE  ---     0.367      R4C21A.A1 to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240     R4C21B.FCI to      R4C21B.F0 QAM1/SLICE_25
ROUTE         1     1.020      R4C21B.F0 to      R5C21B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550      R5C21B.B0 to     R5C21B.FCO PWMModulated/SLICE_67
ROUTE         1     0.000     R5C21B.FCO to     R5C21C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067     R5C21C.FCI to     R5C21C.FCO PWMModulated/SLICE_66
ROUTE         1     0.000     R5C21C.FCO to     R5C22A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R5C22A.FCI to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.772   (32.5% logic, 67.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R8C17A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_3  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.772ns  (32.5% logic, 67.5% route), 12 logic levels.

 Constraint Details:

      9.772ns physical path delay QAM1/SLICE_311 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.265ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_311 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C17A.CLK to      R8C17A.Q0 QAM1/SLICE_311 (from ipClk_c)
ROUTE         2     1.488      R8C17A.Q0 to      R4C16A.A1 QAM1/If[6]
C1TOFCO_DE  ---     0.367      R4C16A.A1 to     R4C16A.FCO QAM1/SLICE_39
ROUTE         1     0.000     R4C16A.FCO to     R4C16B.FCI QAM1/un17_opModulated_cry_6
FCITOFCO_D  ---     0.067     R4C16B.FCI to     R4C16B.FCO QAM1/SLICE_38
ROUTE         1     0.000     R4C16B.FCO to     R4C16C.FCI QAM1/un17_opModulated_cry_8
FCITOFCO_D  ---     0.067     R4C16C.FCI to     R4C16C.FCO QAM1/SLICE_37
ROUTE         1     0.000     R4C16C.FCO to     R4C17A.FCI QAM1/un17_opModulated_cry_10
FCITOF1_DE  ---     0.310     R4C17A.FCI to      R4C17A.F1 QAM1/SLICE_36
ROUTE         1     1.475      R4C17A.F1 to      R5C19D.C0 QAM1/un17_opModulated[12]
CTOOFX_DEL  ---     0.399      R5C19D.C0 to    R5C19D.OFX0 QAM1/un1_ipI_2_i_m2[12]/SLICE_431
ROUTE         1     1.253    R5C19D.OFX0 to      R4C21A.A1 QAM1/N_178f
C1TOFCO_DE  ---     0.367      R4C21A.A1 to     R4C21A.FCO QAM1/SLICE_26
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R4C21B.FCI to     R4C21B.FCO QAM1/SLICE_25
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C21C.FCI to     R4C21C.FCO QAM1/SLICE_24
ROUTE         1     0.000     R4C21C.FCO to     R4C22A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240     R4C22A.FCI to      R4C22A.F0 QAM1/SLICE_23
ROUTE         1     1.020      R4C22A.F0 to      R5C22A.B0 Modulated[17]
C0TOFCO_DE  ---     0.550      R5C22A.B0 to     R5C22A.FCO PWMModulated/SLICE_65
ROUTE         1     0.000     R5C22A.FCO to     R5C22B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R5C22B.FCI to      R5C22B.F1 PWMModulated/SLICE_64
ROUTE         1     1.362      R5C22B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.772   (32.5% logic, 67.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R8C17A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

Report:  100.070MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  100.070 MHz|  15  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 343
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19200 paths, 1 nets, and 14269 connections (98.15% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Jul 22 13:44:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_4  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_116 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_116 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C16C.CLK to     R14C16C.Q0 Streamer1/FIFOBLOCK/SLICE_116 (from ipClk_c)
ROUTE         5     0.156     R14C16C.Q0 to *_R13C14.ADB10 Streamer1/FIFOBLOCK/rcount_8 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R14C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to *R_R13C14.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_3  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_116 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_116 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C16C.CLK to     R14C16C.Q1 Streamer1/FIFOBLOCK/SLICE_116 (from ipClk_c)
ROUTE         5     0.156     R14C16C.Q1 to *_R13C14.ADB11 Streamer1/FIFOBLOCK/rcount_9 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R14C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to *R_R13C14.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Source[2]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opTxStream.Destination[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/SLICE_401 to Control/SLICE_406 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_401 to Control/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R16C6B.CLK to      R16C6B.Q0 Packetiser/SLICE_401 (from ipClk_c)
ROUTE         1     0.041      R16C6B.Q0 to      R16C6C.M0 opRxStream.Source_Q[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R16C6B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R16C6C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[22]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[14]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_216 to Control/SLICE_212 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_216 to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C10B.CLK to     R14C10B.Q0 Control/SLICE_216 (from ipClk_c)
ROUTE         1     0.041     R14C10B.Q0 to     R14C10C.M0 Control/opWrData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R14C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R14C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Source[0]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Source[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_411 to Packetiser/SLICE_262 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_411 to Packetiser/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C4B.CLK to      R12C4B.Q0 Control/SLICE_411 (from ipClk_c)
ROUTE         1     0.041      R12C4B.Q0 to      R12C4C.M0 opTxStream.Source_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R12C4B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R12C4C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[23]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[15]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_216 to Control/SLICE_212 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_216 to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C10B.CLK to     R14C10B.Q1 Control/SLICE_216 (from ipClk_c)
ROUTE         1     0.041     R14C10B.Q1 to     R14C10C.M1 Control/opWrData[23] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R14C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R14C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxData[0]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/opRxData[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_275 to Packetiser/UART_Inst/SLICE_290 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_275 to Packetiser/UART_Inst/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R15C9B.CLK to      R15C9B.Q0 Packetiser/UART_Inst/SLICE_275 (from ipClk_c)
ROUTE         1     0.041      R15C9B.Q0 to      R15C9C.M0 Packetiser/UART_Inst/rxData[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R15C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R15C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[0]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_405 to Packetiser/SLICE_252 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_405 to Packetiser/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C6B.CLK to      R14C6B.Q0 Control/SLICE_405 (from ipClk_c)
ROUTE         1     0.041      R14C6B.Q0 to      R14C6C.M0 opTxStream.Destination_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R14C6B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R14C6C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[28]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[20]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_219 to Control/SLICE_215 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_219 to Control/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C12C.CLK to     R10C12C.Q0 Control/SLICE_219 (from ipClk_c)
ROUTE         1     0.041     R10C12C.Q0 to     R10C12B.M0 Control/opWrData[28] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[16]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[8]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_213 to Control/SLICE_209 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_213 to Control/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C11B.CLK to     R11C11B.Q0 Control/SLICE_213 (from ipClk_c)
ROUTE         1     0.041     R11C11B.Q0 to     R11C11A.M0 Control/opWrData[16] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R11C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R11C11A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 343
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19200 paths, 1 nets, and 14269 connections (98.15% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
