[
    {
        "mnemonic": "shld",
        "mnemonicPrecise": "shldw",
        "opcode": 4004,
        "opcodeHex": "FA4",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            "Register16",
            "Immediate8"
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "shld",
        "mnemonicPrecise": "shldw",
        "opcode": 4005,
        "opcodeHex": "FA5",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            "Register16",
            "cl"
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "shld",
        "mnemonicPrecise": "shldd",
        "opcode": 4004,
        "opcodeHex": "FA4",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            "Register32",
            "Immediate8"
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "shld",
        "mnemonicPrecise": "shldq",
        "opcode": 4004,
        "opcodeHex": "FA4",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            "Register64",
            "Immediate8"
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "shld",
        "mnemonicPrecise": "shldd",
        "opcode": 4005,
        "opcodeHex": "FA5",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            "Register32",
            "cl"
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "shld",
        "mnemonicPrecise": "shldq",
        "opcode": 4005,
        "opcodeHex": "FA5",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            "Register64",
            "cl"
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    }
]