module Decoder_with_enabler_N #(parameter N=3)
(
	input logic [N-1:0] code,
	
	output logic [(2**N)-1:0] o
);
   genvar i;
   generate
		for(i=0; i < 2**N; i++)
		begin : forloop
			parameter [N-1:0] temp = i;
			assign o[i] = (code == temp) ? 1'b1 : 1'b0;
		end
	endgenerate

endmodule