{"vcs1":{"timestamp_begin":1754606596.814509248, "rt":0.43, "ut":0.23, "st":0.19}}
{"vcselab":{"timestamp_begin":1754606597.406356316, "rt":0.48, "ut":0.37, "st":0.09}}
{"link":{"timestamp_begin":1754606597.988253715, "rt":0.36, "ut":0.28, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754606596.000243143}
{"VCS_COMP_START_TIME": 1754606596.000243143}
{"VCS_COMP_END_TIME": 1754606598.463204980}
{"VCS_USER_OPTIONS": "-full64 -licqueue -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 346600}}
{"vcselab": {"peak_mem": 217300}}
