<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Verilog Languages in GitHub</description>
    <pubDate>Tue, 18 Nov 2025 19:07:42 GMT</pubDate>
    <item>
      <title>vortexgpgpu/vortex</title>
      <link>https://github.com/vortexgpgpu/vortex</link>
      <description/>
      <guid>https://github.com/vortexgpgpu/vortex</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,753</stars>
      <forks>398</forks>
      <addStars>53</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2282163?s=40&amp;v=4</avatar>
          <name>tinebp</name>
          <url>https://github.com/tinebp</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/60236720?s=40&amp;v=4</avatar>
          <name>jaewon-lee-github</name>
          <url>https://github.com/jaewon-lee-github</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/81488614?s=40&amp;v=4</avatar>
          <name>borlaugg</name>
          <url>https://github.com/borlaugg</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/44707773?s=40&amp;v=4</avatar>
          <name>SantoshSrivatsan24</name>
          <url>https://github.com/SantoshSrivatsan24</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22665322?s=40&amp;v=4</avatar>
          <name>Udit8348</name>
          <url>https://github.com/Udit8348</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,272</stars>
      <forks>734</forks>
      <addStars>56</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,773</stars>
      <forks>878</forks>
      <addStars>59</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>518</stars>
      <forks>395</forks>
      <addStars>16</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,757</stars>
      <forks>793</forks>
      <addStars>38</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chili-chips-ba/wireguard-fpga</title>
      <link>https://github.com/chili-chips-ba/wireguard-fpga</link>
      <description>Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!</description>
      <guid>https://github.com/chili-chips-ba/wireguard-fpga</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,260</stars>
      <forks>29</forks>
      <addStars>99</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5741611?s=40&amp;v=4</avatar>
          <name>eniokaljic</name>
          <url>https://github.com/eniokaljic</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67533663?s=40&amp;v=4</avatar>
          <name>chili-chips-ba</name>
          <url>https://github.com/chili-chips-ba</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/21970031?s=40&amp;v=4</avatar>
          <name>wyvernSemi</name>
          <url>https://github.com/wyvernSemi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70281175?s=40&amp;v=4</avatar>
          <name>Juninho99</name>
          <url>https://github.com/Juninho99</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/113244867?s=40&amp;v=4</avatar>
          <name>kerimbavcic</name>
          <url>https://github.com/kerimbavcic</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>siliconcompiler/lambdalib</title>
      <link>https://github.com/siliconcompiler/lambdalib</link>
      <description>Hardware abstraction library</description>
      <guid>https://github.com/siliconcompiler/lambdalib</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>42</stars>
      <forks>6</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2229872?s=40&amp;v=4</avatar>
          <name>aolofsson</name>
          <url>https://github.com/aolofsson</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/127570979?s=40&amp;v=4</avatar>
          <name>volkamir</name>
          <url>https://github.com/volkamir</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18091375?s=40&amp;v=4</avatar>
          <name>RiceShelley</name>
          <url>https://github.com/RiceShelley</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>nvdla/hw</title>
      <link>https://github.com/nvdla/hw</link>
      <description>RTL, Cmodel, and testbench for NVDLA</description>
      <guid>https://github.com/nvdla/hw</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,970</stars>
      <forks>622</forks>
      <addStars>26</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/997975?s=40&amp;v=4</avatar>
          <name>zdraw</name>
          <url>https://github.com/zdraw</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/87427?s=40&amp;v=4</avatar>
          <name>jwise</name>
          <url>https://github.com/jwise</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/15686911?s=40&amp;v=4</avatar>
          <name>shallyou</name>
          <url>https://github.com/shallyou</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32145820?s=40&amp;v=4</avatar>
          <name>nvdsmith</name>
          <url>https://github.com/nvdsmith</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33321613?s=40&amp;v=4</avatar>
          <name>xalogic-linus</name>
          <url>https://github.com/xalogic-linus</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>