<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MotorWare f2802x Driver API Documentation: DRV8301</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorWare f2802x Driver API Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DRV8301</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8301___stat1__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___stat1__t__">_DRV_SPI_8301_Stat1_t_</a></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8301___stat1__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8301___stat2__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___stat2__t__">_DRV_SPI_8301_Stat2_t_</a></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8301___stat2__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8301___c_t_r_l1__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___c_t_r_l1__t__">_DRV_SPI_8301_CTRL1_t_</a></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8301___c_t_r_l1__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8301___c_t_r_l2__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___c_t_r_l2__t__">_DRV_SPI_8301_CTRL2_t_</a></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8301___c_t_r_l2__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8301___vars__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___vars__t__">_DRV_SPI_8301_Vars_t_</a></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8301___vars__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v8301___obj__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#struct___d_r_v8301___obj__">_DRV8301_Obj_</a></td></tr>
<tr class="memdesc:struct___d_r_v8301___obj__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8301 object.  <a href="group___d_r_v8301.html#struct___d_r_v8301___obj__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v8301___obj__"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2f9eec987f1947df66d688ac8c5dcd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga2f9eec987f1947df66d688ac8c5dcd9b">DRV8301_ADDR_MASK</a>&#160;&#160;&#160;(0x7800)</td></tr>
<tr class="memdesc:ga2f9eec987f1947df66d688ac8c5dcd9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the address mask.  <a href="#ga2f9eec987f1947df66d688ac8c5dcd9b">More...</a><br /></td></tr>
<tr class="separator:ga2f9eec987f1947df66d688ac8c5dcd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f97fdc9ee8c6f766b854b2dc2586d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga10f97fdc9ee8c6f766b854b2dc2586d1">DRV8301_DATA_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:ga10f97fdc9ee8c6f766b854b2dc2586d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the data mask.  <a href="#ga10f97fdc9ee8c6f766b854b2dc2586d1">More...</a><br /></td></tr>
<tr class="separator:ga10f97fdc9ee8c6f766b854b2dc2586d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6628c6d0d19fe11ff6bf0be6c18c085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga6628c6d0d19fe11ff6bf0be6c18c085f">DRV8301_RW_MASK</a>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="memdesc:ga6628c6d0d19fe11ff6bf0be6c18c085f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="#ga6628c6d0d19fe11ff6bf0be6c18c085f">More...</a><br /></td></tr>
<tr class="separator:ga6628c6d0d19fe11ff6bf0be6c18c085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c50a09b2864a29fb97db0a5d4ad5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gac7c50a09b2864a29fb97db0a5d4ad5f7">DRV8301_FAULT_TYPE_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:gac7c50a09b2864a29fb97db0a5d4ad5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="#gac7c50a09b2864a29fb97db0a5d4ad5f7">More...</a><br /></td></tr>
<tr class="separator:gac7c50a09b2864a29fb97db0a5d4ad5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9821c55cf88e58939731522a29b2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga1e9821c55cf88e58939731522a29b2f5">DRV8301_STATUS1_FETLC_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1e9821c55cf88e58939731522a29b2f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_OC (FET Low side, Phase C Over Current) bits in the Status 1 register.  <a href="#ga1e9821c55cf88e58939731522a29b2f5">More...</a><br /></td></tr>
<tr class="separator:ga1e9821c55cf88e58939731522a29b2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga310a3c294a895b32f926e31ae3dfed52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga310a3c294a895b32f926e31ae3dfed52">DRV8301_STATUS1_FETHC_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga310a3c294a895b32f926e31ae3dfed52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_OC (FET High side, Phase C Over Current) bits in the Status 1 register.  <a href="#ga310a3c294a895b32f926e31ae3dfed52">More...</a><br /></td></tr>
<tr class="separator:ga310a3c294a895b32f926e31ae3dfed52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721c419d7c07ac26393bda792938f9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga721c419d7c07ac26393bda792938f9ea">DRV8301_STATUS1_FETLB_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga721c419d7c07ac26393bda792938f9ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_OC (FET Low side, Phase B Over Current) bits in the Status 1 register.  <a href="#ga721c419d7c07ac26393bda792938f9ea">More...</a><br /></td></tr>
<tr class="separator:ga721c419d7c07ac26393bda792938f9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac795f8bae2216ff3d2452e469d6fce9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gac795f8bae2216ff3d2452e469d6fce9a">DRV8301_STATUS1_FETHB_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac795f8bae2216ff3d2452e469d6fce9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_OC (FET High side, Phase B Over Current) bits in the Status 1 register.  <a href="#gac795f8bae2216ff3d2452e469d6fce9a">More...</a><br /></td></tr>
<tr class="separator:gac795f8bae2216ff3d2452e469d6fce9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54205603273ed53e04c6c15dc0bb851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga54205603273ed53e04c6c15dc0bb851b">DRV8301_STATUS1_FETLA_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga54205603273ed53e04c6c15dc0bb851b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_OC (FET Low side, Phase A Over Current) bits in the Status 1 register.  <a href="#ga54205603273ed53e04c6c15dc0bb851b">More...</a><br /></td></tr>
<tr class="separator:ga54205603273ed53e04c6c15dc0bb851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ce0b1792c5b9e80bc3e7eaec295fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gad2ce0b1792c5b9e80bc3e7eaec295fe3">DRV8301_STATUS1_FETHA_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gad2ce0b1792c5b9e80bc3e7eaec295fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_OC (FET High side, Phase A Over Current) bits in the Status 1 register.  <a href="#gad2ce0b1792c5b9e80bc3e7eaec295fe3">More...</a><br /></td></tr>
<tr class="separator:gad2ce0b1792c5b9e80bc3e7eaec295fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946ad59cdb2352de9708fd8a8b617637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga946ad59cdb2352de9708fd8a8b617637">DRV8301_STATUS1_OTW_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga946ad59cdb2352de9708fd8a8b617637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTW (Over Temperature Warning) bits in the Status 1 register.  <a href="#ga946ad59cdb2352de9708fd8a8b617637">More...</a><br /></td></tr>
<tr class="separator:ga946ad59cdb2352de9708fd8a8b617637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16254d299d1e3f1270280bf8ed7daa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gac16254d299d1e3f1270280bf8ed7daa2">DRV8301_STATUS1_OTSD_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gac16254d299d1e3f1270280bf8ed7daa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTSD (Over Temperature Shut Down) bits in the Status 1 register.  <a href="#gac16254d299d1e3f1270280bf8ed7daa2">More...</a><br /></td></tr>
<tr class="separator:gac16254d299d1e3f1270280bf8ed7daa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257fb0d12c9827b9a79833c3f89790a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga257fb0d12c9827b9a79833c3f89790a9">DRV8301_STATUS1_PVDD_UV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga257fb0d12c9827b9a79833c3f89790a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PVDD_UV (Power supply Vdd, Under Voltage) bits in the Status 1 register.  <a href="#ga257fb0d12c9827b9a79833c3f89790a9">More...</a><br /></td></tr>
<tr class="separator:ga257fb0d12c9827b9a79833c3f89790a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8018980ce3f4ee3ad4c0d375bf9a0c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8018980ce3f4ee3ad4c0d375bf9a0c3f">DRV8301_STATUS1_GVDD_UV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga8018980ce3f4ee3ad4c0d375bf9a0c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GVDD_UV (DRV8301 Vdd, Under Voltage) bits in the Status 1 register.  <a href="#ga8018980ce3f4ee3ad4c0d375bf9a0c3f">More...</a><br /></td></tr>
<tr class="separator:ga8018980ce3f4ee3ad4c0d375bf9a0c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d215fc6e1b659787eb2516427064101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8d215fc6e1b659787eb2516427064101">DRV8301_STATUS1_FAULT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga8d215fc6e1b659787eb2516427064101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FAULT bits in the Status 1 register.  <a href="#ga8d215fc6e1b659787eb2516427064101">More...</a><br /></td></tr>
<tr class="separator:ga8d215fc6e1b659787eb2516427064101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d37c1984604a1026a6459d8dc59a5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga4d37c1984604a1026a6459d8dc59a5e9">DRV8301_STATUS2_ID_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4d37c1984604a1026a6459d8dc59a5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the Device ID bits in the Status 2 register.  <a href="#ga4d37c1984604a1026a6459d8dc59a5e9">More...</a><br /></td></tr>
<tr class="separator:ga4d37c1984604a1026a6459d8dc59a5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f4b00e885f90204d89c35f355f8e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gae9f4b00e885f90204d89c35f355f8e20">DRV8301_STATUS2_GVDD_OV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae9f4b00e885f90204d89c35f355f8e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GVDD_OV (DRV8301 Vdd, Over Voltage) bits in the Status 2 register.  <a href="#gae9f4b00e885f90204d89c35f355f8e20">More...</a><br /></td></tr>
<tr class="separator:gae9f4b00e885f90204d89c35f355f8e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af39b9c61c0052b4050fe65e8ad99b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga2af39b9c61c0052b4050fe65e8ad99b5">DRV8301_CTRL1_GATE_CURRENT_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga2af39b9c61c0052b4050fe65e8ad99b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GATE_CURRENT bits in the Control 1 register.  <a href="#ga2af39b9c61c0052b4050fe65e8ad99b5">More...</a><br /></td></tr>
<tr class="separator:ga2af39b9c61c0052b4050fe65e8ad99b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4949d3ce7bb5378a27155ea11470df0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga4949d3ce7bb5378a27155ea11470df0e">DRV8301_CTRL1_GATE_RESET_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4949d3ce7bb5378a27155ea11470df0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GATE_RESET bits in the Control 1 register.  <a href="#ga4949d3ce7bb5378a27155ea11470df0e">More...</a><br /></td></tr>
<tr class="separator:ga4949d3ce7bb5378a27155ea11470df0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d6b297f2b5817280612dfda5674649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga18d6b297f2b5817280612dfda5674649">DRV8301_CTRL1_PWM_MODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga18d6b297f2b5817280612dfda5674649"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PWM_MODE bits in the Control 1 register.  <a href="#ga18d6b297f2b5817280612dfda5674649">More...</a><br /></td></tr>
<tr class="separator:ga18d6b297f2b5817280612dfda5674649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3aa31523a232a5e568605d69ef1586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gadc3aa31523a232a5e568605d69ef1586">DRV8301_CTRL1_OC_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadc3aa31523a232a5e568605d69ef1586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OC_MODE bits in the Control 1 register.  <a href="#gadc3aa31523a232a5e568605d69ef1586">More...</a><br /></td></tr>
<tr class="separator:gadc3aa31523a232a5e568605d69ef1586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0083c6a0efff3682b4c19bb20015a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gad0083c6a0efff3682b4c19bb20015a79">DRV8301_CTRL1_OC_ADJ_SET_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad0083c6a0efff3682b4c19bb20015a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OC_ADJ bits in the Control 1 register.  <a href="#gad0083c6a0efff3682b4c19bb20015a79">More...</a><br /></td></tr>
<tr class="separator:gad0083c6a0efff3682b4c19bb20015a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c97b6f8f75bdc6602089a6ccc833ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8c97b6f8f75bdc6602089a6ccc833ce9">DRV8301_CTRL2_OCTW_SET_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8c97b6f8f75bdc6602089a6ccc833ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OCTW_SET bits in the Control 2 register.  <a href="#ga8c97b6f8f75bdc6602089a6ccc833ce9">More...</a><br /></td></tr>
<tr class="separator:ga8c97b6f8f75bdc6602089a6ccc833ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86035029bd13df9d2a72340e92d4ca72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga86035029bd13df9d2a72340e92d4ca72">DRV8301_CTRL2_GAIN_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga86035029bd13df9d2a72340e92d4ca72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GAIN bits in the Control 2 register.  <a href="#ga86035029bd13df9d2a72340e92d4ca72">More...</a><br /></td></tr>
<tr class="separator:ga86035029bd13df9d2a72340e92d4ca72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4125334f36953afb503622a09f4cc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gaf4125334f36953afb503622a09f4cc6a">DRV8301_CTRL2_DC_CAL_1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaf4125334f36953afb503622a09f4cc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DC_CAL_1 bits in the Control 2 register.  <a href="#gaf4125334f36953afb503622a09f4cc6a">More...</a><br /></td></tr>
<tr class="separator:gaf4125334f36953afb503622a09f4cc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c573e5826d1e1f73d78fb78ea5b4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga15c573e5826d1e1f73d78fb78ea5b4eb">DRV8301_CTRL2_DC_CAL_2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga15c573e5826d1e1f73d78fb78ea5b4eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DC_CAL_2 bits in the Control 2 register.  <a href="#ga15c573e5826d1e1f73d78fb78ea5b4eb">More...</a><br /></td></tr>
<tr class="separator:ga15c573e5826d1e1f73d78fb78ea5b4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506cedd54097e68e4ecd670de001cf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga506cedd54097e68e4ecd670de001cf02">DRV8301_CTRL2_OC_TOFF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga506cedd54097e68e4ecd670de001cf02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OC_TOFF bits in the Control 2 register.  <a href="#ga506cedd54097e68e4ecd670de001cf02">More...</a><br /></td></tr>
<tr class="separator:ga506cedd54097e68e4ecd670de001cf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5897edb90db7ab97fb939e14aa6b765b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___stat1__t__">_DRV_SPI_8301_Stat1_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga5897edb90db7ab97fb939e14aa6b765b">DRV_SPI_8301_Stat1_t_</a></td></tr>
<tr class="separator:ga5897edb90db7ab97fb939e14aa6b765b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a9a116c7678ff78b6335172867cb5f1"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___stat2__t__">_DRV_SPI_8301_Stat2_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8a9a116c7678ff78b6335172867cb5f1">DRV_SPI_8301_Stat2_t_</a></td></tr>
<tr class="separator:ga8a9a116c7678ff78b6335172867cb5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1371ddaaa3fbaec009a255807776912f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___c_t_r_l1__t__">_DRV_SPI_8301_CTRL1_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga1371ddaaa3fbaec009a255807776912f">DRV_SPI_8301_CTRL1_t_</a></td></tr>
<tr class="separator:ga1371ddaaa3fbaec009a255807776912f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c75b60ee90eecb10966a7c9bbf14a79"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___c_t_r_l2__t__">_DRV_SPI_8301_CTRL2_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga5c75b60ee90eecb10966a7c9bbf14a79">DRV_SPI_8301_CTRL2_t_</a></td></tr>
<tr class="separator:ga5c75b60ee90eecb10966a7c9bbf14a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392ffd10a36a7715315d5c59c5c3f2d6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___vars__t__">_DRV_SPI_8301_Vars_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a></td></tr>
<tr class="separator:ga392ffd10a36a7715315d5c59c5c3f2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8447cca35e7eff9f7a50dc20edb323"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v8301___obj__">_DRV8301_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8d8447cca35e7eff9f7a50dc20edb323">DRV8301_Obj</a></td></tr>
<tr class="memdesc:ga8d8447cca35e7eff9f7a50dc20edb323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8301 object.  <a href="#ga8d8447cca35e7eff9f7a50dc20edb323">More...</a><br /></td></tr>
<tr class="separator:ga8d8447cca35e7eff9f7a50dc20edb323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a234fd38021f48f04f310efda2b554a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v8301___obj__">_DRV8301_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a></td></tr>
<tr class="memdesc:ga0a234fd38021f48f04f310efda2b554a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8301 handle.  <a href="#ga0a234fd38021f48f04f310efda2b554a">More...</a><br /></td></tr>
<tr class="separator:ga0a234fd38021f48f04f310efda2b554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347abb39f91d6d3dd79fc3bdca0fdb33"><td class="memItemLeft" align="right" valign="top">typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga347abb39f91d6d3dd79fc3bdca0fdb33">DRV8301_Word_t</a></td></tr>
<tr class="memdesc:ga347abb39f91d6d3dd79fc3bdca0fdb33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8301 Word type.  <a href="#ga347abb39f91d6d3dd79fc3bdca0fdb33">More...</a><br /></td></tr>
<tr class="separator:ga347abb39f91d6d3dd79fc3bdca0fdb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae424ac7d4963e056edb51b170704d875"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gae424ac7d4963e056edb51b170704d875">DRV8301_CtrlMode_e</a> { <a class="el" href="group___d_r_v8301.html#ggae424ac7d4963e056edb51b170704d875a5927aa759ca6970166d61d04e0202f5e">DRV8301_CtrlMode_Read</a> = 1 &lt;&lt; 15, 
<a class="el" href="group___d_r_v8301.html#ggae424ac7d4963e056edb51b170704d875a0a992035816a0b68dad8ba7ed6bc9bed">DRV8301_CtrlMode_Write</a> = 0 &lt;&lt; 15
 }</td></tr>
<tr class="memdesc:gae424ac7d4963e056edb51b170704d875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the R/W modes.  <a href="group___d_r_v8301.html#gae424ac7d4963e056edb51b170704d875">More...</a><br /></td></tr>
<tr class="separator:gae424ac7d4963e056edb51b170704d875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ea384c522eb90f94756e4e70ecea8e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">DRV8301_DcCalMode_e</a> { <a class="el" href="group___d_r_v8301.html#gga16ea384c522eb90f94756e4e70ecea8ea4ed235cc85015eea4e4edddb03c383b3">DRV8301_DcCalMode_Ch1_Load</a> = (0 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8301.html#gga16ea384c522eb90f94756e4e70ecea8ea8fe3004ece4440d3bdeef27475c86da2">DRV8301_DcCalMode_Ch1_NoLoad</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8301.html#gga16ea384c522eb90f94756e4e70ecea8ea41de43fdc63bd559686dacfc2a0d218d">DRV8301_DcCalMode_Ch2_Load</a> = (0 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8301.html#gga16ea384c522eb90f94756e4e70ecea8ea9ebce20ed298d2939383baf5882380de">DRV8301_DcCalMode_Ch2_NoLoad</a> = (1 &lt;&lt; 5)
 }</td></tr>
<tr class="memdesc:ga16ea384c522eb90f94756e4e70ecea8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the DC calibration modes.  <a href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">More...</a><br /></td></tr>
<tr class="separator:ga16ea384c522eb90f94756e4e70ecea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d26ce45fc9e076b9d52d66c2ff202a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga5d26ce45fc9e076b9d52d66c2ff202a6">DRV8301_FaultType_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6a30cb4028036c10fea6c08c9b298cf0f3">DRV8301_FaultType_NoFault</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6a23e9fc9c54dd705e29095fea72b78062">DRV8301_FaultType_FETLC_OC</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6a03a13ac735ab04ff0f9cb96c7c8c5e8f">DRV8301_FaultType_FETHC_OC</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6ac6670650e6f934e28c691e46544d8176">DRV8301_FaultType_FETLB_OC</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6a53cca47dc82a76e71fe988c6a059ed17">DRV8301_FaultType_FETHB_OC</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6ac2902793d693a47620441669877a73fd">DRV8301_FaultType_FETLA_OC</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6aac47e2723c13397c32af4da54124d01e">DRV8301_FaultType_FETHA_OC</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6af182240c40ab8d28d683fe3c0229e2d9">DRV8301_FaultType_OTW</a> = (1 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6a56eae182434a10381f92f90a2f964402">DRV8301_FaultType_OTSD</a> = (1 &lt;&lt; 7), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6abcc5280e0653554dc0c2fbc4e45bccff">DRV8301_FaultType_PVDD_UV</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6a056ee119a2542990f43023e457e7a3ec">DRV8301_FaultType_GVDD_UV</a> = (1 &lt;&lt; 9), 
<a class="el" href="group___d_r_v8301.html#gga5d26ce45fc9e076b9d52d66c2ff202a6a6129da2a398a177392172fdc9153a8fe">DRV8301_FaultType_GVDD_OV</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:ga5d26ce45fc9e076b9d52d66c2ff202a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the fault types.  <a href="group___d_r_v8301.html#ga5d26ce45fc9e076b9d52d66c2ff202a6">More...</a><br /></td></tr>
<tr class="separator:ga5d26ce45fc9e076b9d52d66c2ff202a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b3cb8b7a8816a4a791c7248d75ab58"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">DRV8301_OcMode_e</a> { <a class="el" href="group___d_r_v8301.html#gga38b3cb8b7a8816a4a791c7248d75ab58a8ba9c41c0d50461b61e7ac1be7487caa">DRV8301_OcMode_CurrentLimit</a> = 0 &lt;&lt; 4, 
<a class="el" href="group___d_r_v8301.html#gga38b3cb8b7a8816a4a791c7248d75ab58a5e685c550310da311ccc1a8cf9fe4476">DRV8301_OcMode_LatchShutDown</a> = 1 &lt;&lt; 4, 
<a class="el" href="group___d_r_v8301.html#gga38b3cb8b7a8816a4a791c7248d75ab58a0ec68300788a72f17af955eec141eb8c">DRV8301_OcMode_ReportOnly</a> = 2 &lt;&lt; 4, 
<a class="el" href="group___d_r_v8301.html#gga38b3cb8b7a8816a4a791c7248d75ab58aee1172904af97f05724a3d2ae3f802b7">DRV8301_OcMode_Disabled</a> = 3 &lt;&lt; 4
 }</td></tr>
<tr class="memdesc:ga38b3cb8b7a8816a4a791c7248d75ab58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Over Current modes.  <a href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">More...</a><br /></td></tr>
<tr class="separator:ga38b3cb8b7a8816a4a791c7248d75ab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">DRV8301_OcOffTimeMode_e</a> { <a class="el" href="group___d_r_v8301.html#gga69cb2fc13e675e7c5e0f7c0d1c5f7c2aa5844c92ff66d03f050ca4c6050e11749">DRV8301_OcOffTimeMode_Normal</a> = 0 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga69cb2fc13e675e7c5e0f7c0d1c5f7c2aa38c4a61cbe8d8e8fb51a5454ef6c48a2">DRV8301_OcOffTimeMode_Ctrl</a> = 1 &lt;&lt; 6
 }</td></tr>
<tr class="memdesc:ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Over Current Off Time modes.  <a href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">More...</a><br /></td></tr>
<tr class="separator:ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9439926f59cf76131cb9966958050889"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">DRV8301_OcTwMode_e</a> { <a class="el" href="group___d_r_v8301.html#gga9439926f59cf76131cb9966958050889a763c9f118d54c7dcfa99cf3f993f29fd">DRV8301_OcTwMode_Both</a> = 0 &lt;&lt; 0, 
<a class="el" href="group___d_r_v8301.html#gga9439926f59cf76131cb9966958050889a0216465aeeadecabb22559b3e50bd78c">DRV8301_OcTwMode_OT_Only</a> = 1 &lt;&lt; 0, 
<a class="el" href="group___d_r_v8301.html#gga9439926f59cf76131cb9966958050889a2445fbb07bdaa495a56bce702a262711">DRV8301_OcTwMode_OC_Only</a> = 2 &lt;&lt; 0
 }</td></tr>
<tr class="memdesc:ga9439926f59cf76131cb9966958050889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Over Current, Temperature Warning modes.  <a href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">More...</a><br /></td></tr>
<tr class="separator:ga9439926f59cf76131cb9966958050889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72897266bf5a7763404909159e05cdf1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">DRV8301_PeakCurrent_e</a> { <a class="el" href="group___d_r_v8301.html#gga72897266bf5a7763404909159e05cdf1a81a490762360aedec39cd0d1964bc196">DRV8301_PeakCurrent_1p70_A</a> = 0 &lt;&lt; 0, 
<a class="el" href="group___d_r_v8301.html#gga72897266bf5a7763404909159e05cdf1a5412d79cfff7da89fccb09a92a84798b">DRV8301_PeakCurrent_0p70_A</a> = 1 &lt;&lt; 0, 
<a class="el" href="group___d_r_v8301.html#gga72897266bf5a7763404909159e05cdf1a9bc98a6a0bc06abc9d0b1820c25eecb9">DRV8301_PeakCurrent_0p25_A</a> = 2 &lt;&lt; 0
 }</td></tr>
<tr class="memdesc:ga72897266bf5a7763404909159e05cdf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the drv8301 peak current levels.  <a href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">More...</a><br /></td></tr>
<tr class="separator:ga72897266bf5a7763404909159e05cdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99efb1afc0e3766e98211e0e3df40acf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">DRV8301_PwmMode_e</a> { <a class="el" href="group___d_r_v8301.html#gga99efb1afc0e3766e98211e0e3df40acfa79e6dba4cb2a579faa5773cafa687f6e">DRV8301_PwmMode_Six_Inputs</a> = 0 &lt;&lt; 3, 
<a class="el" href="group___d_r_v8301.html#gga99efb1afc0e3766e98211e0e3df40acfa784955395f6c8b6c83a6396cddff7ccd">DRV8301_PwmMode_Three_Inputs</a> = 1 &lt;&lt; 3
 }</td></tr>
<tr class="memdesc:ga99efb1afc0e3766e98211e0e3df40acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the PWM modes.  <a href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">More...</a><br /></td></tr>
<tr class="separator:ga99efb1afc0e3766e98211e0e3df40acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac572469c138bc6a3c352613333518b2d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a> { <a class="el" href="group___d_r_v8301.html#ggac572469c138bc6a3c352613333518b2da980562cc51803a1de26561933fcf4857">DRV8301_RegName_Status_1</a> = 0 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8301.html#ggac572469c138bc6a3c352613333518b2da8e1340b29f16cc38656b7d1b5e0c70b0">DRV8301_RegName_Status_2</a> = 1 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8301.html#ggac572469c138bc6a3c352613333518b2da929318c5db1dfcfc1c4e1cbd2a62e556">DRV8301_RegName_Control_1</a> = 2 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8301.html#ggac572469c138bc6a3c352613333518b2dad8a0b639cd3cfd4f93eeb3495df36f7f">DRV8301_RegName_Control_2</a> = 3 &lt;&lt; 11
 }</td></tr>
<tr class="memdesc:gac572469c138bc6a3c352613333518b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the register names.  <a href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">More...</a><br /></td></tr>
<tr class="separator:gac572469c138bc6a3c352613333518b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e32277535a40879e1f314d0bfdc4db1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga2e32277535a40879e1f314d0bfdc4db1">DRV8301_Reset_e</a> { <a class="el" href="group___d_r_v8301.html#gga2e32277535a40879e1f314d0bfdc4db1a86c1d65f8052acfa038ac868e5ce0676">DRV8301_Reset_Normal</a> = 0 &lt;&lt; 2, 
<a class="el" href="group___d_r_v8301.html#gga2e32277535a40879e1f314d0bfdc4db1a26bfd974bae620e9d77dcbd3d96d1eab">DRV8301_Reset_All</a> = 1 &lt;&lt; 2
 }</td></tr>
<tr class="memdesc:ga2e32277535a40879e1f314d0bfdc4db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the shunt amplifier gains.  <a href="group___d_r_v8301.html#ga2e32277535a40879e1f314d0bfdc4db1">More...</a><br /></td></tr>
<tr class="separator:ga2e32277535a40879e1f314d0bfdc4db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385ecfe2544f4842350ed38fa50755d2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">DRV8301_ShuntAmpGain_e</a> { <a class="el" href="group___d_r_v8301.html#gga385ecfe2544f4842350ed38fa50755d2a3b6a8da4b6ffd9710e3b4869d1e53934">DRV8301_ShuntAmpGain_10VpV</a> = 0 &lt;&lt; 2, 
<a class="el" href="group___d_r_v8301.html#gga385ecfe2544f4842350ed38fa50755d2a444e2f29c52d75d50806908262b01c08">DRV8301_ShuntAmpGain_20VpV</a> = 1 &lt;&lt; 2, 
<a class="el" href="group___d_r_v8301.html#gga385ecfe2544f4842350ed38fa50755d2a34e8cc7c9bc98a31e62a4bc3705f9baa">DRV8301_ShuntAmpGain_40VpV</a> = 2 &lt;&lt; 2, 
<a class="el" href="group___d_r_v8301.html#gga385ecfe2544f4842350ed38fa50755d2a2576613bd3938f42a676ecbc95c774f6">DRV8301_ShuntAmpGain_80VpV</a> = 3 &lt;&lt; 2
 }</td></tr>
<tr class="memdesc:ga385ecfe2544f4842350ed38fa50755d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the shunt amplifier gains.  <a href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">More...</a><br /></td></tr>
<tr class="separator:ga385ecfe2544f4842350ed38fa50755d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e96be2713d0a717c42e9f8b45eda78e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga0e96be2713d0a717c42e9f8b45eda78e">DRV8301_ShuntAmpNumber_e</a> { <a class="el" href="group___d_r_v8301.html#gga0e96be2713d0a717c42e9f8b45eda78ea954054c9ca158639230efdc8bceb7b4b">DRV8301_ShuntAmpNumber_1</a> = 1, 
<a class="el" href="group___d_r_v8301.html#gga0e96be2713d0a717c42e9f8b45eda78eaa36a8633590c73def918cc59e26e7550">DRV8301_ShuntAmpNumber_2</a> = 2
 }</td></tr>
<tr class="memdesc:ga0e96be2713d0a717c42e9f8b45eda78e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the shunt amplifier number.  <a href="group___d_r_v8301.html#ga0e96be2713d0a717c42e9f8b45eda78e">More...</a><br /></td></tr>
<tr class="separator:ga0e96be2713d0a717c42e9f8b45eda78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6591f17c6a34f56251f21063c111453e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">DRV8301_VdsLevel_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ead476878e7a8a39e1bc98a5fcaca7ca84">DRV8301_VdsLevel_0p060_V</a> = 0 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea50a2ef1011098233d5f209536ea98eae">DRV8301_VdsLevel_0p068_V</a> = 1 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea9e63d742fc89a59068e1c229753a8169">DRV8301_VdsLevel_0p076_V</a> = 2 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea09026030159b81adc115a82775d2fe0b">DRV8301_VdsLevel_0p086_V</a> = 3 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea755ddd2decc9b02f29967316e0540e8d">DRV8301_VdsLevel_0p097_V</a> = 4 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea8d3ed69eda8556b857c41d397b784fb3">DRV8301_VdsLevel_0p109_V</a> = 5 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea028799abbc97f3cd724561f4c5bb0123">DRV8301_VdsLevel_0p123_V</a> = 6 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea870570385f737ab565d0e5fe92e2cf38">DRV8301_VdsLevel_0p138_V</a> = 7 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eace1a619794fe4dbc825ecef5dcd7cb66">DRV8301_VdsLevel_0p155_V</a> = 8 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eafeb21244284ef2dc885bff3ec6e40be5">DRV8301_VdsLevel_0p175_V</a> = 9 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea156781685307112c1dc1805cda686413">DRV8301_VdsLevel_0p197_V</a> = 10 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea4fd6a6787bff8632501f02db17b20d91">DRV8301_VdsLevel_0p222_V</a> = 11 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eafc8a8d0062055a7edd021202fa6247e1">DRV8301_VdsLevel_0p250_V</a> = 12 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea9e9bdbf2dccc7efd1af36017a06ed706">DRV8301_VdsLevel_0p282_V</a> = 13 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ead66f113ca98da0fe6ccd5328d12bb291">DRV8301_VdsLevel_0p317_V</a> = 14 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eaa1c88d6706ef869e67cd39fc9813054c">DRV8301_VdsLevel_0p358_V</a> = 15 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea51bd0ac030891beb745174d47bed8f13">DRV8301_VdsLevel_0p403_V</a> = 16 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eae3da6213a548787ef9150006ab7c1fcb">DRV8301_VdsLevel_0p454_V</a> = 17 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eab21438f63a3beb1141d88bf1c3777240">DRV8301_VdsLevel_0p511_V</a> = 18 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea476b3cb52f102adcb701f278eb3c1f09">DRV8301_VdsLevel_0p576_V</a> = 19 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea0bee6f353d1a92174fe6cff1141005d3">DRV8301_VdsLevel_0p648_V</a> = 20 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eab5216e55809a277b48a5bd305d41bd4b">DRV8301_VdsLevel_0p730_V</a> = 21 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eadad6ef61093263836dda86d1a4488758">DRV8301_VdsLevel_0p822_V</a> = 22 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eaa88e753287dd8b8615d466afa8466651">DRV8301_VdsLevel_0p926_V</a> = 23 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea29b2c820b0bd1969553a034e1c0be962">DRV8301_VdsLevel_1p043_V</a> = 24 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea36b4b69652b0add1538eabeddee467e4">DRV8301_VdsLevel_1p175_V</a> = 25 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eabc35cae7928def324b8d38d2405ffd6c">DRV8301_VdsLevel_1p324_V</a> = 26 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea868cdcdf51f89fe2b9f90d1827e3cb00">DRV8301_VdsLevel_1p491_V</a> = 27 &lt;&lt; 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea53f968b39244a12393b00997e19632b3">DRV8301_VdsLevel_1p679_V</a> = 28 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eacda31fd2a01e0ba5c758ca94b81763b7">DRV8301_VdsLevel_1p892_V</a> = 29 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453eae1f12164d72c76d2edaa348d1ff16548">DRV8301_VdsLevel_2p131_V</a> = 30 &lt;&lt; 6, 
<a class="el" href="group___d_r_v8301.html#gga6591f17c6a34f56251f21063c111453ea6d11ef8973553154e921f53ea07b6240">DRV8301_VdsLevel_2p400_V</a> = 31 &lt;&lt; 6
<br />
 }</td></tr>
<tr class="memdesc:ga6591f17c6a34f56251f21063c111453e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Vds level for th over current adjustment.  <a href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">More...</a><br /></td></tr>
<tr class="separator:ga6591f17c6a34f56251f21063c111453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733827ba792b142b18481994d37993ba"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga733827ba792b142b18481994d37993ba">Drv8301SpiOutputDataSelect_e</a> { <a class="el" href="group___d_r_v8301.html#gga733827ba792b142b18481994d37993baa98d8e5fb6e9a97a241831ee0df26e877">DRV8301_GETID</a> =0
 }</td></tr>
<tr class="separator:ga733827ba792b142b18481994d37993ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad2235ed0aa3d1cc7919866b4f31d9f23"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___d_r_v8301.html#ga347abb39f91d6d3dd79fc3bdca0fdb33">DRV8301_Word_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gad2235ed0aa3d1cc7919866b4f31d9f23">DRV8301_buildCtrlWord</a> (const <a class="el" href="group___d_r_v8301.html#gae424ac7d4963e056edb51b170704d875">DRV8301_CtrlMode_e</a> ctrlMode, const <a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a> regName, const uint16_t data)</td></tr>
<tr class="memdesc:gad2235ed0aa3d1cc7919866b4f31d9f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds the control word.  <a href="#gad2235ed0aa3d1cc7919866b4f31d9f23">More...</a><br /></td></tr>
<tr class="separator:gad2235ed0aa3d1cc7919866b4f31d9f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e915dfb8f52d9e3c580566f1e57a5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">DRV8301_DcCalMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga09e915dfb8f52d9e3c580566f1e57a5f">DRV8301_getDcCalMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga0e96be2713d0a717c42e9f8b45eda78e">DRV8301_ShuntAmpNumber_e</a> ampNumber)</td></tr>
<tr class="memdesc:ga09e915dfb8f52d9e3c580566f1e57a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DC calibration mode.  <a href="#ga09e915dfb8f52d9e3c580566f1e57a5f">More...</a><br /></td></tr>
<tr class="separator:ga09e915dfb8f52d9e3c580566f1e57a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a917903fae1cdd6f967fee43d8997ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8a917903fae1cdd6f967fee43d8997ef">DRV8301_enable</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga8a917903fae1cdd6f967fee43d8997ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DRV8301.  <a href="#ga8a917903fae1cdd6f967fee43d8997ef">More...</a><br /></td></tr>
<tr class="separator:ga8a917903fae1cdd6f967fee43d8997ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b2a5c8acb963cf146d87476bce8c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga5d26ce45fc9e076b9d52d66c2ff202a6">DRV8301_FaultType_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gaa1b2a5c8acb963cf146d87476bce8c7e">DRV8301_getFaultType</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:gaa1b2a5c8acb963cf146d87476bce8c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the fault type.  <a href="#gaa1b2a5c8acb963cf146d87476bce8c7e">More...</a><br /></td></tr>
<tr class="separator:gaa1b2a5c8acb963cf146d87476bce8c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6941613e09d35d9b921aa6bb1003c60b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga6941613e09d35d9b921aa6bb1003c60b">DRV8301_getId</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga6941613e09d35d9b921aa6bb1003c60b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the device ID.  <a href="#ga6941613e09d35d9b921aa6bb1003c60b">More...</a><br /></td></tr>
<tr class="separator:ga6941613e09d35d9b921aa6bb1003c60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd9da13482873468279f45a51114680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">DRV8301_VdsLevel_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga3cd9da13482873468279f45a51114680">DRV8301_getOcLevel</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga3cd9da13482873468279f45a51114680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the over current level.  <a href="#ga3cd9da13482873468279f45a51114680">More...</a><br /></td></tr>
<tr class="separator:ga3cd9da13482873468279f45a51114680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871f834d19c4d4d8caf4fa855838e724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">DRV8301_OcMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga871f834d19c4d4d8caf4fa855838e724">DRV8301_getOcMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga871f834d19c4d4d8caf4fa855838e724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the over current mode.  <a href="#ga871f834d19c4d4d8caf4fa855838e724">More...</a><br /></td></tr>
<tr class="separator:ga871f834d19c4d4d8caf4fa855838e724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6e8fb5be8218b2a7025b176b3f0d3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">DRV8301_OcOffTimeMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga2e6e8fb5be8218b2a7025b176b3f0d3b">DRV8301_getOcOffTimeMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga2e6e8fb5be8218b2a7025b176b3f0d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the over current off time mode.  <a href="#ga2e6e8fb5be8218b2a7025b176b3f0d3b">More...</a><br /></td></tr>
<tr class="separator:ga2e6e8fb5be8218b2a7025b176b3f0d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b48681cd020175ee6555da7d1b3908"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">DRV8301_OcTwMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga95b48681cd020175ee6555da7d1b3908">DRV8301_getOcTwMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga95b48681cd020175ee6555da7d1b3908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the over current, temperature warning mode.  <a href="#ga95b48681cd020175ee6555da7d1b3908">More...</a><br /></td></tr>
<tr class="separator:ga95b48681cd020175ee6555da7d1b3908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8740425dc572069df9650aa4a9f71672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">DRV8301_PeakCurrent_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8740425dc572069df9650aa4a9f71672">DRV8301_getPeakCurrent</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga8740425dc572069df9650aa4a9f71672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the peak current value.  <a href="#ga8740425dc572069df9650aa4a9f71672">More...</a><br /></td></tr>
<tr class="separator:ga8740425dc572069df9650aa4a9f71672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf9253f929a5ea1cc3621bfea748809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">DRV8301_PwmMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gaeaf9253f929a5ea1cc3621bfea748809">DRV8301_getPwmMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:gaeaf9253f929a5ea1cc3621bfea748809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the PWM mode.  <a href="#gaeaf9253f929a5ea1cc3621bfea748809">More...</a><br /></td></tr>
<tr class="separator:gaeaf9253f929a5ea1cc3621bfea748809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409c143ab1440105922577321a4d04ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">DRV8301_ShuntAmpGain_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga409c143ab1440105922577321a4d04ce">DRV8301_getShuntAmpGain</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga409c143ab1440105922577321a4d04ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the shunt amplifier gain value.  <a href="#ga409c143ab1440105922577321a4d04ce">More...</a><br /></td></tr>
<tr class="separator:ga409c143ab1440105922577321a4d04ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292d0970eb6578cf57a7c8ec6883798b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga292d0970eb6578cf57a7c8ec6883798b">DRV8301_getStatusRegister1</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga292d0970eb6578cf57a7c8ec6883798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the status register 1 value.  <a href="#ga292d0970eb6578cf57a7c8ec6883798b">More...</a><br /></td></tr>
<tr class="separator:ga292d0970eb6578cf57a7c8ec6883798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049c44c943c511788f70f8f121cfaf20"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga049c44c943c511788f70f8f121cfaf20">DRV8301_getStatusRegister2</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga049c44c943c511788f70f8f121cfaf20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the status register 2 value.  <a href="#ga049c44c943c511788f70f8f121cfaf20">More...</a><br /></td></tr>
<tr class="separator:ga049c44c943c511788f70f8f121cfaf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610046b0b89f24dfe79d20ca604e84e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga610046b0b89f24dfe79d20ca604e84e8">DRV8301_init</a> (void *pMemory, const size_t numBytes)</td></tr>
<tr class="memdesc:ga610046b0b89f24dfe79d20ca604e84e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DRV8301 object.  <a href="#ga610046b0b89f24dfe79d20ca604e84e8">More...</a><br /></td></tr>
<tr class="separator:ga610046b0b89f24dfe79d20ca604e84e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade032598cb2e48ea9701d91cb55c0ea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gaade032598cb2e48ea9701d91cb55c0ea">DRV8301_isFault</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:gaade032598cb2e48ea9701d91cb55c0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if DRV8301 fault has occurred.  <a href="#gaade032598cb2e48ea9701d91cb55c0ea">More...</a><br /></td></tr>
<tr class="separator:gaade032598cb2e48ea9701d91cb55c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fcb4de4db641626784e3c5b64ed1eeb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga4fcb4de4db641626784e3c5b64ed1eeb">DRV8301_isReset</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga4fcb4de4db641626784e3c5b64ed1eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if DRV8301 is in reset.  <a href="#ga4fcb4de4db641626784e3c5b64ed1eeb">More...</a><br /></td></tr>
<tr class="separator:ga4fcb4de4db641626784e3c5b64ed1eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3561720fa885724514e0b721d0ae133f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga3561720fa885724514e0b721d0ae133f">DRV8301_readSpi</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a> regName)</td></tr>
<tr class="memdesc:ga3561720fa885724514e0b721d0ae133f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the DRV8301 register.  <a href="#ga3561720fa885724514e0b721d0ae133f">More...</a><br /></td></tr>
<tr class="separator:ga3561720fa885724514e0b721d0ae133f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919dfa46f8b748fdd48b5b0e81eae5f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga919dfa46f8b748fdd48b5b0e81eae5f8">DRV8301_reset</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga919dfa46f8b748fdd48b5b0e81eae5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the DRV8301.  <a href="#ga919dfa46f8b748fdd48b5b0e81eae5f8">More...</a><br /></td></tr>
<tr class="separator:ga919dfa46f8b748fdd48b5b0e81eae5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e173141ccdac1759b9d325a41dc786"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gae5e173141ccdac1759b9d325a41dc786">DRV8301_resetEnableTimeout</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:gae5e173141ccdac1759b9d325a41dc786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the enable timeout flag.  <a href="#gae5e173141ccdac1759b9d325a41dc786">More...</a><br /></td></tr>
<tr class="separator:gae5e173141ccdac1759b9d325a41dc786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0bb19d0edcc8ae0fca949ebe5c7220"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga4c0bb19d0edcc8ae0fca949ebe5c7220">DRV8301_resetRxTimeout</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle)</td></tr>
<tr class="memdesc:ga4c0bb19d0edcc8ae0fca949ebe5c7220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RX fifo timeout flag.  <a href="#ga4c0bb19d0edcc8ae0fca949ebe5c7220">More...</a><br /></td></tr>
<tr class="separator:ga4c0bb19d0edcc8ae0fca949ebe5c7220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386bfffe3cdc214f9659abf7651ee24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga6386bfffe3cdc214f9659abf7651ee24">DRV8301_setDcCalMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga0e96be2713d0a717c42e9f8b45eda78e">DRV8301_ShuntAmpNumber_e</a> ampNumber, const <a class="el" href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">DRV8301_DcCalMode_e</a> mode)</td></tr>
<tr class="memdesc:ga6386bfffe3cdc214f9659abf7651ee24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DC calibration mode.  <a href="#ga6386bfffe3cdc214f9659abf7651ee24">More...</a><br /></td></tr>
<tr class="separator:ga6386bfffe3cdc214f9659abf7651ee24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19397fc22005d3dd621d7a8ffbb2e4a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga19397fc22005d3dd621d7a8ffbb2e4a8">DRV8301_setGpioHandle</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, <a class="el" href="group___g_p_i_o.html#ga4ce21aa843233d09532e2fe213122e45">GPIO_Handle</a> gpioHandle)</td></tr>
<tr class="memdesc:ga19397fc22005d3dd621d7a8ffbb2e4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO handle in the DRV8301.  <a href="#ga19397fc22005d3dd621d7a8ffbb2e4a8">More...</a><br /></td></tr>
<tr class="separator:ga19397fc22005d3dd621d7a8ffbb2e4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6ba2bd74bcf82a01d34bc17c2baf99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8f6ba2bd74bcf82a01d34bc17c2baf99">DRV8301_setGpioNumber</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, <a class="el" href="group___g_p_i_o.html#ga6151b65c0d85ebb58fa6deab7bc27891">GPIO_Number_e</a> gpioNumber)</td></tr>
<tr class="memdesc:ga8f6ba2bd74bcf82a01d34bc17c2baf99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8301.  <a href="#ga8f6ba2bd74bcf82a01d34bc17c2baf99">More...</a><br /></td></tr>
<tr class="separator:ga8f6ba2bd74bcf82a01d34bc17c2baf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2862e488e7936ecbac09cc1020f03fac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga2862e488e7936ecbac09cc1020f03fac">DRV8301_setOcLevel</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">DRV8301_VdsLevel_e</a> VdsLevel)</td></tr>
<tr class="memdesc:ga2862e488e7936ecbac09cc1020f03fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the over current level in terms of Vds.  <a href="#ga2862e488e7936ecbac09cc1020f03fac">More...</a><br /></td></tr>
<tr class="separator:ga2862e488e7936ecbac09cc1020f03fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b5102755bda82d660e4ffbd5ef436e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gac0b5102755bda82d660e4ffbd5ef436e">DRV8301_setOcMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">DRV8301_OcMode_e</a> mode)</td></tr>
<tr class="memdesc:gac0b5102755bda82d660e4ffbd5ef436e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the over current mode.  <a href="#gac0b5102755bda82d660e4ffbd5ef436e">More...</a><br /></td></tr>
<tr class="separator:gac0b5102755bda82d660e4ffbd5ef436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e982c48aa5041f160f4043cfe2198e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga0e982c48aa5041f160f4043cfe2198e9">DRV8301_setOcOffTimeMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">DRV8301_OcOffTimeMode_e</a> mode)</td></tr>
<tr class="memdesc:ga0e982c48aa5041f160f4043cfe2198e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the over current off time mode.  <a href="#ga0e982c48aa5041f160f4043cfe2198e9">More...</a><br /></td></tr>
<tr class="separator:ga0e982c48aa5041f160f4043cfe2198e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff56943fd892a03315f8df1027f69759"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gaff56943fd892a03315f8df1027f69759">DRV8301_setOcTwMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">DRV8301_OcTwMode_e</a> mode)</td></tr>
<tr class="memdesc:gaff56943fd892a03315f8df1027f69759"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the over current, temperature warning mode.  <a href="#gaff56943fd892a03315f8df1027f69759">More...</a><br /></td></tr>
<tr class="separator:gaff56943fd892a03315f8df1027f69759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe88e3c60338a66344df9ef1650341d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gacfe88e3c60338a66344df9ef1650341d">DRV8301_setPeakCurrent</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">DRV8301_PeakCurrent_e</a> peakCurrent)</td></tr>
<tr class="memdesc:gacfe88e3c60338a66344df9ef1650341d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the peak current value.  <a href="#gacfe88e3c60338a66344df9ef1650341d">More...</a><br /></td></tr>
<tr class="separator:gacfe88e3c60338a66344df9ef1650341d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1495b24eaaed46988370f5cfd2204e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gae1495b24eaaed46988370f5cfd2204e5">DRV8301_setPwmMode</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">DRV8301_PwmMode_e</a> mode)</td></tr>
<tr class="memdesc:gae1495b24eaaed46988370f5cfd2204e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the PWM mode.  <a href="#gae1495b24eaaed46988370f5cfd2204e5">More...</a><br /></td></tr>
<tr class="separator:gae1495b24eaaed46988370f5cfd2204e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdef2958243887118630077c1628f65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga2cdef2958243887118630077c1628f65">DRV8301_setShuntAmpGain</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">DRV8301_ShuntAmpGain_e</a> gain)</td></tr>
<tr class="memdesc:ga2cdef2958243887118630077c1628f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the shunt amplifier gain value.  <a href="#ga2cdef2958243887118630077c1628f65">More...</a><br /></td></tr>
<tr class="separator:ga2cdef2958243887118630077c1628f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85015075365d1d0d14c51a377854d064"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga85015075365d1d0d14c51a377854d064">DRV8301_setSpiHandle</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, <a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga85015075365d1d0d14c51a377854d064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI handle in the DRV8301.  <a href="#ga85015075365d1d0d14c51a377854d064">More...</a><br /></td></tr>
<tr class="separator:ga85015075365d1d0d14c51a377854d064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4780f9293f2ebc6908da0bae6c4feac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#gaa4780f9293f2ebc6908da0bae6c4feac">DRV8301_writeSpi</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, const <a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a> regName, const uint16_t data)</td></tr>
<tr class="memdesc:gaa4780f9293f2ebc6908da0bae6c4feac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the DRV8301 register.  <a href="#gaa4780f9293f2ebc6908da0bae6c4feac">More...</a><br /></td></tr>
<tr class="separator:gaa4780f9293f2ebc6908da0bae6c4feac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7693aeae0e0b91d8a85667a4296ea642"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga7693aeae0e0b91d8a85667a4296ea642">DRV8301_writeData</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, <a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a> *Spi_8301_Vars)</td></tr>
<tr class="memdesc:ga7693aeae0e0b91d8a85667a4296ea642"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface to all 8301 SPI variables.  <a href="#ga7693aeae0e0b91d8a85667a4296ea642">More...</a><br /></td></tr>
<tr class="separator:ga7693aeae0e0b91d8a85667a4296ea642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a24aeb257592e1fcca40e163d5e23e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga8a24aeb257592e1fcca40e163d5e23e8">DRV8301_readData</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, <a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a> *Spi_8301_Vars)</td></tr>
<tr class="separator:ga8a24aeb257592e1fcca40e163d5e23e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5411facb3689fac341d3a5404774a352"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8301.html#ga5411facb3689fac341d3a5404774a352">DRV8301_setupSpi</a> (<a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> handle, <a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a> *Spi_8301_Vars)</td></tr>
<tr class="memdesc:ga5411facb3689fac341d3a5404774a352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the interface to all 8301 SPI variables.  <a href="#ga5411facb3689fac341d3a5404774a352">More...</a><br /></td></tr>
<tr class="separator:ga5411facb3689fac341d3a5404774a352"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct___d_r_v___s_p_i__8301___stat1__t__" id="struct___d_r_v___s_p_i__8301___stat1__t__"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DRV_SPI_8301_Stat1_t_</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00363">363</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a281805d7e949ea78212813a248775785"></a>bool</td>
<td class="fieldname">
FAULT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac97e3f757372ce21f10e6dbe1ebb4e75"></a>bool</td>
<td class="fieldname">
FETHA_OC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a18669fe6c10b56ec56cc6e52702cd505"></a>bool</td>
<td class="fieldname">
FETHB_OC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a42b6fb4485efc9f35933904744137a6f"></a>bool</td>
<td class="fieldname">
FETHC_OC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0591c805997853e5d7791094c6d1d682"></a>bool</td>
<td class="fieldname">
FETLA_OC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a422f69599eef341600b2b3bc62a4faa3"></a>bool</td>
<td class="fieldname">
FETLB_OC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a390caf421fc3df075176e7160012a8"></a>bool</td>
<td class="fieldname">
FETLC_OC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9faf7e604e5edc6964661ef42e11bd30"></a>bool</td>
<td class="fieldname">
GVDD_UV</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adee7789d52f945b3be3a85e4e1fa8948"></a>bool</td>
<td class="fieldname">
OTSD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7af39fd5ba21701c629d9d7e5aad1cb7"></a>bool</td>
<td class="fieldname">
OTW</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae9183b8315f32101cc0093953c193eef"></a>bool</td>
<td class="fieldname">
PVDD_UV</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="struct___d_r_v___s_p_i__8301___stat2__t__" id="struct___d_r_v___s_p_i__8301___stat2__t__"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DRV_SPI_8301_Stat2_t_</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00379">379</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a85590e01a209e75ada7f74fff5a752d2"></a>uint16_t</td>
<td class="fieldname">
DeviceID</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2d4318540fa0065279b63567bda894a"></a>bool</td>
<td class="fieldname">
GVDD_OV</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="struct___d_r_v___s_p_i__8301___c_t_r_l1__t__" id="struct___d_r_v___s_p_i__8301___c_t_r_l1__t__"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DRV_SPI_8301_CTRL1_t_</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00386">386</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa6b61473b571ac21c208fe5dc476e20b"></a><a class="el" href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">DRV8301_PeakCurrent_e</a></td>
<td class="fieldname">
DRV8301_CURRENT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3e4fed1be6508b6180dc2a4037f748b2"></a><a class="el" href="group___d_r_v8301.html#ga2e32277535a40879e1f314d0bfdc4db1">DRV8301_Reset_e</a></td>
<td class="fieldname">
DRV8301_RESET</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaada8b0ec3032f05f2ee6a3729adc428"></a><a class="el" href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">DRV8301_VdsLevel_e</a></td>
<td class="fieldname">
OC_ADJ_SET</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5c941126981c5a6eff7fcca0a6cbb4b9"></a><a class="el" href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">DRV8301_OcMode_e</a></td>
<td class="fieldname">
OC_MODE</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9e6d8b961dafc30f9fe29f68b7b71837"></a><a class="el" href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">DRV8301_PwmMode_e</a></td>
<td class="fieldname">
PWM_MODE</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="struct___d_r_v___s_p_i__8301___c_t_r_l2__t__" id="struct___d_r_v___s_p_i__8301___c_t_r_l2__t__"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DRV_SPI_8301_CTRL2_t_</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00396">396</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab1936b2259412d5d5dc7689b98eb3d9f"></a><a class="el" href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">DRV8301_DcCalMode_e</a></td>
<td class="fieldname">
DC_CAL_CH1p2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a24a575b6f2385a492b699d0e09718cd3"></a><a class="el" href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">DRV8301_ShuntAmpGain_e</a></td>
<td class="fieldname">
GAIN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae94f1f511daebc92dd50eef2ce2ba351"></a><a class="el" href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">DRV8301_OcOffTimeMode_e</a></td>
<td class="fieldname">
OC_TOFF</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c26a0ef59d26c98d7abfeaf5decf34b"></a><a class="el" href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">DRV8301_OcTwMode_e</a></td>
<td class="fieldname">
OCTW_SET</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="struct___d_r_v___s_p_i__8301___vars__t__" id="struct___d_r_v___s_p_i__8301___vars__t__"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DRV_SPI_8301_Vars_t_</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00405">405</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a018757681673dbc5efd1611271fc3585"></a><a class="el" href="group___d_r_v8301.html#ga1371ddaaa3fbaec009a255807776912f">DRV_SPI_8301_CTRL1_t_</a></td>
<td class="fieldname">
Ctrl_Reg_1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c6b39008ca9abebab83f1e23ed42cb0"></a><a class="el" href="group___d_r_v8301.html#ga5c75b60ee90eecb10966a7c9bbf14a79">DRV_SPI_8301_CTRL2_t_</a></td>
<td class="fieldname">
Ctrl_Reg_2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a626af34fd4b112e5d3a130d0df0059dc"></a>bool</td>
<td class="fieldname">
RcvCmd</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad7c6d1a820fa37aec71f0d51dadf2adf"></a>bool</td>
<td class="fieldname">
SndCmd</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a921aa93f2654951ff38726656b8d4a5e"></a><a class="el" href="group___d_r_v8301.html#ga5897edb90db7ab97fb939e14aa6b765b">DRV_SPI_8301_Stat1_t_</a></td>
<td class="fieldname">
Stat_Reg_1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c14740998f08573d8d427ed0b063953"></a><a class="el" href="group___d_r_v8301.html#ga8a9a116c7678ff78b6335172867cb5f1">DRV_SPI_8301_Stat2_t_</a></td>
<td class="fieldname">
Stat_Reg_2</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="struct___d_r_v8301___obj__" id="struct___d_r_v8301___obj__"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DRV8301_Obj_</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Defines the DRV8301 object. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00418">418</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7b83c41e36b51313ab1ff8635b94fd82"></a>bool</td>
<td class="fieldname">
enableTimeOut</td>
<td class="fielddoc">
the timeout flag for drv8301 enable </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab6206216c3b3e73c9149f3aa0c12bb41"></a><a class="el" href="group___g_p_i_o.html#ga4ce21aa843233d09532e2fe213122e45">GPIO_Handle</a></td>
<td class="fieldname">
gpioHandle</td>
<td class="fielddoc">
the gpio handle that is connected to the drv8301 enable pin </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9a2d21b8b50483979ef6d137d2ab23c7"></a><a class="el" href="group___g_p_i_o.html#ga6151b65c0d85ebb58fa6deab7bc27891">GPIO_Number_e</a></td>
<td class="fieldname">
gpioNumber</td>
<td class="fielddoc">
the gpio number that is connected to the drv8301 enable pin </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9130dc036081779b046235c8935643c6"></a>bool</td>
<td class="fieldname">
RxTimeOut</td>
<td class="fielddoc">
the timeout flag for the RX fifo </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab265fc3e9cb50cc78831a7e71b6b5c35"></a><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a></td>
<td class="fieldname">
spiHandle</td>
<td class="fielddoc">
the handle for the serial peripheral interface </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga2f9eec987f1947df66d688ac8c5dcd9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_ADDR_MASK&#160;&#160;&#160;(0x7800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the address mask. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00072">72</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2af39b9c61c0052b4050fe65e8ad99b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL1_GATE_CURRENT_BITS&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the GATE_CURRENT bits in the Control 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00146">146</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00219">DRV8301_getPeakCurrent()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00526">DRV8301_setPeakCurrent()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4949d3ce7bb5378a27155ea11470df0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL1_GATE_RESET_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the GATE_RESET bits in the Control 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00150">150</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00335">DRV8301_isReset()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00395">DRV8301_reset()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0083c6a0efff3682b4c19bb20015a79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL1_OC_ADJ_SET_BITS&#160;&#160;&#160;(31 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OC_ADJ bits in the Control 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00162">162</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00160">DRV8301_getOcLevel()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00442">DRV8301_setOcLevel()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gadc3aa31523a232a5e568605d69ef1586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL1_OC_MODE_BITS&#160;&#160;&#160;(3 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OC_MODE bits in the Control 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00158">158</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00174">DRV8301_getOcMode()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00463">DRV8301_setOcMode()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga18d6b297f2b5817280612dfda5674649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL1_PWM_MODE_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the PWM_MODE bits in the Control 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00154">154</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00234">DRV8301_getPwmMode()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00547">DRV8301_setPwmMode()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4125334f36953afb503622a09f4cc6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL2_DC_CAL_1_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the DC_CAL_1 bits in the Control 2 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00175">175</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00093">DRV8301_getDcCalMode()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00413">DRV8301_setDcCalMode()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga15c573e5826d1e1f73d78fb78ea5b4eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL2_DC_CAL_2_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the DC_CAL_2 bits in the Control 2 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00179">179</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00093">DRV8301_getDcCalMode()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00413">DRV8301_setDcCalMode()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga86035029bd13df9d2a72340e92d4ca72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL2_GAIN_BITS&#160;&#160;&#160;(3 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the GAIN bits in the Control 2 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00171">171</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00249">DRV8301_getShuntAmpGain()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00568">DRV8301_setShuntAmpGain()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga506cedd54097e68e4ecd670de001cf02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL2_OC_TOFF_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OC_TOFF bits in the Control 2 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00183">183</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00189">DRV8301_getOcOffTimeMode()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00484">DRV8301_setOcOffTimeMode()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c97b6f8f75bdc6602089a6ccc833ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_CTRL2_OCTW_SET_BITS&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OCTW_SET bits in the Control 2 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00167">167</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00204">DRV8301_getOcTwMode()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00505">DRV8301_setOcTwMode()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga10f97fdc9ee8c6f766b854b2dc2586d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_DATA_MASK&#160;&#160;&#160;(0x07FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the data mask. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00077">77</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8h_source.html#l00452">DRV8301_buildCtrlWord()</a>, and <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gac7c50a09b2864a29fb97db0a5d4ad5f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_FAULT_TYPE_MASK&#160;&#160;&#160;(0x07FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the R/W mask. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00087">87</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00116">DRV8301_getFaultType()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6628c6d0d19fe11ff6bf0be6c18c085f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_RW_MASK&#160;&#160;&#160;(0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the R/W mask. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00082">82</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d215fc6e1b659787eb2516427064101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_FAULT_BITS&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the FAULT bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00132">132</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00066">DRV8301_enable()</a>, <a class="el" href="drv8301_8c_source.html#l00116">DRV8301_getFaultType()</a>, <a class="el" href="drv8301_8c_source.html#l00317">DRV8301_isFault()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gad2ce0b1792c5b9e80bc3e7eaec295fe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_FETHA_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the FETLC_OC (FET High side, Phase A Over Current) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00112">112</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gac795f8bae2216ff3d2452e469d6fce9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_FETHB_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the FETLC_OC (FET High side, Phase B Over Current) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00104">104</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga310a3c294a895b32f926e31ae3dfed52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_FETHC_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the FETLC_OC (FET High side, Phase C Over Current) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00096">96</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga54205603273ed53e04c6c15dc0bb851b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_FETLA_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the FETLC_OC (FET Low side, Phase A Over Current) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00108">108</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga721c419d7c07ac26393bda792938f9ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_FETLB_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the FETLC_OC (FET Low side, Phase B Over Current) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00100">100</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e9821c55cf88e58939731522a29b2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_FETLC_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the FETLC_OC (FET Low side, Phase C Over Current) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00092">92</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8018980ce3f4ee3ad4c0d375bf9a0c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_GVDD_UV_BITS&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the GVDD_UV (DRV8301 Vdd, Under Voltage) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00128">128</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gac16254d299d1e3f1270280bf8ed7daa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_OTSD_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OTSD (Over Temperature Shut Down) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00120">120</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga946ad59cdb2352de9708fd8a8b617637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_OTW_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OTW (Over Temperature Warning) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00116">116</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga257fb0d12c9827b9a79833c3f89790a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS1_PVDD_UV_BITS&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the PVDD_UV (Power supply Vdd, Under Voltage) bits in the Status 1 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00124">124</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gae9f4b00e885f90204d89c35f355f8e20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS2_GVDD_OV_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the GVDD_OV (DRV8301 Vdd, Over Voltage) bits in the Status 2 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00141">141</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00116">DRV8301_getFaultType()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d37c1984604a1026a6459d8dc59a5e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8301_STATUS2_ID_BITS&#160;&#160;&#160;(15 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the Device ID bits in the Status 2 register. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00137">137</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00145">DRV8301_getId()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga0a234fd38021f48f04f310efda2b554a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v8301___obj__">_DRV8301_Obj_</a>* <a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8301 handle. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00430">430</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d8447cca35e7eff9f7a50dc20edb323"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v8301___obj__">_DRV8301_Obj_</a>  <a class="el" href="group___d_r_v8301.html#ga8d8447cca35e7eff9f7a50dc20edb323">DRV8301_Obj</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8301 object. </p>

</div>
</div>
<a class="anchor" id="ga347abb39f91d6d3dd79fc3bdca0fdb33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint16_t <a class="el" href="group___d_r_v8301.html#ga347abb39f91d6d3dd79fc3bdca0fdb33">DRV8301_Word_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8301 Word type. </p>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00435">435</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1371ddaaa3fbaec009a255807776912f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___c_t_r_l1__t__">_DRV_SPI_8301_CTRL1_t_</a> <a class="el" href="group___d_r_v8301.html#ga1371ddaaa3fbaec009a255807776912f">DRV_SPI_8301_CTRL1_t_</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5c75b60ee90eecb10966a7c9bbf14a79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___c_t_r_l2__t__">_DRV_SPI_8301_CTRL2_t_</a> <a class="el" href="group___d_r_v8301.html#ga5c75b60ee90eecb10966a7c9bbf14a79">DRV_SPI_8301_CTRL2_t_</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5897edb90db7ab97fb939e14aa6b765b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___stat1__t__">_DRV_SPI_8301_Stat1_t_</a> <a class="el" href="group___d_r_v8301.html#ga5897edb90db7ab97fb939e14aa6b765b">DRV_SPI_8301_Stat1_t_</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga8a9a116c7678ff78b6335172867cb5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___stat2__t__">_DRV_SPI_8301_Stat2_t_</a> <a class="el" href="group___d_r_v8301.html#ga8a9a116c7678ff78b6335172867cb5f1">DRV_SPI_8301_Stat2_t_</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga392ffd10a36a7715315d5c59c5c3f2d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___d_r_v8301.html#struct___d_r_v___s_p_i__8301___vars__t__">_DRV_SPI_8301_Vars_t_</a> <a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gae424ac7d4963e056edb51b170704d875"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#gae424ac7d4963e056edb51b170704d875">DRV8301_CtrlMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the R/W modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae424ac7d4963e056edb51b170704d875a5927aa759ca6970166d61d04e0202f5e"></a>DRV8301_CtrlMode_Read&#160;</td><td class="fielddoc">
<p>Read Mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae424ac7d4963e056edb51b170704d875a0a992035816a0b68dad8ba7ed6bc9bed"></a>DRV8301_CtrlMode_Write&#160;</td><td class="fielddoc">
<p>Write Mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00191">191</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16ea384c522eb90f94756e4e70ecea8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">DRV8301_DcCalMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the DC calibration modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga16ea384c522eb90f94756e4e70ecea8ea4ed235cc85015eea4e4edddb03c383b3"></a>DRV8301_DcCalMode_Ch1_Load&#160;</td><td class="fielddoc">
<p>Shunt amplifier 1 connected to load via input pins. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ea384c522eb90f94756e4e70ecea8ea8fe3004ece4440d3bdeef27475c86da2"></a>DRV8301_DcCalMode_Ch1_NoLoad&#160;</td><td class="fielddoc">
<p>Shunt amplifier 1 disconnected from load and input pins are shorted. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ea384c522eb90f94756e4e70ecea8ea41de43fdc63bd559686dacfc2a0d218d"></a>DRV8301_DcCalMode_Ch2_Load&#160;</td><td class="fielddoc">
<p>Shunt amplifier 2 connected to load via input pins. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga16ea384c522eb90f94756e4e70ecea8ea9ebce20ed298d2939383baf5882380de"></a>DRV8301_DcCalMode_Ch2_NoLoad&#160;</td><td class="fielddoc">
<p>Shunt amplifier 2 disconnected from load and input pins are shorted. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00200">200</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d26ce45fc9e076b9d52d66c2ff202a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga5d26ce45fc9e076b9d52d66c2ff202a6">DRV8301_FaultType_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the fault types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6a30cb4028036c10fea6c08c9b298cf0f3"></a>DRV8301_FaultType_NoFault&#160;</td><td class="fielddoc">
<p>No fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6a23e9fc9c54dd705e29095fea72b78062"></a>DRV8301_FaultType_FETLC_OC&#160;</td><td class="fielddoc">
<p>FET Low side, Phase C Over Current fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6a03a13ac735ab04ff0f9cb96c7c8c5e8f"></a>DRV8301_FaultType_FETHC_OC&#160;</td><td class="fielddoc">
<p>FET High side, Phase C Over Current fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6ac6670650e6f934e28c691e46544d8176"></a>DRV8301_FaultType_FETLB_OC&#160;</td><td class="fielddoc">
<p>FET Low side, Phase B Over Current fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6a53cca47dc82a76e71fe988c6a059ed17"></a>DRV8301_FaultType_FETHB_OC&#160;</td><td class="fielddoc">
<p>FET High side, Phase B Over Current fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6ac2902793d693a47620441669877a73fd"></a>DRV8301_FaultType_FETLA_OC&#160;</td><td class="fielddoc">
<p>FET Low side, Phase A Over Current fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6aac47e2723c13397c32af4da54124d01e"></a>DRV8301_FaultType_FETHA_OC&#160;</td><td class="fielddoc">
<p>FET High side, Phase A Over Current fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6af182240c40ab8d28d683fe3c0229e2d9"></a>DRV8301_FaultType_OTW&#160;</td><td class="fielddoc">
<p>Over Temperature Warning fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6a56eae182434a10381f92f90a2f964402"></a>DRV8301_FaultType_OTSD&#160;</td><td class="fielddoc">
<p>Over Temperature Shut Down fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6abcc5280e0653554dc0c2fbc4e45bccff"></a>DRV8301_FaultType_PVDD_UV&#160;</td><td class="fielddoc">
<p>Power supply Vdd Under Voltage fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6a056ee119a2542990f43023e457e7a3ec"></a>DRV8301_FaultType_GVDD_UV&#160;</td><td class="fielddoc">
<p>DRV8301 Vdd Under Voltage fault. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5d26ce45fc9e076b9d52d66c2ff202a6a6129da2a398a177392172fdc9153a8fe"></a>DRV8301_FaultType_GVDD_OV&#160;</td><td class="fielddoc">
<p>DRV8301 Vdd Over Voltage fault. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00211">211</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38b3cb8b7a8816a4a791c7248d75ab58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">DRV8301_OcMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Over Current modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga38b3cb8b7a8816a4a791c7248d75ab58a8ba9c41c0d50461b61e7ac1be7487caa"></a>DRV8301_OcMode_CurrentLimit&#160;</td><td class="fielddoc">
<p>current limit when OC detected </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga38b3cb8b7a8816a4a791c7248d75ab58a5e685c550310da311ccc1a8cf9fe4476"></a>DRV8301_OcMode_LatchShutDown&#160;</td><td class="fielddoc">
<p>latch shut down when OC detected </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga38b3cb8b7a8816a4a791c7248d75ab58a0ec68300788a72f17af955eec141eb8c"></a>DRV8301_OcMode_ReportOnly&#160;</td><td class="fielddoc">
<p>report only when OC detected </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga38b3cb8b7a8816a4a791c7248d75ab58aee1172904af97f05724a3d2ae3f802b7"></a>DRV8301_OcMode_Disabled&#160;</td><td class="fielddoc">
<p>OC protection disabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00230">230</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">DRV8301_OcOffTimeMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Over Current Off Time modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga69cb2fc13e675e7c5e0f7c0d1c5f7c2aa5844c92ff66d03f050ca4c6050e11749"></a>DRV8301_OcOffTimeMode_Normal&#160;</td><td class="fielddoc">
<p>normal CBC operation </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga69cb2fc13e675e7c5e0f7c0d1c5f7c2aa38c4a61cbe8d8e8fb51a5454ef6c48a2"></a>DRV8301_OcOffTimeMode_Ctrl&#160;</td><td class="fielddoc">
<p>off time control during OC </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00241">241</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9439926f59cf76131cb9966958050889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">DRV8301_OcTwMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Over Current, Temperature Warning modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga9439926f59cf76131cb9966958050889a763c9f118d54c7dcfa99cf3f993f29fd"></a>DRV8301_OcTwMode_Both&#160;</td><td class="fielddoc">
<p>report both OT and OC at /OCTW pin </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9439926f59cf76131cb9966958050889a0216465aeeadecabb22559b3e50bd78c"></a>DRV8301_OcTwMode_OT_Only&#160;</td><td class="fielddoc">
<p>report only OT at /OCTW pin </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9439926f59cf76131cb9966958050889a2445fbb07bdaa495a56bce702a262711"></a>DRV8301_OcTwMode_OC_Only&#160;</td><td class="fielddoc">
<p>report only OC at /OCTW pin </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00250">250</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72897266bf5a7763404909159e05cdf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">DRV8301_PeakCurrent_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the drv8301 peak current levels. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga72897266bf5a7763404909159e05cdf1a81a490762360aedec39cd0d1964bc196"></a>DRV8301_PeakCurrent_1p70_A&#160;</td><td class="fielddoc">
<p>drv8301 driver peak current 1.70A </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga72897266bf5a7763404909159e05cdf1a5412d79cfff7da89fccb09a92a84798b"></a>DRV8301_PeakCurrent_0p70_A&#160;</td><td class="fielddoc">
<p>drv8301 driver peak current 0.70A </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga72897266bf5a7763404909159e05cdf1a9bc98a6a0bc06abc9d0b1820c25eecb9"></a>DRV8301_PeakCurrent_0p25_A&#160;</td><td class="fielddoc">
<p>drv8301 driver peak current 0.25A </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00260">260</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99efb1afc0e3766e98211e0e3df40acf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">DRV8301_PwmMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the PWM modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga99efb1afc0e3766e98211e0e3df40acfa79e6dba4cb2a579faa5773cafa687f6e"></a>DRV8301_PwmMode_Six_Inputs&#160;</td><td class="fielddoc">
<p>six independent inputs </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99efb1afc0e3766e98211e0e3df40acfa784955395f6c8b6c83a6396cddff7ccd"></a>DRV8301_PwmMode_Three_Inputs&#160;</td><td class="fielddoc">
<p>three independent nputs </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00270">270</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac572469c138bc6a3c352613333518b2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the register names. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac572469c138bc6a3c352613333518b2da980562cc51803a1de26561933fcf4857"></a>DRV8301_RegName_Status_1&#160;</td><td class="fielddoc">
<p>Status Register 1. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac572469c138bc6a3c352613333518b2da8e1340b29f16cc38656b7d1b5e0c70b0"></a>DRV8301_RegName_Status_2&#160;</td><td class="fielddoc">
<p>Status Register 2. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac572469c138bc6a3c352613333518b2da929318c5db1dfcfc1c4e1cbd2a62e556"></a>DRV8301_RegName_Control_1&#160;</td><td class="fielddoc">
<p>Control Register 1. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac572469c138bc6a3c352613333518b2dad8a0b639cd3cfd4f93eeb3495df36f7f"></a>DRV8301_RegName_Control_2&#160;</td><td class="fielddoc">
<p>Control Register 2. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00279">279</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e32277535a40879e1f314d0bfdc4db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga2e32277535a40879e1f314d0bfdc4db1">DRV8301_Reset_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the shunt amplifier gains. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga2e32277535a40879e1f314d0bfdc4db1a86c1d65f8052acfa038ac868e5ce0676"></a>DRV8301_Reset_Normal&#160;</td><td class="fielddoc">
<p>normal </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga2e32277535a40879e1f314d0bfdc4db1a26bfd974bae620e9d77dcbd3d96d1eab"></a>DRV8301_Reset_All&#160;</td><td class="fielddoc">
<p>reset all </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00291">291</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga385ecfe2544f4842350ed38fa50755d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">DRV8301_ShuntAmpGain_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the shunt amplifier gains. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga385ecfe2544f4842350ed38fa50755d2a3b6a8da4b6ffd9710e3b4869d1e53934"></a>DRV8301_ShuntAmpGain_10VpV&#160;</td><td class="fielddoc">
<p>10 V per V </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga385ecfe2544f4842350ed38fa50755d2a444e2f29c52d75d50806908262b01c08"></a>DRV8301_ShuntAmpGain_20VpV&#160;</td><td class="fielddoc">
<p>20 V per V </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga385ecfe2544f4842350ed38fa50755d2a34e8cc7c9bc98a31e62a4bc3705f9baa"></a>DRV8301_ShuntAmpGain_40VpV&#160;</td><td class="fielddoc">
<p>40 V per V </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga385ecfe2544f4842350ed38fa50755d2a2576613bd3938f42a676ecbc95c774f6"></a>DRV8301_ShuntAmpGain_80VpV&#160;</td><td class="fielddoc">
<p>80 V per V </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00300">300</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e96be2713d0a717c42e9f8b45eda78e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga0e96be2713d0a717c42e9f8b45eda78e">DRV8301_ShuntAmpNumber_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the shunt amplifier number. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0e96be2713d0a717c42e9f8b45eda78ea954054c9ca158639230efdc8bceb7b4b"></a>DRV8301_ShuntAmpNumber_1&#160;</td><td class="fielddoc">
<p>Shunt amplifier number 1. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0e96be2713d0a717c42e9f8b45eda78eaa36a8633590c73def918cc59e26e7550"></a>DRV8301_ShuntAmpNumber_2&#160;</td><td class="fielddoc">
<p>Shunt amplifier number 2. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00311">311</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6591f17c6a34f56251f21063c111453e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">DRV8301_VdsLevel_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Vds level for th over current adjustment. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ead476878e7a8a39e1bc98a5fcaca7ca84"></a>DRV8301_VdsLevel_0p060_V&#160;</td><td class="fielddoc">
<p>Vds = 0.060 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea50a2ef1011098233d5f209536ea98eae"></a>DRV8301_VdsLevel_0p068_V&#160;</td><td class="fielddoc">
<p>Vds = 0.068 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea9e63d742fc89a59068e1c229753a8169"></a>DRV8301_VdsLevel_0p076_V&#160;</td><td class="fielddoc">
<p>Vds = 0.076 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea09026030159b81adc115a82775d2fe0b"></a>DRV8301_VdsLevel_0p086_V&#160;</td><td class="fielddoc">
<p>Vds = 0.086 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea755ddd2decc9b02f29967316e0540e8d"></a>DRV8301_VdsLevel_0p097_V&#160;</td><td class="fielddoc">
<p>Vds = 0.097 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea8d3ed69eda8556b857c41d397b784fb3"></a>DRV8301_VdsLevel_0p109_V&#160;</td><td class="fielddoc">
<p>Vds = 0.109 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea028799abbc97f3cd724561f4c5bb0123"></a>DRV8301_VdsLevel_0p123_V&#160;</td><td class="fielddoc">
<p>Vds = 0.123 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea870570385f737ab565d0e5fe92e2cf38"></a>DRV8301_VdsLevel_0p138_V&#160;</td><td class="fielddoc">
<p>Vds = 0.138 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eace1a619794fe4dbc825ecef5dcd7cb66"></a>DRV8301_VdsLevel_0p155_V&#160;</td><td class="fielddoc">
<p>Vds = 0.155 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eafeb21244284ef2dc885bff3ec6e40be5"></a>DRV8301_VdsLevel_0p175_V&#160;</td><td class="fielddoc">
<p>Vds = 0.175 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea156781685307112c1dc1805cda686413"></a>DRV8301_VdsLevel_0p197_V&#160;</td><td class="fielddoc">
<p>Vds = 0.197 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea4fd6a6787bff8632501f02db17b20d91"></a>DRV8301_VdsLevel_0p222_V&#160;</td><td class="fielddoc">
<p>Vds = 0.222 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eafc8a8d0062055a7edd021202fa6247e1"></a>DRV8301_VdsLevel_0p250_V&#160;</td><td class="fielddoc">
<p>Vds = 0.250 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea9e9bdbf2dccc7efd1af36017a06ed706"></a>DRV8301_VdsLevel_0p282_V&#160;</td><td class="fielddoc">
<p>Vds = 0.282 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ead66f113ca98da0fe6ccd5328d12bb291"></a>DRV8301_VdsLevel_0p317_V&#160;</td><td class="fielddoc">
<p>Vds = 0.317 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eaa1c88d6706ef869e67cd39fc9813054c"></a>DRV8301_VdsLevel_0p358_V&#160;</td><td class="fielddoc">
<p>Vds = 0.358 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea51bd0ac030891beb745174d47bed8f13"></a>DRV8301_VdsLevel_0p403_V&#160;</td><td class="fielddoc">
<p>Vds = 0.403 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eae3da6213a548787ef9150006ab7c1fcb"></a>DRV8301_VdsLevel_0p454_V&#160;</td><td class="fielddoc">
<p>Vds = 0.454 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eab21438f63a3beb1141d88bf1c3777240"></a>DRV8301_VdsLevel_0p511_V&#160;</td><td class="fielddoc">
<p>Vds = 0.511 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea476b3cb52f102adcb701f278eb3c1f09"></a>DRV8301_VdsLevel_0p576_V&#160;</td><td class="fielddoc">
<p>Vds = 0.576 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea0bee6f353d1a92174fe6cff1141005d3"></a>DRV8301_VdsLevel_0p648_V&#160;</td><td class="fielddoc">
<p>Vds = 0.648 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eab5216e55809a277b48a5bd305d41bd4b"></a>DRV8301_VdsLevel_0p730_V&#160;</td><td class="fielddoc">
<p>Vds = 0.730 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eadad6ef61093263836dda86d1a4488758"></a>DRV8301_VdsLevel_0p822_V&#160;</td><td class="fielddoc">
<p>Vds = 0.822 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eaa88e753287dd8b8615d466afa8466651"></a>DRV8301_VdsLevel_0p926_V&#160;</td><td class="fielddoc">
<p>Vds = 0.926 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea29b2c820b0bd1969553a034e1c0be962"></a>DRV8301_VdsLevel_1p043_V&#160;</td><td class="fielddoc">
<p>Vds = 1.403 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea36b4b69652b0add1538eabeddee467e4"></a>DRV8301_VdsLevel_1p175_V&#160;</td><td class="fielddoc">
<p>Vds = 1.175 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eabc35cae7928def324b8d38d2405ffd6c"></a>DRV8301_VdsLevel_1p324_V&#160;</td><td class="fielddoc">
<p>Vds = 1.324 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea868cdcdf51f89fe2b9f90d1827e3cb00"></a>DRV8301_VdsLevel_1p491_V&#160;</td><td class="fielddoc">
<p>Vds = 1.491 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea53f968b39244a12393b00997e19632b3"></a>DRV8301_VdsLevel_1p679_V&#160;</td><td class="fielddoc">
<p>Vds = 1.679 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eacda31fd2a01e0ba5c758ca94b81763b7"></a>DRV8301_VdsLevel_1p892_V&#160;</td><td class="fielddoc">
<p>Vds = 1.892 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453eae1f12164d72c76d2edaa348d1ff16548"></a>DRV8301_VdsLevel_2p131_V&#160;</td><td class="fielddoc">
<p>Vds = 2.131 V. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6591f17c6a34f56251f21063c111453ea6d11ef8973553154e921f53ea07b6240"></a>DRV8301_VdsLevel_2p400_V&#160;</td><td class="fielddoc">
<p>Vds = 2.400 V. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00320">320</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga733827ba792b142b18481994d37993ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8301.html#ga733827ba792b142b18481994d37993ba">Drv8301SpiOutputDataSelect_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga733827ba792b142b18481994d37993baa98d8e5fb6e9a97a241831ee0df26e877"></a>DRV8301_GETID&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00357">357</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gad2235ed0aa3d1cc7919866b4f31d9f23"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group___d_r_v8301.html#ga347abb39f91d6d3dd79fc3bdca0fdb33">DRV8301_Word_t</a> DRV8301_buildCtrlWord </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#gae424ac7d4963e056edb51b170704d875">DRV8301_CtrlMode_e</a>&#160;</td>
          <td class="paramname"><em>ctrlMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a>&#160;</td>
          <td class="paramname"><em>regName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Builds the control word. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ctrlMode</td><td>The control mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regName</td><td>The register name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The control word </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00452">452</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00077">DRV8301_DATA_MASK</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a917903fae1cdd6f967fee43d8997ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the DRV8301. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00066">66</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00281">DRV8301_RegName_Status_1</a>, <a class="el" href="drv8301_8h_source.html#l00132">DRV8301_STATUS1_FAULT_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00424">_DRV8301_Obj_::enableTimeOut</a>, <a class="el" href="gpio_8c_source.html#l00215">GPIO_setHigh()</a>, <a class="el" href="drv8301_8h_source.html#l00421">_DRV8301_Obj_::gpioHandle</a>, and <a class="el" href="drv8301_8h_source.html#l00422">_DRV8301_Obj_::gpioNumber</a>.</p>

</div>
</div>
<a class="anchor" id="ga09e915dfb8f52d9e3c580566f1e57a5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">DRV8301_DcCalMode_e</a> DRV8301_getDcCalMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga0e96be2713d0a717c42e9f8b45eda78e">DRV8301_ShuntAmpNumber_e</a>&#160;</td>
          <td class="paramname"><em>ampNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the DC calibration mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ampNumber</td><td>The shunt amplifier number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The DC calibration mode </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00093">93</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00175">DRV8301_CTRL2_DC_CAL_1_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00179">DRV8301_CTRL2_DC_CAL_2_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, <a class="el" href="drv8301_8h_source.html#l00313">DRV8301_ShuntAmpNumber_1</a>, and <a class="el" href="drv8301_8h_source.html#l00314">DRV8301_ShuntAmpNumber_2</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1b2a5c8acb963cf146d87476bce8c7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga5d26ce45fc9e076b9d52d66c2ff202a6">DRV8301_FaultType_e</a> DRV8301_getFaultType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the fault type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The fault type </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00116">116</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00087">DRV8301_FAULT_TYPE_MASK</a>, <a class="el" href="drv8301_8h_source.html#l00224">DRV8301_FaultType_GVDD_OV</a>, <a class="el" href="drv8301_8h_source.html#l00213">DRV8301_FaultType_NoFault</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00281">DRV8301_RegName_Status_1</a>, <a class="el" href="drv8301_8h_source.html#l00282">DRV8301_RegName_Status_2</a>, <a class="el" href="drv8301_8h_source.html#l00132">DRV8301_STATUS1_FAULT_BITS</a>, and <a class="el" href="drv8301_8h_source.html#l00141">DRV8301_STATUS2_GVDD_OV_BITS</a>.</p>

</div>
</div>
<a class="anchor" id="ga6941613e09d35d9b921aa6bb1003c60b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8301_getId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the device ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The device ID </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00145">145</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00282">DRV8301_RegName_Status_2</a>, and <a class="el" href="drv8301_8h_source.html#l00137">DRV8301_STATUS2_ID_BITS</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cd9da13482873468279f45a51114680"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">DRV8301_VdsLevel_e</a> DRV8301_getOcLevel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the over current level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The over current level, V </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00160">160</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00162">DRV8301_CTRL1_OC_ADJ_SET_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>.</p>

</div>
</div>
<a class="anchor" id="ga871f834d19c4d4d8caf4fa855838e724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">DRV8301_OcMode_e</a> DRV8301_getOcMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the over current mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The over current mode </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00174">174</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00158">DRV8301_CTRL1_OC_MODE_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e6e8fb5be8218b2a7025b176b3f0d3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">DRV8301_OcOffTimeMode_e</a> DRV8301_getOcOffTimeMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the over current off time mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The over current off time mode </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00189">189</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00183">DRV8301_CTRL2_OC_TOFF_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>.</p>

</div>
</div>
<a class="anchor" id="ga95b48681cd020175ee6555da7d1b3908"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">DRV8301_OcTwMode_e</a> DRV8301_getOcTwMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the over current, temperature warning mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The over current, temperature warning mode </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00204">204</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00167">DRV8301_CTRL2_OCTW_SET_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>.</p>

</div>
</div>
<a class="anchor" id="ga8740425dc572069df9650aa4a9f71672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">DRV8301_PeakCurrent_e</a> DRV8301_getPeakCurrent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the peak current value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The peak current value </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00219">219</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00146">DRV8301_CTRL1_GATE_CURRENT_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaf9253f929a5ea1cc3621bfea748809"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">DRV8301_PwmMode_e</a> DRV8301_getPwmMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the PWM mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The PWM mode </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00234">234</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00154">DRV8301_CTRL1_PWM_MODE_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>.</p>

</div>
</div>
<a class="anchor" id="ga409c143ab1440105922577321a4d04ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">DRV8301_ShuntAmpGain_e</a> DRV8301_getShuntAmpGain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the shunt amplifier gain value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The shunt amplifier gain value </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00249">249</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00171">DRV8301_CTRL2_GAIN_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>.</p>

</div>
</div>
<a class="anchor" id="ga292d0970eb6578cf57a7c8ec6883798b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8301_getStatusRegister1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the status register 1 value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status register1 value </dd></dl>

</div>
</div>
<a class="anchor" id="ga049c44c943c511788f70f8f121cfaf20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8301_getStatusRegister2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the status register 2 value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status register2 value </dd></dl>

</div>
</div>
<a class="anchor" id="ga610046b0b89f24dfe79d20ca604e84e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a> DRV8301_init </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>pMemory</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const size_t&#160;</td>
          <td class="paramname"><em>numBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DRV8301 object. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pMemory</td><td>A pointer to the memory for the DRV8301 object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">numBytes</td><td>The number of bytes allocated for the DRV8301 object, bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The DRV8301 object handle </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00264">264</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00573">DRV8301_resetEnableTimeout()</a>, and <a class="el" href="drv8301_8h_source.html#l00585">DRV8301_resetRxTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="gaade032598cb2e48ea9701d91cb55c0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8301_isFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determines if DRV8301 fault has occurred. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A boolean value denoting if a fault has occurred (true) or not (false) </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00317">317</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00281">DRV8301_RegName_Status_1</a>, and <a class="el" href="drv8301_8h_source.html#l00132">DRV8301_STATUS1_FAULT_BITS</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fcb4de4db641626784e3c5b64ed1eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8301_isReset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determines if DRV8301 is in reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A boolean value denoting if the DRV8301 is in reset (true) or not (false) </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00335">335</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00150">DRV8301_CTRL1_GATE_RESET_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a24aeb257592e1fcca40e163d5e23e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_readData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a> *&#160;</td>
          <td class="paramname"><em>Spi_8301_Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">Spi_8301_Vars</td><td>The (DRV_SPI_8301_Vars_t) structure that contains all DRV8301 Status/Control register options </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00642">642</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00409">_DRV_SPI_8301_Vars_t_::Ctrl_Reg_1</a>, <a class="el" href="drv8301_8h_source.html#l00410">_DRV_SPI_8301_Vars_t_::Ctrl_Reg_2</a>, <a class="el" href="drv8301_8h_source.html#l00400">_DRV_SPI_8301_CTRL2_t_::DC_CAL_CH1p2</a>, <a class="el" href="drv8301_8h_source.html#l00382">_DRV_SPI_8301_Stat2_t_::DeviceID</a>, <a class="el" href="drv8301_8h_source.html#l00146">DRV8301_CTRL1_GATE_CURRENT_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00150">DRV8301_CTRL1_GATE_RESET_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00162">DRV8301_CTRL1_OC_ADJ_SET_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00158">DRV8301_CTRL1_OC_MODE_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00154">DRV8301_CTRL1_PWM_MODE_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00175">DRV8301_CTRL2_DC_CAL_1_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00179">DRV8301_CTRL2_DC_CAL_2_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00171">DRV8301_CTRL2_GAIN_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00183">DRV8301_CTRL2_OC_TOFF_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00167">DRV8301_CTRL2_OCTW_SET_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00388">_DRV_SPI_8301_CTRL1_t_::DRV8301_CURRENT</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, <a class="el" href="drv8301_8h_source.html#l00281">DRV8301_RegName_Status_1</a>, <a class="el" href="drv8301_8h_source.html#l00282">DRV8301_RegName_Status_2</a>, <a class="el" href="drv8301_8h_source.html#l00389">_DRV_SPI_8301_CTRL1_t_::DRV8301_RESET</a>, <a class="el" href="drv8301_8h_source.html#l00132">DRV8301_STATUS1_FAULT_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00112">DRV8301_STATUS1_FETHA_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00104">DRV8301_STATUS1_FETHB_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00096">DRV8301_STATUS1_FETHC_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00108">DRV8301_STATUS1_FETLA_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00100">DRV8301_STATUS1_FETLB_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00092">DRV8301_STATUS1_FETLC_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00128">DRV8301_STATUS1_GVDD_UV_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00120">DRV8301_STATUS1_OTSD_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00116">DRV8301_STATUS1_OTW_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00124">DRV8301_STATUS1_PVDD_UV_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00141">DRV8301_STATUS2_GVDD_OV_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00137">DRV8301_STATUS2_ID_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00365">_DRV_SPI_8301_Stat1_t_::FAULT</a>, <a class="el" href="drv8301_8h_source.html#l00370">_DRV_SPI_8301_Stat1_t_::FETHA_OC</a>, <a class="el" href="drv8301_8h_source.html#l00372">_DRV_SPI_8301_Stat1_t_::FETHB_OC</a>, <a class="el" href="drv8301_8h_source.html#l00374">_DRV_SPI_8301_Stat1_t_::FETHC_OC</a>, <a class="el" href="drv8301_8h_source.html#l00371">_DRV_SPI_8301_Stat1_t_::FETLA_OC</a>, <a class="el" href="drv8301_8h_source.html#l00373">_DRV_SPI_8301_Stat1_t_::FETLB_OC</a>, <a class="el" href="drv8301_8h_source.html#l00375">_DRV_SPI_8301_Stat1_t_::FETLC_OC</a>, <a class="el" href="drv8301_8h_source.html#l00399">_DRV_SPI_8301_CTRL2_t_::GAIN</a>, <a class="el" href="drv8301_8h_source.html#l00381">_DRV_SPI_8301_Stat2_t_::GVDD_OV</a>, <a class="el" href="drv8301_8h_source.html#l00366">_DRV_SPI_8301_Stat1_t_::GVDD_UV</a>, <a class="el" href="drv8301_8h_source.html#l00392">_DRV_SPI_8301_CTRL1_t_::OC_ADJ_SET</a>, <a class="el" href="drv8301_8h_source.html#l00391">_DRV_SPI_8301_CTRL1_t_::OC_MODE</a>, <a class="el" href="drv8301_8h_source.html#l00401">_DRV_SPI_8301_CTRL2_t_::OC_TOFF</a>, <a class="el" href="drv8301_8h_source.html#l00398">_DRV_SPI_8301_CTRL2_t_::OCTW_SET</a>, <a class="el" href="drv8301_8h_source.html#l00368">_DRV_SPI_8301_Stat1_t_::OTSD</a>, <a class="el" href="drv8301_8h_source.html#l00369">_DRV_SPI_8301_Stat1_t_::OTW</a>, <a class="el" href="drv8301_8h_source.html#l00367">_DRV_SPI_8301_Stat1_t_::PVDD_UV</a>, <a class="el" href="drv8301_8h_source.html#l00390">_DRV_SPI_8301_CTRL1_t_::PWM_MODE</a>, <a class="el" href="drv8301_8h_source.html#l00412">_DRV_SPI_8301_Vars_t_::RcvCmd</a>, <a class="el" href="drv8301_8h_source.html#l00407">_DRV_SPI_8301_Vars_t_::Stat_Reg_1</a>, and <a class="el" href="drv8301_8h_source.html#l00408">_DRV_SPI_8301_Vars_t_::Stat_Reg_2</a>.</p>

</div>
</div>
<a class="anchor" id="ga3561720fa885724514e0b721d0ae133f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8301_readSpi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a>&#160;</td>
          <td class="paramname"><em>regName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads data from the DRV8301 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regName</td><td>The register name </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data value </dd></dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00353">353</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00452">DRV8301_buildCtrlWord()</a>, <a class="el" href="drv8301_8h_source.html#l00193">DRV8301_CtrlMode_Read</a>, <a class="el" href="drv8301_8h_source.html#l00077">DRV8301_DATA_MASK</a>, <a class="el" href="drv8301_8h_source.html#l00423">_DRV8301_Obj_::RxTimeOut</a>, <a class="el" href="spi_8c_source.html#l00235">SPI_enableRxFifo()</a>, <a class="el" href="spi_8h_source.html#l00279">SPI_FifoStatus_2_Words</a>, <a class="el" href="spi_8h_source.html#l00277">SPI_FifoStatus_Empty</a>, <a class="el" href="spi_8c_source.html#l00307">SPI_getRxFifoStatus()</a>, <a class="el" href="spi_8h_source.html#l00529">SPI_readEmu()</a>, <a class="el" href="spi_8c_source.html#l00394">SPI_resetRxFifo()</a>, <a class="el" href="spi_8h_source.html#l00636">SPI_write()</a>, and <a class="el" href="drv8301_8h_source.html#l00420">_DRV8301_Obj_::spiHandle</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00066">DRV8301_enable()</a>, <a class="el" href="drv8301_8c_source.html#l00093">DRV8301_getDcCalMode()</a>, <a class="el" href="drv8301_8c_source.html#l00116">DRV8301_getFaultType()</a>, <a class="el" href="drv8301_8c_source.html#l00145">DRV8301_getId()</a>, <a class="el" href="drv8301_8c_source.html#l00160">DRV8301_getOcLevel()</a>, <a class="el" href="drv8301_8c_source.html#l00174">DRV8301_getOcMode()</a>, <a class="el" href="drv8301_8c_source.html#l00189">DRV8301_getOcOffTimeMode()</a>, <a class="el" href="drv8301_8c_source.html#l00204">DRV8301_getOcTwMode()</a>, <a class="el" href="drv8301_8c_source.html#l00219">DRV8301_getPeakCurrent()</a>, <a class="el" href="drv8301_8c_source.html#l00234">DRV8301_getPwmMode()</a>, <a class="el" href="drv8301_8c_source.html#l00249">DRV8301_getShuntAmpGain()</a>, <a class="el" href="drv8301_8c_source.html#l00317">DRV8301_isFault()</a>, <a class="el" href="drv8301_8c_source.html#l00335">DRV8301_isReset()</a>, <a class="el" href="drv8301_8c_source.html#l00642">DRV8301_readData()</a>, <a class="el" href="drv8301_8c_source.html#l00395">DRV8301_reset()</a>, <a class="el" href="drv8301_8c_source.html#l00413">DRV8301_setDcCalMode()</a>, <a class="el" href="drv8301_8c_source.html#l00442">DRV8301_setOcLevel()</a>, <a class="el" href="drv8301_8c_source.html#l00463">DRV8301_setOcMode()</a>, <a class="el" href="drv8301_8c_source.html#l00484">DRV8301_setOcOffTimeMode()</a>, <a class="el" href="drv8301_8c_source.html#l00505">DRV8301_setOcTwMode()</a>, <a class="el" href="drv8301_8c_source.html#l00526">DRV8301_setPeakCurrent()</a>, <a class="el" href="drv8301_8c_source.html#l00547">DRV8301_setPwmMode()</a>, <a class="el" href="drv8301_8c_source.html#l00568">DRV8301_setShuntAmpGain()</a>, and <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga919dfa46f8b748fdd48b5b0e81eae5f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the DRV8301. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00395">395</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00150">DRV8301_CTRL1_GATE_RESET_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gae5e173141ccdac1759b9d325a41dc786"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DRV8301_resetEnableTimeout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the enable timeout flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00573">573</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00424">_DRV8301_Obj_::enableTimeOut</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00264">DRV8301_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c0bb19d0edcc8ae0fca949ebe5c7220"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DRV8301_resetRxTimeout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the RX fifo timeout flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8h_source.html#l00585">585</a> of file <a class="el" href="drv8301_8h_source.html">drv8301.h</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00423">_DRV8301_Obj_::RxTimeOut</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00264">DRV8301_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6386bfffe3cdc214f9659abf7651ee24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setDcCalMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga0e96be2713d0a717c42e9f8b45eda78e">DRV8301_ShuntAmpNumber_e</a>&#160;</td>
          <td class="paramname"><em>ampNumber</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga16ea384c522eb90f94756e4e70ecea8e">DRV8301_DcCalMode_e</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the DC calibration mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ampNumber</td><td>The shunt amplifier number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>The DC calibration mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00413">413</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00175">DRV8301_CTRL2_DC_CAL_1_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00179">DRV8301_CTRL2_DC_CAL_2_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, <a class="el" href="drv8301_8h_source.html#l00313">DRV8301_ShuntAmpNumber_1</a>, <a class="el" href="drv8301_8h_source.html#l00314">DRV8301_ShuntAmpNumber_2</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga19397fc22005d3dd621d7a8ffbb2e4a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setGpioHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___g_p_i_o.html#ga4ce21aa843233d09532e2fe213122e45">GPIO_Handle</a>&#160;</td>
          <td class="paramname"><em>gpioHandle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the GPIO handle in the DRV8301. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpioHandle</td><td>The GPIO handle to use </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00284">284</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00421">_DRV8301_Obj_::gpioHandle</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f6ba2bd74bcf82a01d34bc17c2baf99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setGpioNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___g_p_i_o.html#ga6151b65c0d85ebb58fa6deab7bc27891">GPIO_Number_e</a>&#160;</td>
          <td class="paramname"><em>gpioNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the GPIO number in the DRV8301. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpioHandle</td><td>The GPIO number to use </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00295">295</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00422">_DRV8301_Obj_::gpioNumber</a>.</p>

</div>
</div>
<a class="anchor" id="ga2862e488e7936ecbac09cc1020f03fac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setOcLevel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga6591f17c6a34f56251f21063c111453e">DRV8301_VdsLevel_e</a>&#160;</td>
          <td class="paramname"><em>VdsLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the over current level in terms of Vds. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">VdsLevel</td><td>The over current level, V </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00442">442</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00162">DRV8301_CTRL1_OC_ADJ_SET_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gac0b5102755bda82d660e4ffbd5ef436e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setOcMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga38b3cb8b7a8816a4a791c7248d75ab58">DRV8301_OcMode_e</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the over current mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>The over current mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00463">463</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00158">DRV8301_CTRL1_OC_MODE_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e982c48aa5041f160f4043cfe2198e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setOcOffTimeMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga69cb2fc13e675e7c5e0f7c0d1c5f7c2a">DRV8301_OcOffTimeMode_e</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the over current off time mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>The over current off time mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00484">484</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00183">DRV8301_CTRL2_OC_TOFF_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gaff56943fd892a03315f8df1027f69759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setOcTwMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga9439926f59cf76131cb9966958050889">DRV8301_OcTwMode_e</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the over current, temperature warning mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>The over current, temperature warning mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00505">505</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00167">DRV8301_CTRL2_OCTW_SET_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gacfe88e3c60338a66344df9ef1650341d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setPeakCurrent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga72897266bf5a7763404909159e05cdf1">DRV8301_PeakCurrent_e</a>&#160;</td>
          <td class="paramname"><em>peakCurrent</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the peak current value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">peakCurrent</td><td>The peak current value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00526">526</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00146">DRV8301_CTRL1_GATE_CURRENT_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gae1495b24eaaed46988370f5cfd2204e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setPwmMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga99efb1afc0e3766e98211e0e3df40acf">DRV8301_PwmMode_e</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the PWM mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>The PWM mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00547">547</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00154">DRV8301_CTRL1_PWM_MODE_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cdef2958243887118630077c1628f65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setShuntAmpGain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#ga385ecfe2544f4842350ed38fa50755d2">DRV8301_ShuntAmpGain_e</a>&#160;</td>
          <td class="paramname"><em>gain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the shunt amplifier gain value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gain</td><td>The shunt amplifier gain value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00568">568</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00171">DRV8301_CTRL2_GAIN_BITS</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga85015075365d1d0d14c51a377854d064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setSpiHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the SPI handle in the DRV8301. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The SPI handle to use </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00306">306</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00420">_DRV8301_Obj_::spiHandle</a>.</p>

</div>
</div>
<a class="anchor" id="ga5411facb3689fac341d3a5404774a352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_setupSpi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a> *&#160;</td>
          <td class="paramname"><em>Spi_8301_Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the interface to all 8301 SPI variables. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00695">695</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00409">_DRV_SPI_8301_Vars_t_::Ctrl_Reg_1</a>, <a class="el" href="drv8301_8h_source.html#l00410">_DRV_SPI_8301_Vars_t_::Ctrl_Reg_2</a>, <a class="el" href="drv8301_8h_source.html#l00400">_DRV_SPI_8301_CTRL2_t_::DC_CAL_CH1p2</a>, <a class="el" href="drv8301_8h_source.html#l00382">_DRV_SPI_8301_Stat2_t_::DeviceID</a>, <a class="el" href="drv8301_8h_source.html#l00146">DRV8301_CTRL1_GATE_CURRENT_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00150">DRV8301_CTRL1_GATE_RESET_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00162">DRV8301_CTRL1_OC_ADJ_SET_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00158">DRV8301_CTRL1_OC_MODE_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00154">DRV8301_CTRL1_PWM_MODE_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00175">DRV8301_CTRL2_DC_CAL_1_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00179">DRV8301_CTRL2_DC_CAL_2_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00171">DRV8301_CTRL2_GAIN_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00183">DRV8301_CTRL2_OC_TOFF_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00167">DRV8301_CTRL2_OCTW_SET_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00388">_DRV_SPI_8301_CTRL1_t_::DRV8301_CURRENT</a>, <a class="el" href="drv8301_8h_source.html#l00202">DRV8301_DcCalMode_Ch1_Load</a>, <a class="el" href="drv8301_8h_source.html#l00204">DRV8301_DcCalMode_Ch2_Load</a>, <a class="el" href="drv8301_8h_source.html#l00232">DRV8301_OcMode_CurrentLimit</a>, <a class="el" href="drv8301_8h_source.html#l00243">DRV8301_OcOffTimeMode_Normal</a>, <a class="el" href="drv8301_8h_source.html#l00252">DRV8301_OcTwMode_Both</a>, <a class="el" href="drv8301_8h_source.html#l00264">DRV8301_PeakCurrent_0p25_A</a>, <a class="el" href="drv8301_8h_source.html#l00272">DRV8301_PwmMode_Six_Inputs</a>, <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, <a class="el" href="drv8301_8h_source.html#l00281">DRV8301_RegName_Status_1</a>, <a class="el" href="drv8301_8h_source.html#l00282">DRV8301_RegName_Status_2</a>, <a class="el" href="drv8301_8h_source.html#l00389">_DRV_SPI_8301_CTRL1_t_::DRV8301_RESET</a>, <a class="el" href="drv8301_8h_source.html#l00293">DRV8301_Reset_Normal</a>, <a class="el" href="drv8301_8h_source.html#l00302">DRV8301_ShuntAmpGain_10VpV</a>, <a class="el" href="drv8301_8h_source.html#l00132">DRV8301_STATUS1_FAULT_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00112">DRV8301_STATUS1_FETHA_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00104">DRV8301_STATUS1_FETHB_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00096">DRV8301_STATUS1_FETHC_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00108">DRV8301_STATUS1_FETLA_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00100">DRV8301_STATUS1_FETLB_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00092">DRV8301_STATUS1_FETLC_OC_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00128">DRV8301_STATUS1_GVDD_UV_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00120">DRV8301_STATUS1_OTSD_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00116">DRV8301_STATUS1_OTW_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00124">DRV8301_STATUS1_PVDD_UV_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00141">DRV8301_STATUS2_GVDD_OV_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00137">DRV8301_STATUS2_ID_BITS</a>, <a class="el" href="drv8301_8h_source.html#l00343">DRV8301_VdsLevel_0p730_V</a>, <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00365">_DRV_SPI_8301_Stat1_t_::FAULT</a>, <a class="el" href="drv8301_8h_source.html#l00370">_DRV_SPI_8301_Stat1_t_::FETHA_OC</a>, <a class="el" href="drv8301_8h_source.html#l00372">_DRV_SPI_8301_Stat1_t_::FETHB_OC</a>, <a class="el" href="drv8301_8h_source.html#l00374">_DRV_SPI_8301_Stat1_t_::FETHC_OC</a>, <a class="el" href="drv8301_8h_source.html#l00371">_DRV_SPI_8301_Stat1_t_::FETLA_OC</a>, <a class="el" href="drv8301_8h_source.html#l00373">_DRV_SPI_8301_Stat1_t_::FETLB_OC</a>, <a class="el" href="drv8301_8h_source.html#l00375">_DRV_SPI_8301_Stat1_t_::FETLC_OC</a>, <a class="el" href="drv8301_8h_source.html#l00399">_DRV_SPI_8301_CTRL2_t_::GAIN</a>, <a class="el" href="drv8301_8h_source.html#l00381">_DRV_SPI_8301_Stat2_t_::GVDD_OV</a>, <a class="el" href="drv8301_8h_source.html#l00366">_DRV_SPI_8301_Stat1_t_::GVDD_UV</a>, <a class="el" href="drv8301_8h_source.html#l00392">_DRV_SPI_8301_CTRL1_t_::OC_ADJ_SET</a>, <a class="el" href="drv8301_8h_source.html#l00391">_DRV_SPI_8301_CTRL1_t_::OC_MODE</a>, <a class="el" href="drv8301_8h_source.html#l00401">_DRV_SPI_8301_CTRL2_t_::OC_TOFF</a>, <a class="el" href="drv8301_8h_source.html#l00398">_DRV_SPI_8301_CTRL2_t_::OCTW_SET</a>, <a class="el" href="drv8301_8h_source.html#l00368">_DRV_SPI_8301_Stat1_t_::OTSD</a>, <a class="el" href="drv8301_8h_source.html#l00369">_DRV_SPI_8301_Stat1_t_::OTW</a>, <a class="el" href="drv8301_8h_source.html#l00367">_DRV_SPI_8301_Stat1_t_::PVDD_UV</a>, <a class="el" href="drv8301_8h_source.html#l00390">_DRV_SPI_8301_CTRL1_t_::PWM_MODE</a>, <a class="el" href="drv8301_8h_source.html#l00412">_DRV_SPI_8301_Vars_t_::RcvCmd</a>, <a class="el" href="drv8301_8h_source.html#l00411">_DRV_SPI_8301_Vars_t_::SndCmd</a>, <a class="el" href="drv8301_8h_source.html#l00407">_DRV_SPI_8301_Vars_t_::Stat_Reg_1</a>, and <a class="el" href="drv8301_8h_source.html#l00408">_DRV_SPI_8301_Vars_t_::Stat_Reg_2</a>.</p>

</div>
</div>
<a class="anchor" id="ga7693aeae0e0b91d8a85667a4296ea642"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_writeData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga392ffd10a36a7715315d5c59c5c3f2d6">DRV_SPI_8301_Vars_t</a> *&#160;</td>
          <td class="paramname"><em>Spi_8301_Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface to all 8301 SPI variables. </p>
<p>Call this function periodically to be able to read the DRV8301 Status1, Status2, Control1, and Control2 registers and write the Control1 and Control2 registers. This function updates the members of the structure DRV_SPI_8301_Vars_t. <b>How to use in Setup</b> <b>Code</b> Add the structure declaration DRV_SPI_8301_Vars_t to your code Make sure the SPI and 8301 EN_Gate GPIO are setup for the 8301 by using HAL_init and HAL_setParams During code setup, call HAL_enableDrv and HAL_setupDrvSpi In background loop, call DRV8301_writeData and DRV8301_readData <b>How to use in Runtime</b> <b>Watch window</b> Add the structure, declared by DRV_SPI_8301_Vars_t above, to the watch window <b>Runtime</b> Pull down the menus from the DRV_SPI_8301_Vars_t strcuture to the desired setting Set SndCmd to send the settings to the DRV8301 If a read of the DRV8301 registers is required, se RcvCmd</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">Spi_8301_Vars</td><td>The (DRV_SPI_8301_Vars_t) structure that contains all DRV8301 Status/Control register options </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00610">610</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00409">_DRV_SPI_8301_Vars_t_::Ctrl_Reg_1</a>, <a class="el" href="drv8301_8h_source.html#l00410">_DRV_SPI_8301_Vars_t_::Ctrl_Reg_2</a>, <a class="el" href="drv8301_8h_source.html#l00388">_DRV_SPI_8301_CTRL1_t_::DRV8301_CURRENT</a>, <a class="el" href="drv8301_8h_source.html#l00283">DRV8301_RegName_Control_1</a>, <a class="el" href="drv8301_8h_source.html#l00284">DRV8301_RegName_Control_2</a>, <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>, <a class="el" href="drv8301_8h_source.html#l00398">_DRV_SPI_8301_CTRL2_t_::OCTW_SET</a>, and <a class="el" href="drv8301_8h_source.html#l00411">_DRV_SPI_8301_Vars_t_::SndCmd</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4780f9293f2ebc6908da0bae6c4feac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8301_writeSpi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8301.html#ga0a234fd38021f48f04f310efda2b554a">DRV8301_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8301.html#gac572469c138bc6a3c352613333518b2d">DRV8301_RegName_e</a>&#160;</td>
          <td class="paramname"><em>regName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes data to the DRV8301 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8301 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regName</td><td>The register name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="drv8301_8c_source.html#l00589">589</a> of file <a class="el" href="drv8301_8c_source.html">drv8301.c</a>.</p>

<p>References <a class="el" href="drv8301_8h_source.html#l00452">DRV8301_buildCtrlWord()</a>, <a class="el" href="drv8301_8h_source.html#l00194">DRV8301_CtrlMode_Write</a>, <a class="el" href="spi_8c_source.html#l00235">SPI_enableRxFifo()</a>, <a class="el" href="spi_8c_source.html#l00394">SPI_resetRxFifo()</a>, <a class="el" href="spi_8h_source.html#l00636">SPI_write()</a>, and <a class="el" href="drv8301_8h_source.html#l00420">_DRV8301_Obj_::spiHandle</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00395">DRV8301_reset()</a>, <a class="el" href="drv8301_8c_source.html#l00413">DRV8301_setDcCalMode()</a>, <a class="el" href="drv8301_8c_source.html#l00442">DRV8301_setOcLevel()</a>, <a class="el" href="drv8301_8c_source.html#l00463">DRV8301_setOcMode()</a>, <a class="el" href="drv8301_8c_source.html#l00484">DRV8301_setOcOffTimeMode()</a>, <a class="el" href="drv8301_8c_source.html#l00505">DRV8301_setOcTwMode()</a>, <a class="el" href="drv8301_8c_source.html#l00526">DRV8301_setPeakCurrent()</a>, <a class="el" href="drv8301_8c_source.html#l00547">DRV8301_setPwmMode()</a>, <a class="el" href="drv8301_8c_source.html#l00568">DRV8301_setShuntAmpGain()</a>, <a class="el" href="drv8301_8c_source.html#l00695">DRV8301_setupSpi()</a>, and <a class="el" href="drv8301_8c_source.html#l00610">DRV8301_writeData()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 8 2015 14:14:54 for MotorWare f2802x Driver API Documentation by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
