{"metadata":{"roleHeading":"Extended Module","symbolKind":"extension","title":"VHDLParsing","role":"collection","externalID":"s:m:s:e:s:11VHDLParsing10ExpressionO12VHDLMachinesE9conditionAcD19TransitionConditionO_tcfc","modules":[{"name":"VHDLMachines"}]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing"},"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"schemaVersion":{"major":0,"minor":3,"patch":0},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlparsing"]}],"topicSections":[{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VHDLFile","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VariableName"],"title":"Extended Structures"},{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression"],"title":"Extended Enumerations"}],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/VHDLFile":{"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"type":"topic","abstract":[{"text":"Add init from ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" representations.","type":"text"}],"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"url":"\/documentation\/vhdlmachines\/vhdlparsing\/vhdlfile","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VHDLFile","title":"VHDLFile","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/VariableName":{"type":"topic","navigatorTitle":[{"text":"VariableName","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VariableName","kind":"symbol","abstract":[{"text":"Add common names from machine generation.","type":"text"}],"url":"\/documentation\/vhdlmachines\/vhdlparsing\/variablename","title":"VariableName","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/PortSignal":{"kind":"symbol","fragments":[{"kind":"keyword","text":"extension"},{"text":" ","kind":"text"},{"kind":"identifier","text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV"}],"navigatorTitle":[{"text":"PortSignal","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add some method and computed properties to convert machines.","type":"text"}],"title":"PortSignal","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal","url":"\/documentation\/vhdlmachines\/vhdlparsing\/portsignal"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"identifier"}],"navigatorTitle":[{"text":"Expression","kind":"identifier"}],"role":"symbol","title":"Expression","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression","abstract":[{"text":"Add conversion init.","type":"text"}]}}}