Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 13 17:32:14 2020
| Host         : DESKTOP-G7LSD5Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multiplier_4_timing_summary_routed.rpt -pb multiplier_4_timing_summary_routed.pb -rpx multiplier_4_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_4
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.709     -173.079                    116                  233        0.231        0.000                      0                  233        5.100        0.000                       0                    99  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.709     -173.079                    116                  202        0.231        0.000                      0                  202        5.100        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.058        0.000                      0                   31        1.503        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          116  Failing Endpoints,  Worst Slack       -2.709ns,  Total Violation     -173.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 product_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[22]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 2.765ns (70.639%)  route 1.149ns (29.361%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  product_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.269     5.028 r  product_reg[22]/Q
                         net (fo=2, routed)           1.149     6.178    product_OBUF[22]
    M26                  OBUF (Prop_obuf_I_O)         2.496     8.674 r  product_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.674    product[22]
    M26                                                               r  product[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 product_reg[30]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[30]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 2.771ns (70.862%)  route 1.139ns (29.138%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.657     4.762    clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  product_reg[30]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.269     5.031 r  product_reg[30]_replica/Q
                         net (fo=1, routed)           1.139     6.170    product_OBUF[30]_repN
    K26                  OBUF (Prop_obuf_I_O)         2.502     8.673 r  product_OBUF[30]_inst/O
                         net (fo=0)                   0.000     8.673    product[30]
    K26                                                               r  product[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 product_reg[27]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[27]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 2.771ns (70.859%)  route 1.139ns (29.141%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.656     4.761    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  product_reg[27]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  product_reg[27]_replica/Q
                         net (fo=1, routed)           1.139     6.169    product_OBUF[27]_repN
    M25                  OBUF (Prop_obuf_I_O)         2.502     8.671 r  product_OBUF[27]_inst/O
                         net (fo=0)                   0.000     8.671    product[27]
    M25                                                               r  product[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.704ns  (required time - arrival time)
  Source:                 product_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[16]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 2.769ns (70.723%)  route 1.146ns (29.277%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.648     4.753    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  product_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.269     5.022 r  product_reg[16]/Q
                         net (fo=2, routed)           1.146     6.168    product_OBUF[16]
    L24                  OBUF (Prop_obuf_I_O)         2.500     8.669 r  product_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.669    product[16]
    L24                                                               r  product[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                 -2.704    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 product_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[26]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 2.767ns (70.831%)  route 1.139ns (29.169%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.656     4.761    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  product_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  product_reg[26]_replica/Q
                         net (fo=1, routed)           1.139     6.169    product_OBUF[26]_repN
    L25                  OBUF (Prop_obuf_I_O)         2.498     8.667 r  product_OBUF[26]_inst/O
                         net (fo=0)                   0.000     8.667    product[26]
    L25                                                               r  product[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.700ns  (required time - arrival time)
  Source:                 product_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[23]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 2.759ns (70.646%)  route 1.146ns (29.354%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  product_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.269     5.028 r  product_reg[23]/Q
                         net (fo=2, routed)           1.146     6.174    product_OBUF[23]
    N26                  OBUF (Prop_obuf_I_O)         2.490     8.664 r  product_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.664    product[23]
    N26                                                               r  product[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 -2.700    

Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 product_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[28]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 2.752ns (70.585%)  route 1.147ns (29.415%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.656     4.761    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  product_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  product_reg[28]/Q
                         net (fo=2, routed)           1.147     6.177    product_OBUF[28]
    P26                  OBUF (Prop_obuf_I_O)         2.483     8.660 r  product_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.660    product[28]
    P26                                                               r  product[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 -2.695    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 product_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[17]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 2.757ns (70.623%)  route 1.147ns (29.377%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.650     4.755    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  product_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.269     5.024 r  product_reg[17]/Q
                         net (fo=2, routed)           1.147     6.171    product_OBUF[17]
    M24                  OBUF (Prop_obuf_I_O)         2.488     8.659 r  product_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.659    product[17]
    M24                                                               r  product[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -2.691ns  (required time - arrival time)
  Source:                 product_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[24]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 2.748ns (70.548%)  route 1.147ns (29.452%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.655     4.760    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  product_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.269     5.029 r  product_reg[24]/Q
                         net (fo=2, routed)           1.147     6.176    product_OBUF[24]
    N24                  OBUF (Prop_obuf_I_O)         2.479     8.656 r  product_OBUF[24]_inst/O
                         net (fo=0)                   0.000     8.656    product[24]
    N24                                                               r  product[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 -2.691    

Slack (VIOLATED) :        -2.688ns  (required time - arrival time)
  Source:                 product_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            product[29]
                            (output port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 2.745ns (70.543%)  route 1.146ns (29.457%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.000 - 11.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.656     4.761    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  product_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  product_reg[29]/Q
                         net (fo=2, routed)           1.146     6.176    product_OBUF[29]
    R26                  OBUF (Prop_obuf_I_O)         2.476     8.653 r  product_OBUF[29]_inst/O
                         net (fo=0)                   0.000     8.653    product[29]
    R26                                                               r  product[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
                         clock pessimism              0.000    11.000    
                         clock uncertainty           -0.035    10.965    
                         output delay                -5.000     5.965    
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 -2.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.179ns (59.198%)  route 0.123ns (40.802%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.579    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.100     1.679 r  i_reg[8]/Q
                         net (fo=4, routed)           0.123     1.802    i_reg[8]
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.881 r  i_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    i_reg[6]_i_1_n_5
    SLICE_X0Y53          FDCE                                         r  i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.783     2.098    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[8]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X0Y53          FDCE (Hold_fdce_C_D)         0.071     1.650    i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (57.096%)  route 0.135ns (42.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.579    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.100     1.679 r  i_reg[12]/Q
                         net (fo=4, routed)           0.135     1.813    i_reg[12]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.892 r  i_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    i_reg[10]_i_1_n_5
    SLICE_X0Y54          FDCE                                         r  i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.783     2.098    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  i_reg[12]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.071     1.650    i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (57.096%)  route 0.135ns (42.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.579    clk_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.100     1.679 r  i_reg[16]/Q
                         net (fo=3, routed)           0.135     1.813    i_reg[16]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.892 r  i_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    i_reg[14]_i_1_n_5
    SLICE_X0Y55          FDCE                                         r  i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.783     2.098    clk_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  i_reg[16]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.071     1.650    i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (57.096%)  route 0.135ns (42.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.580     1.578    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.100     1.678 r  i_reg[28]/Q
                         net (fo=3, routed)           0.135     1.812    i_reg[28]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.891 r  i_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    i_reg[26]_i_1_n_5
    SLICE_X0Y58          FDCE                                         r  i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.782     2.097    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[28]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.071     1.649    i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (57.096%)  route 0.135ns (42.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582     1.580    clk_IBUF_BUFG
    SLICE_X0Y52          FDCE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.100     1.680 r  i_reg[4]/Q
                         net (fo=4, routed)           0.135     1.814    i_reg[4]
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.893 r  i_reg[2]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.893    i_reg[2]_i_2_n_5
    SLICE_X0Y52          FDCE                                         r  i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.784     2.099    clk_IBUF_BUFG
    SLICE_X0Y52          FDCE                                         r  i_reg[4]/C
                         clock pessimism             -0.519     1.580    
    SLICE_X0Y52          FDCE (Hold_fdce_C_D)         0.071     1.651    i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (57.030%)  route 0.135ns (42.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.579    clk_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.100     1.679 r  i_reg[20]/Q
                         net (fo=3, routed)           0.135     1.814    i_reg[20]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.893 r  i_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    i_reg[18]_i_1_n_5
    SLICE_X0Y56          FDCE                                         r  i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.783     2.098    clk_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  i_reg[20]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X0Y56          FDCE (Hold_fdce_C_D)         0.071     1.650    i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (56.940%)  route 0.135ns (43.060%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.580     1.578    clk_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.100     1.678 r  i_reg[24]/Q
                         net (fo=3, routed)           0.135     1.813    i_reg[24]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.892 r  i_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    i_reg[22]_i_1_n_5
    SLICE_X0Y57          FDCE                                         r  i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.782     2.097    clk_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  i_reg[24]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.071     1.649    i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.203ns (62.198%)  route 0.123ns (37.802%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.579    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.100     1.679 r  i_reg[8]/Q
                         net (fo=4, routed)           0.123     1.802    i_reg[8]
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     1.905 r  i_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    i_reg[6]_i_1_n_4
    SLICE_X0Y53          FDCE                                         r  i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.783     2.098    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[9]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X0Y53          FDCE (Hold_fdce_C_D)         0.071     1.650    i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 i_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.203ns (60.147%)  route 0.135ns (39.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.580     1.578    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.100     1.678 r  i_reg[28]/Q
                         net (fo=3, routed)           0.135     1.812    i_reg[28]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     1.915 r  i_reg[26]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    i_reg[26]_i_1_n_4
    SLICE_X0Y58          FDCE                                         r  i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.782     2.097    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[29]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.071     1.649    i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 i_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.203ns (60.147%)  route 0.135ns (39.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.579    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.100     1.679 r  i_reg[12]/Q
                         net (fo=4, routed)           0.135     1.813    i_reg[12]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     1.916 r  i_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    i_reg[10]_i_1_n_4
    SLICE_X0Y54          FDCE                                         r  i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.783     2.098    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  i_reg[13]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.071     1.650    i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.600         11.000      9.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X1Y49    done_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y55    i_reg[15]/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y55    i_reg[16]/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y55    i_reg[17]/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y56    i_reg[18]/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y56    i_reg[19]/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y56    i_reg[20]/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y56    i_reg[21]/C
Min Period        n/a     FDCE/C    n/a            0.700         11.000      10.300     SLICE_X0Y57    i_reg[22]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y52    i_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y52    i_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y52    i_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y52    i_reg[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.350         5.500       5.150      SLICE_X1Y50    product_reg[31]_replica/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y55    i_reg[15]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y55    i_reg[16]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y55    i_reg[17]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y56    i_reg[18]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         5.500       5.150      SLICE_X0Y56    i_reg[19]/C
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X1Y49    done_reg/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y55    i_reg[15]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y55    i_reg[16]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y55    i_reg[17]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y56    i_reg[18]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y56    i_reg[19]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y56    i_reg[20]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y56    i_reg[21]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y57    i_reg[22]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.500       5.100      SLICE_X0Y57    i_reg[23]/CLR



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.426ns (31.065%)  route 0.944ns (68.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 12.580 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.416    11.370    done_i_2_n_0
    SLICE_X0Y52          FDCE                                         f  i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582    12.580    clk_IBUF_BUFG
    SLICE_X0Y52          FDCE                                         r  i_reg[2]/C
                         clock pessimism              0.000    12.580    
                         clock uncertainty           -0.035    12.545    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.117    12.428    i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.426ns (31.065%)  route 0.944ns (68.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 12.580 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.416    11.370    done_i_2_n_0
    SLICE_X0Y52          FDCE                                         f  i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582    12.580    clk_IBUF_BUFG
    SLICE_X0Y52          FDCE                                         r  i_reg[3]/C
                         clock pessimism              0.000    12.580    
                         clock uncertainty           -0.035    12.545    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.117    12.428    i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.426ns (31.065%)  route 0.944ns (68.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 12.580 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.416    11.370    done_i_2_n_0
    SLICE_X0Y52          FDCE                                         f  i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582    12.580    clk_IBUF_BUFG
    SLICE_X0Y52          FDCE                                         r  i_reg[4]/C
                         clock pessimism              0.000    12.580    
                         clock uncertainty           -0.035    12.545    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.117    12.428    i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.426ns (31.065%)  route 0.944ns (68.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 12.580 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.416    11.370    done_i_2_n_0
    SLICE_X0Y52          FDCE                                         f  i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582    12.580    clk_IBUF_BUFG
    SLICE_X0Y52          FDCE                                         r  i_reg[5]/C
                         clock pessimism              0.000    12.580    
                         clock uncertainty           -0.035    12.545    
    SLICE_X0Y52          FDCE (Recov_fdce_C_CLR)     -0.117    12.428    i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.426ns (31.266%)  route 0.935ns (68.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 12.579 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.407    11.361    done_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581    12.579    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[6]/C
                         clock pessimism              0.000    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.117    12.427    i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.426ns (31.266%)  route 0.935ns (68.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 12.579 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.407    11.361    done_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581    12.579    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[7]/C
                         clock pessimism              0.000    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.117    12.427    i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.426ns (31.266%)  route 0.935ns (68.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 12.579 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.407    11.361    done_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581    12.579    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[8]/C
                         clock pessimism              0.000    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.117    12.427    i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.426ns (31.266%)  route 0.935ns (68.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 12.579 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.407    11.361    done_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581    12.579    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  i_reg[9]/C
                         clock pessimism              0.000    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.117    12.427    i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            done_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.426ns (30.854%)  route 0.954ns (69.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 12.633 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.425    11.379    done_i_2_n_0
    SLICE_X1Y49          FDCE                                         f  done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.635    12.633    clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  done_reg/C
                         clock pessimism              0.000    12.633    
                         clock uncertainty           -0.035    12.598    
    SLICE_X1Y49          FDCE (Recov_fdce_C_CLR)     -0.117    12.481    done_reg
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 start
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.426ns (32.634%)  route 0.878ns (67.366%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 12.579 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 f  start (IN)
                         net (fo=0)                   0.000    10.000    start
    G26                  IBUF (Prop_ibuf_I_O)         0.391    10.391 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.528    10.919    start_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.035    10.954 f  done_i_2/O
                         net (fo=67, routed)          0.350    11.304    done_i_2_n_0
    SLICE_X0Y54          FDCE                                         f  i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    P23                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    11.109 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.863    11.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581    12.579    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  i_reg[10]/C
                         clock pessimism              0.000    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.117    12.427    i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.867ns (44.408%)  route 1.085ns (55.592%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.330     5.953    done_i_2_n_0
    SLICE_X0Y59          FDCE                                         f  i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.458     4.563    clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  i_reg[30]/C
                         clock pessimism              0.000     4.563    
                         clock uncertainty            0.035     4.598    
    SLICE_X0Y59          FDCE (Remov_fdce_C_CLR)     -0.149     4.449    i_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.449    
                         arrival time                           5.953    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.867ns (44.408%)  route 1.085ns (55.592%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.330     5.953    done_i_2_n_0
    SLICE_X0Y59          FDCE                                         f  i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.458     4.563    clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  i_reg[31]/C
                         clock pessimism              0.000     4.563    
                         clock uncertainty            0.035     4.598    
    SLICE_X0Y59          FDCE (Remov_fdce_C_CLR)     -0.149     4.449    i_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.449    
                         arrival time                           5.953    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.867ns (43.696%)  route 1.117ns (56.304%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.362     5.984    done_i_2_n_0
    SLICE_X0Y58          FDCE                                         f  i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[26]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y58          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           5.984    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.867ns (43.696%)  route 1.117ns (56.304%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.362     5.984    done_i_2_n_0
    SLICE_X0Y58          FDCE                                         f  i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[27]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y58          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           5.984    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.867ns (43.696%)  route 1.117ns (56.304%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.362     5.984    done_i_2_n_0
    SLICE_X0Y58          FDCE                                         f  i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[28]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y58          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           5.984    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.867ns (43.696%)  route 1.117ns (56.304%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.362     5.984    done_i_2_n_0
    SLICE_X0Y58          FDCE                                         f  i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  i_reg[29]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y58          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           5.984    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.867ns (41.985%)  route 1.198ns (58.015%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.443     6.065    done_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  i_reg[22]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.867ns (41.985%)  route 1.198ns (58.015%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.443     6.065    done_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  i_reg[23]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.867ns (41.985%)  route 1.198ns (58.015%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.443     6.065    done_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  i_reg[24]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            i_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.867ns (41.985%)  route 1.198ns (58.015%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    F25                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    F25                  IBUF (Prop_ibuf_I_O)         0.825     4.825 r  res_n_IBUF_inst/O
                         net (fo=2, routed)           0.755     5.580    res_n_IBUF
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.042     5.622 f  done_i_2/O
                         net (fo=67, routed)          0.443     6.065    done_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.459     4.564    clk_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  i_reg[25]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.035     4.599    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.149     4.450    i_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  1.615    





