<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › irq-vic-timer.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq-vic-timer.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/plat-samsung/irq-vic-timer.c</span>
<span class="cm"> *	originally part of arch/arm/plat-s3c64xx/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *      Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *      http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * S3C64XX - Interrupt handling</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/irq-vic-timer.h&gt;</span>
<span class="cp">#include &lt;plat/regs-timer.h&gt;</span>

<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c_irq_demux_vic_timer</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_get_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">chained_irq_enter</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="n">generic_handle_irq</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">.</span><span class="n">handler_data</span><span class="p">);</span>
	<span class="n">chained_irq_exit</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* We assume the IRQ_TIMER0..IRQ_TIMER4 range is continuous. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c_irq_timer_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span> <span class="o">|</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c_init_vic_timer_irq() - initialise timer irq chanined off VIC.\</span>
<span class="cm"> * @num: Number of timers to initialize</span>
<span class="cm"> * @timer_irq: Base IRQ number to be used for the timers.</span>
<span class="cm"> *</span>
<span class="cm"> * Register the necessary IRQ chaining and support for the timer IRQs</span>
<span class="cm"> * chained of the VIC.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">s3c_init_vic_timer_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pirq</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">IRQ_TIMER0_VIC</span><span class="p">,</span> <span class="n">IRQ_TIMER1_VIC</span><span class="p">,</span> <span class="n">IRQ_TIMER2_VIC</span><span class="p">,</span>
				 <span class="n">IRQ_TIMER3_VIC</span><span class="p">,</span> <span class="n">IRQ_TIMER4_VIC</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">s3c_tgc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_ARCH_EXYNOS</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_TIMER0_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_TIMER1_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_TIMER2_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_TIMER3_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_TIMER4_VIC</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS4_IRQ_TIMER0_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS4_IRQ_TIMER1_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS4_IRQ_TIMER2_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS4_IRQ_TIMER3_VIC</span><span class="p">;</span>
		<span class="n">pirq</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS4_IRQ_TIMER4_VIC</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="n">s3c_tgc</span> <span class="o">=</span> <span class="n">irq_alloc_generic_chip</span><span class="p">(</span><span class="s">&quot;s3c-timer&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">timer_irq</span><span class="p">,</span>
					 <span class="n">S3C64XX_TINT_CSTAT</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s3c_tgc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: irq_alloc_generic_chip for IRQ %d failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">,</span> <span class="n">timer_irq</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ct</span> <span class="o">=</span> <span class="n">s3c_tgc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">irq_gc_mask_clr_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">irq_gc_mask_set_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">s3c_irq_timer_ack</span><span class="p">;</span>
	<span class="n">irq_setup_generic_chip</span><span class="p">(</span><span class="n">s3c_tgc</span><span class="p">,</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="n">num</span><span class="p">),</span> <span class="n">IRQ_GC_INIT_MASK_CACHE</span><span class="p">,</span>
			       <span class="n">IRQ_NOREQUEST</span> <span class="o">|</span> <span class="n">IRQ_NOPROBE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Clear the upper bits of the mask_cache*/</span>
	<span class="n">s3c_tgc</span><span class="o">-&gt;</span><span class="n">mask_cache</span> <span class="o">&amp;=</span> <span class="mh">0x1f</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">timer_irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">pirq</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">s3c_irq_demux_vic_timer</span><span class="p">);</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">pirq</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">timer_irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
