-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "05/21/2021 13:48:24"

-- 
-- Device: Altera 10CL055YF484C6G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	iitbproc IS
    PORT (
	wa : IN std_logic_vector(15 DOWNTO 0);
	inst : IN std_logic_vector(15 DOWNTO 0);
	clk : IN std_logic;
	rst : IN std_logic;
	mem_w : IN std_logic;
	o : OUT std_logic_vector(15 DOWNTO 0)
	);
END iitbproc;

-- Design Ports Information
-- o[0]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[1]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[8]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[9]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[10]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[11]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[12]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[13]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o[15]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_w	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[14]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[13]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[0]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[3]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[4]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[7]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[8]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[9]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[10]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[11]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[12]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[4]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[5]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[6]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[7]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[8]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[9]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[10]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[11]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[12]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[13]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[14]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[15]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF iitbproc IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_wa : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_mem_w : std_logic;
SIGNAL ww_o : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \con|Mux30~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \o[0]~output_o\ : std_logic;
SIGNAL \o[1]~output_o\ : std_logic;
SIGNAL \o[2]~output_o\ : std_logic;
SIGNAL \o[3]~output_o\ : std_logic;
SIGNAL \o[4]~output_o\ : std_logic;
SIGNAL \o[5]~output_o\ : std_logic;
SIGNAL \o[6]~output_o\ : std_logic;
SIGNAL \o[7]~output_o\ : std_logic;
SIGNAL \o[8]~output_o\ : std_logic;
SIGNAL \o[9]~output_o\ : std_logic;
SIGNAL \o[10]~output_o\ : std_logic;
SIGNAL \o[11]~output_o\ : std_logic;
SIGNAL \o[12]~output_o\ : std_logic;
SIGNAL \o[13]~output_o\ : std_logic;
SIGNAL \o[14]~output_o\ : std_logic;
SIGNAL \o[15]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \con|Mux9~3_combout\ : std_logic;
SIGNAL \con|Mux19~0_combout\ : std_logic;
SIGNAL \wa[13]~input_o\ : std_logic;
SIGNAL \mem_w~input_o\ : std_logic;
SIGNAL \con|Equal0~0_combout\ : std_logic;
SIGNAL \con|upd_pc~0_combout\ : std_logic;
SIGNAL \con|Mux1~0_combout\ : std_logic;
SIGNAL \con|alu_ac~0_combout\ : std_logic;
SIGNAL \con|Mux10~1_combout\ : std_logic;
SIGNAL \con|Mux10~2_combout\ : std_logic;
SIGNAL \con|Mux11~0_combout\ : std_logic;
SIGNAL \con|Mux11~1_combout\ : std_logic;
SIGNAL \inst[5]~input_o\ : std_logic;
SIGNAL \con|Mux21~0_combout\ : std_logic;
SIGNAL \con|state[2]~0_combout\ : std_logic;
SIGNAL \con|state[2]~1_combout\ : std_logic;
SIGNAL \con|rf_master[0]~0_combout\ : std_logic;
SIGNAL \con|rf_master[1]~1_combout\ : std_logic;
SIGNAL \con|rf_master[1]~2_combout\ : std_logic;
SIGNAL \con|rf_master[2]~3_combout\ : std_logic;
SIGNAL \inst[11]~input_o\ : std_logic;
SIGNAL \inst[9]~input_o\ : std_logic;
SIGNAL \inst[2]~input_o\ : std_logic;
SIGNAL \con|Mux3~0_combout\ : std_logic;
SIGNAL \con|Mux4~0_combout\ : std_logic;
SIGNAL \con|Mux3~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][3]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_w[2]~4_combout\ : std_logic;
SIGNAL \dp|rf_w[2]~5_combout\ : std_logic;
SIGNAL \inst[4]~input_o\ : std_logic;
SIGNAL \inst[7]~input_o\ : std_logic;
SIGNAL \inst[10]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][10]~q\ : std_logic;
SIGNAL \con|Mux7~1_combout\ : std_logic;
SIGNAL \con|Mux7~0_combout\ : std_logic;
SIGNAL \con|Mux7~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~6_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][10]~q\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~5_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][10]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux21~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux21~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][10]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][10]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][10]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux21~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][10]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][10]~q\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][10]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux21~1_combout\ : std_logic;
SIGNAL \dp|pc[10]~10_combout\ : std_logic;
SIGNAL \dp|pc[10]~feeder_combout\ : std_logic;
SIGNAL \con|alu_bc~0_combout\ : std_logic;
SIGNAL \con|Mux9~5_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][0]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][0]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][0]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux15~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][0]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux15~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][0]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][0]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][0]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][0]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][0]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux15~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux15~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux15~4_combout\ : std_logic;
SIGNAL \inst[0]~input_o\ : std_logic;
SIGNAL \dp|m_data[0]~0_combout\ : std_logic;
SIGNAL \wa[0]~input_o\ : std_logic;
SIGNAL \con|Mux16~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux31~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux31~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux31~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux31~1_combout\ : std_logic;
SIGNAL \dp|pc[0]~0_combout\ : std_logic;
SIGNAL \con|Equal0~3_combout\ : std_logic;
SIGNAL \con|Mux18~0_combout\ : std_logic;
SIGNAL \con|Mux13~0_combout\ : std_logic;
SIGNAL \con|Mux13~1_combout\ : std_logic;
SIGNAL \con|Mux13~2_combout\ : std_logic;
SIGNAL \dp|alu_a[0]~0_combout\ : std_logic;
SIGNAL \dp|alu_a[0]~1_combout\ : std_logic;
SIGNAL \dp|m_write[0]~7_combout\ : std_logic;
SIGNAL \dp|m_write[0]~8_combout\ : std_logic;
SIGNAL \dp|m_write[0]~9_combout\ : std_logic;
SIGNAL \wa[1]~input_o\ : std_logic;
SIGNAL \con|Equal0~2_combout\ : std_logic;
SIGNAL \con|Mux17~0_combout\ : std_logic;
SIGNAL \inst[1]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][1]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux30~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux30~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][1]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux30~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][1]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux30~1_combout\ : std_logic;
SIGNAL \dp|pc[1]~1_combout\ : std_logic;
SIGNAL \dp|rf_data[1]~2_combout\ : std_logic;
SIGNAL \dp|rf_data[1]~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][1]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux14~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux14~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux14~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux14~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux14~4_combout\ : std_logic;
SIGNAL \dp|m_data[1]~1_combout\ : std_logic;
SIGNAL \dp|alu_a[2]~4_combout\ : std_logic;
SIGNAL \dp|alu_a[2]~5_combout\ : std_logic;
SIGNAL \con|Mux10~0_combout\ : std_logic;
SIGNAL \con|Mux10~3_combout\ : std_logic;
SIGNAL \dp|alu_b[2]~4_combout\ : std_logic;
SIGNAL \dp|alu_b[1]~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[3]~38_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[4]~8_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~1_combout\ : std_logic;
SIGNAL \dp|tr[2]~2_combout\ : std_logic;
SIGNAL \dp|tr[2]~feeder_combout\ : std_logic;
SIGNAL \dp|m_write[2]~12_combout\ : std_logic;
SIGNAL \wa[2]~input_o\ : std_logic;
SIGNAL \dp|m_write[2]~13_combout\ : std_logic;
SIGNAL \dp|m_write[15]~0_combout\ : std_logic;
SIGNAL \wa[3]~input_o\ : std_logic;
SIGNAL \dp|tr[3]~feeder_combout\ : std_logic;
SIGNAL \dp|m_write[15]~1_combout\ : std_logic;
SIGNAL \dp|m_write[3]~14_combout\ : std_logic;
SIGNAL \dp|m_write[3]~15_combout\ : std_logic;
SIGNAL \wa[4]~input_o\ : std_logic;
SIGNAL \dp|m_write[4]~16_combout\ : std_logic;
SIGNAL \dp|m_write[4]~17_combout\ : std_logic;
SIGNAL \dp|alu_a[4]~8_combout\ : std_logic;
SIGNAL \dp|alu_a[4]~9_combout\ : std_logic;
SIGNAL \dp|alu_a[3]~6_combout\ : std_logic;
SIGNAL \dp|alu_a[3]~7_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[5]~9_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[5]~12_combout\ : std_logic;
SIGNAL \dp|alu_a[5]~10_combout\ : std_logic;
SIGNAL \dp|rf_data[5]~10_combout\ : std_logic;
SIGNAL \dp|rf_data[5]~11_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][5]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux26~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux26~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][5]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][5]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux26~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux26~1_combout\ : std_logic;
SIGNAL \dp|pc[5]~5_combout\ : std_logic;
SIGNAL \dp|pc[5]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_a[5]~11_combout\ : std_logic;
SIGNAL \dp|alu_b[5]~7_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~4_combout\ : std_logic;
SIGNAL \dp|tr[5]~5_combout\ : std_logic;
SIGNAL \wa[5]~input_o\ : std_logic;
SIGNAL \dp|m_write[5]~18_combout\ : std_logic;
SIGNAL \dp|m_write[5]~19_combout\ : std_logic;
SIGNAL \wa[6]~input_o\ : std_logic;
SIGNAL \dp|pc[6]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_data[6]~12_combout\ : std_logic;
SIGNAL \dp|rf_data[6]~13_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][6]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux25~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][6]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][6]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux25~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][6]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux25~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux25~1_combout\ : std_logic;
SIGNAL \dp|pc[6]~6_combout\ : std_logic;
SIGNAL \dp|alu_b[6]~8_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~5_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[10]~39_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[10]~13_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[6]~14_combout\ : std_logic;
SIGNAL \dp|tr[6]~6_combout\ : std_logic;
SIGNAL \dp|tr[6]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux9~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux9~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux9~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux9~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux9~4_combout\ : std_logic;
SIGNAL \dp|m_write[6]~20_combout\ : std_logic;
SIGNAL \dp|m_write[6]~21_combout\ : std_logic;
SIGNAL \dp|rf_data[7]~14_combout\ : std_logic;
SIGNAL \dp|rf_data[7]~15_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux24~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux24~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][7]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux24~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux24~1_combout\ : std_logic;
SIGNAL \dp|pc[7]~7_combout\ : std_logic;
SIGNAL \dp|pc[7]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_a[7]~14_combout\ : std_logic;
SIGNAL \dp|alu_a[7]~15_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:6:GP3|G~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:6:GP2|p0~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\ : std_logic;
SIGNAL \dp|alu_b[7]~9_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~6_combout\ : std_logic;
SIGNAL \dp|tr[7]~7_combout\ : std_logic;
SIGNAL \wa[7]~input_o\ : std_logic;
SIGNAL \dp|m_write[7]~22_combout\ : std_logic;
SIGNAL \dp|m_write[7]~23_combout\ : std_logic;
SIGNAL \dp|alu_b[8]~10_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][8]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux23~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux23~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][8]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux23~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux23~1_combout\ : std_logic;
SIGNAL \dp|pc[8]~8_combout\ : std_logic;
SIGNAL \dp|pc[8]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_data[8]~16_combout\ : std_logic;
SIGNAL \dp|rf_data[8]~17_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][8]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux7~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux7~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux7~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux7~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux7~4_combout\ : std_logic;
SIGNAL \dp|alu_a[8]~16_combout\ : std_logic;
SIGNAL \dp|alu_a[8]~17_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~7_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[4]~10_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:7:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[8]~16_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c~17_combout\ : std_logic;
SIGNAL \dp|tr[8]~8_combout\ : std_logic;
SIGNAL \wa[8]~input_o\ : std_logic;
SIGNAL \dp|m_write[8]~24_combout\ : std_logic;
SIGNAL \dp|m_write[8]~25_combout\ : std_logic;
SIGNAL \wa[9]~input_o\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:8:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[9]~20_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][9]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux22~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux22~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][9]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux22~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux22~1_combout\ : std_logic;
SIGNAL \dp|pc[9]~9_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[9]~18_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[9]~19_combout\ : std_logic;
SIGNAL \dp|pc[9]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_a[9]~18_combout\ : std_logic;
SIGNAL \dp|alu_a[9]~19_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~8_combout\ : std_logic;
SIGNAL \dp|tr[9]~9_combout\ : std_logic;
SIGNAL \dp|m_write[9]~26_combout\ : std_logic;
SIGNAL \dp|m_write[9]~27_combout\ : std_logic;
SIGNAL \wa[10]~input_o\ : std_logic;
SIGNAL \dp|m_write[10]~28_combout\ : std_logic;
SIGNAL \dp|m_write[10]~29_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|pc[11]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_data[11]~22_combout\ : std_logic;
SIGNAL \dp|rf_data[11]~23_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux20~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux20~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux20~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][11]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux20~1_combout\ : std_logic;
SIGNAL \dp|pc[11]~11_combout\ : std_logic;
SIGNAL \dp|alu_a[11]~22_combout\ : std_logic;
SIGNAL \dp|alu_a[11]~23_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:10:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[11]~23_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[11]~24_combout\ : std_logic;
SIGNAL \dp|alu_a[10]~20_combout\ : std_logic;
SIGNAL \dp|alu_a[10]~21_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~10_combout\ : std_logic;
SIGNAL \dp|tr[11]~11_combout\ : std_logic;
SIGNAL \wa[11]~input_o\ : std_logic;
SIGNAL \dp|m_write[11]~30_combout\ : std_logic;
SIGNAL \dp|m_write[11]~31_combout\ : std_logic;
SIGNAL \wa[12]~input_o\ : std_logic;
SIGNAL \dp|pc[12]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_data[12]~24_combout\ : std_logic;
SIGNAL \dp|rf_data[12]~25_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][12]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][12]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][12]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux19~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux19~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][12]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][12]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][12]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux19~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux19~1_combout\ : std_logic;
SIGNAL \dp|pc[12]~12_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[12]~25_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[12]~8_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[4]~11_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[12]~9_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux3~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux3~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux3~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux3~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux3~4_combout\ : std_logic;
SIGNAL \dp|alu_a[12]~24_combout\ : std_logic;
SIGNAL \dp|alu_a[12]~25_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[12]~10_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~11_combout\ : std_logic;
SIGNAL \dp|tr[12]~12_combout\ : std_logic;
SIGNAL \dp|m_write[12]~32_combout\ : std_logic;
SIGNAL \dp|m_write[12]~33_combout\ : std_logic;
SIGNAL \dp|m_read[0]~0_combout\ : std_logic;
SIGNAL \dp|m_read[1]~1_combout\ : std_logic;
SIGNAL \dp|m_read[2]~2_combout\ : std_logic;
SIGNAL \dp|m_read[3]~3_combout\ : std_logic;
SIGNAL \dp|m_read[4]~4_combout\ : std_logic;
SIGNAL \dp|m_read[5]~5_combout\ : std_logic;
SIGNAL \dp|m_read[6]~6_combout\ : std_logic;
SIGNAL \dp|m_read[7]~7_combout\ : std_logic;
SIGNAL \dp|m_read[8]~8_combout\ : std_logic;
SIGNAL \dp|m_read[9]~9_combout\ : std_logic;
SIGNAL \dp|m_read[10]~10_combout\ : std_logic;
SIGNAL \dp|m_read[11]~11_combout\ : std_logic;
SIGNAL \dp|m_read[12]~12_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[13]~26_combout\ : std_logic;
SIGNAL \dp|rf_data[13]~26_combout\ : std_logic;
SIGNAL \dp|rf_data[13]~27_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux2~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux2~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][13]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][13]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][13]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux2~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux2~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux2~4_combout\ : std_logic;
SIGNAL \dp|alu_a[13]~26_combout\ : std_logic;
SIGNAL \dp|alu_a[13]~27_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~40_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:9:GP2|P~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~29_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~28_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~30_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[13]~27_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~31_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~32_combout\ : std_logic;
SIGNAL \dp|rf_data[14]~28_combout\ : std_logic;
SIGNAL \dp|rf_data[14]~29_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][14]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][14]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][14]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux1~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux1~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][14]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][14]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][14]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][14]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux1~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux1~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux1~4_combout\ : std_logic;
SIGNAL \dp|alu_a[14]~28_combout\ : std_logic;
SIGNAL \dp|alu_a[14]~29_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~13_combout\ : std_logic;
SIGNAL \dp|tr[14]~14_combout\ : std_logic;
SIGNAL \wa[14]~input_o\ : std_logic;
SIGNAL \dp|m_write[14]~2_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ : std_logic;
SIGNAL \dp|ir[1]~feeder_combout\ : std_logic;
SIGNAL \con|Mux0~0_combout\ : std_logic;
SIGNAL \dp|alu_a[1]~2_combout\ : std_logic;
SIGNAL \dp|alu_a[1]~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~0_combout\ : std_logic;
SIGNAL \dp|tr[1]~1_combout\ : std_logic;
SIGNAL \dp|m_write[1]~10_combout\ : std_logic;
SIGNAL \dp|m_write[1]~11_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ : std_logic;
SIGNAL \dp|ir[0]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_b[0]~2_combout\ : std_logic;
SIGNAL \dp|alu_instance|o[0]~1_combout\ : std_logic;
SIGNAL \dp|tr[0]~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~4_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~2_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~5_combout\ : std_logic;
SIGNAL \con|Mux9~4_combout\ : std_logic;
SIGNAL \dp|alu_b[6]~11_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[10]~21_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[10]~22_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~9_combout\ : std_logic;
SIGNAL \dp|tr[10]~10_combout\ : std_logic;
SIGNAL \dp|rf_data[10]~20_combout\ : std_logic;
SIGNAL \dp|rf_data[10]~21_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][10]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux5~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux5~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux5~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux5~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux5~4_combout\ : std_logic;
SIGNAL \dp|m_data[10]~10_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ : std_logic;
SIGNAL \dp|rf_r1[1]~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux8~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux8~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux8~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux8~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux8~4_combout\ : std_logic;
SIGNAL \dp|m_data[7]~7_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][4]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux27~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux27~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux27~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux27~1_combout\ : std_logic;
SIGNAL \dp|pc[4]~4_combout\ : std_logic;
SIGNAL \dp|alu_b[4]~6_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~3_combout\ : std_logic;
SIGNAL \dp|tr[4]~4_combout\ : std_logic;
SIGNAL \dp|rf_data[4]~8_combout\ : std_logic;
SIGNAL \dp|rf_data[4]~9_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][4]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux11~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux11~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux11~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux11~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux11~4_combout\ : std_logic;
SIGNAL \dp|m_data[4]~4_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ : std_logic;
SIGNAL \dp|rf_w[1]~2_combout\ : std_logic;
SIGNAL \dp|rf_w[1]~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~7_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][3]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux28~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux28~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][3]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux28~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux28~1_combout\ : std_logic;
SIGNAL \dp|pc[3]~3_combout\ : std_logic;
SIGNAL \dp|alu_b[3]~5_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~2_combout\ : std_logic;
SIGNAL \dp|tr[3]~3_combout\ : std_logic;
SIGNAL \dp|rf_data[3]~6_combout\ : std_logic;
SIGNAL \dp|rf_data[3]~7_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][3]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][3]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux12~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux12~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux12~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux12~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux12~4_combout\ : std_logic;
SIGNAL \inst[3]~input_o\ : std_logic;
SIGNAL \dp|m_data[3]~3_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ : std_logic;
SIGNAL \dp|ir[3]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_w[0]~0_combout\ : std_logic;
SIGNAL \dp|rf_w[0]~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Decoder0~4_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux29~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux29~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][2]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][2]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux29~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux29~1_combout\ : std_logic;
SIGNAL \dp|pc[2]~2_combout\ : std_logic;
SIGNAL \dp|rf_data[2]~4_combout\ : std_logic;
SIGNAL \dp|rf_data[2]~5_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][2]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][2]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux13~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux13~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux13~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux13~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux13~4_combout\ : std_logic;
SIGNAL \dp|m_data[2]~2_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ : std_logic;
SIGNAL \dp|ir[2]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_data[9]~18_combout\ : std_logic;
SIGNAL \dp|rf_data[9]~19_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][9]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][9]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux6~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux6~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux6~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux6~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux6~4_combout\ : std_logic;
SIGNAL \dp|m_data[9]~9_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\ : std_logic;
SIGNAL \dp|rf_r1[0]~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux4~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux4~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux4~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux4~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux4~4_combout\ : std_logic;
SIGNAL \dp|m_data[11]~11_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\ : std_logic;
SIGNAL \dp|rf_r1[2]~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux10~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux10~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux10~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux10~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux10~4_combout\ : std_logic;
SIGNAL \dp|m_data[5]~5_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][15]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[1][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][15]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[2][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux0~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][15]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux0~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[7][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[5][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[6][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|regfile[4][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux0~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux0~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux0~4_combout\ : std_logic;
SIGNAL \dp|alu_a[15]~30_combout\ : std_logic;
SIGNAL \dp|alu_a[15]~31_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|c~3_combout\ : std_logic;
SIGNAL \dp|c~0_combout\ : std_logic;
SIGNAL \dp|c~1_combout\ : std_logic;
SIGNAL \dp|c~2_combout\ : std_logic;
SIGNAL \dp|c~4_combout\ : std_logic;
SIGNAL \dp|c~q\ : std_logic;
SIGNAL \con|Mux2~0_combout\ : std_logic;
SIGNAL \dp|z~0_combout\ : std_logic;
SIGNAL \dp|z~3_combout\ : std_logic;
SIGNAL \dp|z~4_combout\ : std_logic;
SIGNAL \dp|z~5_combout\ : std_logic;
SIGNAL \dp|z~1_combout\ : std_logic;
SIGNAL \dp|z~2_combout\ : std_logic;
SIGNAL \dp|z~6_combout\ : std_logic;
SIGNAL \dp|z~7_combout\ : std_logic;
SIGNAL \dp|z~q\ : std_logic;
SIGNAL \con|p1~0_combout\ : std_logic;
SIGNAL \con|p1~1_combout\ : std_logic;
SIGNAL \con|Mux5~0_combout\ : std_logic;
SIGNAL \dp|rf_data[15]~30_combout\ : std_logic;
SIGNAL \dp|rf_data[15]~31_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][15]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[3][15]~q\ : std_logic;
SIGNAL \dp|rf_instance|Mux16~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux16~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux16~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux16~3_combout\ : std_logic;
SIGNAL \dp|pc[15]~15_combout\ : std_logic;
SIGNAL \dp|pc[15]~feeder_combout\ : std_logic;
SIGNAL \dp|m_read[15]~15_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \inst[12]~input_o\ : std_logic;
SIGNAL \dp|m_data[12]~12_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\ : std_logic;
SIGNAL \con|Equal0~4_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\ : std_logic;
SIGNAL \inst[15]~input_o\ : std_logic;
SIGNAL \dp|m_data[15]~15_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\ : std_logic;
SIGNAL \con|alu_ac~1_combout\ : std_logic;
SIGNAL \con|Mux12~0_combout\ : std_logic;
SIGNAL \con|Mux12~1_combout\ : std_logic;
SIGNAL \dp|alu_a[6]~12_combout\ : std_logic;
SIGNAL \dp|alu_a[6]~13_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c~15_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:14:GP3|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[15]~33_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[15]~34_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[15]~35_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[15]~36_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl4:14:GP4|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[15]~37_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~14_combout\ : std_logic;
SIGNAL \dp|tr[15]~15_combout\ : std_logic;
SIGNAL \wa[15]~input_o\ : std_logic;
SIGNAL \dp|m_write[15]~5_combout\ : std_logic;
SIGNAL \dp|m_write[15]~6_combout\ : std_logic;
SIGNAL \inst[13]~input_o\ : std_logic;
SIGNAL \dp|m_data[13]~13_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\ : std_logic;
SIGNAL \con|Mux8~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~12_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[13]~12_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[13]~11_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[13]~13_combout\ : std_logic;
SIGNAL \dp|tr[13]~13_combout\ : std_logic;
SIGNAL \dp|m_write[13]~3_combout\ : std_logic;
SIGNAL \dp|m_write[13]~4_combout\ : std_logic;
SIGNAL \inst[6]~input_o\ : std_logic;
SIGNAL \dp|m_data[6]~6_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ : std_logic;
SIGNAL \dp|ir[6]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux18~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux18~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux18~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux18~1_combout\ : std_logic;
SIGNAL \dp|pc[13]~13_combout\ : std_logic;
SIGNAL \dp|pc[13]~feeder_combout\ : std_logic;
SIGNAL \dp|m_read[13]~13_combout\ : std_logic;
SIGNAL \inst[8]~input_o\ : std_logic;
SIGNAL \dp|m_data[8]~8_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux17~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux17~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux17~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|Mux17~1_combout\ : std_logic;
SIGNAL \dp|pc[14]~14_combout\ : std_logic;
SIGNAL \dp|pc[14]~feeder_combout\ : std_logic;
SIGNAL \dp|m_read[14]~14_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \inst[14]~input_o\ : std_logic;
SIGNAL \dp|m_data[14]~14_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\ : std_logic;
SIGNAL \con|Mux32~1_combout\ : std_logic;
SIGNAL \con|Mux32~2_combout\ : std_logic;
SIGNAL \con|Equal0~1_combout\ : std_logic;
SIGNAL \con|Mux32~0_combout\ : std_logic;
SIGNAL \con|Mux32~3_combout\ : std_logic;
SIGNAL \con|next_state~0_combout\ : std_logic;
SIGNAL \con|Mux32~4_combout\ : std_logic;
SIGNAL \con|Mux30~0_combout\ : std_logic;
SIGNAL \con|Mux30~0clkctrl_outclk\ : std_logic;
SIGNAL \con|state[2]~9_combout\ : std_logic;
SIGNAL \con|state[2]~12_combout\ : std_logic;
SIGNAL \con|Mux12~2_combout\ : std_logic;
SIGNAL \con|Equal0~5_combout\ : std_logic;
SIGNAL \con|Mux33~2_combout\ : std_logic;
SIGNAL \con|state[3]~7_combout\ : std_logic;
SIGNAL \con|state[3]~8_combout\ : std_logic;
SIGNAL \con|Mux31~0_combout\ : std_logic;
SIGNAL \con|Mux31~1_combout\ : std_logic;
SIGNAL \con|Mux31~2_combout\ : std_logic;
SIGNAL \con|state[1]~2_combout\ : std_logic;
SIGNAL \con|state[1]~6_combout\ : std_logic;
SIGNAL \con|state[2]~3_combout\ : std_logic;
SIGNAL \con|state[2]~4_combout\ : std_logic;
SIGNAL \con|state[2]~5_combout\ : std_logic;
SIGNAL \con|Mux29~1_combout\ : std_logic;
SIGNAL \con|Mux29~2_combout\ : std_logic;
SIGNAL \con|Mux29~0_combout\ : std_logic;
SIGNAL \con|state[0]~10_combout\ : std_logic;
SIGNAL \con|state[0]~11_combout\ : std_logic;
SIGNAL \con|Mux8~0_combout\ : std_logic;
SIGNAL \con|Mux6~0_combout\ : std_logic;
SIGNAL \dp|rf_data[0]~0_combout\ : std_logic;
SIGNAL \dp|rf_data[0]~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][0]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile[0][0]~q\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dp|pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|tr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|alu_instance|add|p_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|ir\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \con|state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \con|rf_master\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dp|alu_instance|add|bx\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|alu_instance|add|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|alu_instance|add|c\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \con|next_state\ : std_logic_vector(3 DOWNTO 0);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_wa <= wa;
ww_inst <= inst;
ww_clk <= clk;
ww_rst <= rst;
ww_mem_w <= mem_w;
o <= ww_o;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \dp|m_data[0]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \dp|m_data[1]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \dp|m_data[2]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \dp|m_data[3]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \dp|m_data[4]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \dp|m_data[5]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \dp|m_data[6]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \dp|m_data[7]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \dp|m_data[8]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \dp|m_data[9]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \dp|m_data[10]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \dp|m_data[11]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \dp|m_data[12]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \dp|m_data[13]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \dp|m_data[14]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\ & 
\dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \dp|m_data[15]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\dp|m_write[12]~33_combout\ & \dp|m_write[11]~31_combout\ & \dp|m_write[10]~29_combout\ & \dp|m_write[9]~27_combout\ & \dp|m_write[8]~25_combout\ & \dp|m_write[7]~23_combout\
& \dp|m_write[6]~21_combout\ & \dp|m_write[5]~19_combout\ & \dp|m_write[4]~17_combout\ & \dp|m_write[3]~15_combout\ & \dp|m_write[2]~13_combout\ & \dp|m_write[1]~11_combout\ & \dp|m_write[0]~9_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\con|Mux30~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \con|Mux30~0_combout\);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X77_Y36_N9
\o[0]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][0]~q\,
	devoe => ww_devoe,
	o => \o[0]~output_o\);

-- Location: IOOBUF_X77_Y32_N16
\o[1]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][1]~q\,
	devoe => ww_devoe,
	o => \o[1]~output_o\);

-- Location: IOOBUF_X52_Y53_N2
\o[2]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][2]~q\,
	devoe => ww_devoe,
	o => \o[2]~output_o\);

-- Location: IOOBUF_X77_Y34_N16
\o[3]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][3]~q\,
	devoe => ww_devoe,
	o => \o[3]~output_o\);

-- Location: IOOBUF_X50_Y53_N2
\o[4]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][4]~q\,
	devoe => ww_devoe,
	o => \o[4]~output_o\);

-- Location: IOOBUF_X48_Y53_N2
\o[5]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][5]~q\,
	devoe => ww_devoe,
	o => \o[5]~output_o\);

-- Location: IOOBUF_X77_Y21_N23
\o[6]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][6]~q\,
	devoe => ww_devoe,
	o => \o[6]~output_o\);

-- Location: IOOBUF_X50_Y53_N23
\o[7]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][7]~q\,
	devoe => ww_devoe,
	o => \o[7]~output_o\);

-- Location: IOOBUF_X77_Y38_N16
\o[8]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][8]~q\,
	devoe => ww_devoe,
	o => \o[8]~output_o\);

-- Location: IOOBUF_X77_Y36_N2
\o[9]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][9]~q\,
	devoe => ww_devoe,
	o => \o[9]~output_o\);

-- Location: IOOBUF_X77_Y40_N16
\o[10]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][10]~q\,
	devoe => ww_devoe,
	o => \o[10]~output_o\);

-- Location: IOOBUF_X77_Y16_N9
\o[11]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][11]~q\,
	devoe => ww_devoe,
	o => \o[11]~output_o\);

-- Location: IOOBUF_X77_Y26_N2
\o[12]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][12]~q\,
	devoe => ww_devoe,
	o => \o[12]~output_o\);

-- Location: IOOBUF_X48_Y0_N23
\o[13]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][13]~q\,
	devoe => ww_devoe,
	o => \o[13]~output_o\);

-- Location: IOOBUF_X77_Y31_N16
\o[14]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][14]~q\,
	devoe => ww_devoe,
	o => \o[14]~output_o\);

-- Location: IOOBUF_X77_Y20_N16
\o[15]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|rf_instance|regfile[0][15]~q\,
	devoe => ww_devoe,
	o => \o[15]~output_o\);

-- Location: IOIBUF_X0_Y26_N1
\clk~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X50_Y0_N1
\rst~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: LCCOMB_X50_Y28_N0
\con|Mux9~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux9~3_combout\ = (!\con|state\(3) & \con|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state\(3),
	datad => \con|state\(1),
	combout => \con|Mux9~3_combout\);

-- Location: LCCOMB_X49_Y28_N10
\con|Mux19~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux19~0_combout\ = (!\con|state\(1) & ((\con|state\(3) & ((!\con|state\(2)))) # (!\con|state\(3) & (!\con|state\(0) & \con|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(1),
	datab => \con|state\(0),
	datac => \con|state\(3),
	datad => \con|state\(2),
	combout => \con|Mux19~0_combout\);

-- Location: IOIBUF_X77_Y18_N22
\wa[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(13),
	o => \wa[13]~input_o\);

-- Location: IOIBUF_X77_Y27_N8
\mem_w~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_w,
	o => \mem_w~input_o\);

-- Location: LCCOMB_X56_Y27_N10
\con|Equal0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~0_combout\ = (!\dp|ir\(14) & (!\dp|ir\(13) & (\dp|ir\(12) & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(13),
	datac => \dp|ir\(12),
	datad => \dp|ir\(15),
	combout => \con|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y27_N8
\con|upd_pc~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|upd_pc~0_combout\ = (!\dp|ir\(14) & ((\dp|ir\(13) & (\dp|ir\(12) & !\dp|ir\(15))) # (!\dp|ir\(13) & ((\dp|ir\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(13),
	datac => \dp|ir\(12),
	datad => \dp|ir\(15),
	combout => \con|upd_pc~0_combout\);

-- Location: LCCOMB_X56_Y27_N24
\con|Mux1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux1~0_combout\ = (\con|Mux8~0_combout\ & ((\con|p1~1_combout\ & (\con|Equal0~0_combout\)) # (!\con|p1~1_combout\ & ((\dp|ir\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~0_combout\,
	datab => \dp|ir\(13),
	datac => \con|p1~1_combout\,
	datad => \con|Mux8~0_combout\,
	combout => \con|Mux1~0_combout\);

-- Location: LCCOMB_X55_Y28_N6
\con|alu_ac~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_ac~0_combout\ = (!\dp|ir\(14) & ((\dp|ir\(15) & (!\dp|ir\(12) & !\dp|ir\(13))) # (!\dp|ir\(15) & (\dp|ir\(12) & \dp|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(15),
	datac => \dp|ir\(12),
	datad => \dp|ir\(13),
	combout => \con|alu_ac~0_combout\);

-- Location: LCCOMB_X52_Y28_N2
\con|Mux10~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux10~1_combout\ = (\con|state\(0)) # (\con|alu_ac~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state\(0),
	datad => \con|alu_ac~0_combout\,
	combout => \con|Mux10~1_combout\);

-- Location: LCCOMB_X52_Y28_N20
\con|Mux10~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux10~2_combout\ = (\con|state\(2)) # ((\con|state\(1) & ((\con|state\(3)) # (!\con|Mux10~1_combout\))) # (!\con|state\(1) & ((!\con|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|Mux10~1_combout\,
	datac => \con|state\(1),
	datad => \con|state\(3),
	combout => \con|Mux10~2_combout\);

-- Location: LCCOMB_X52_Y28_N6
\con|Mux11~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux11~0_combout\ = (\con|state\(2) & (!\con|state\(3) & ((\con|state\(0)) # (\con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(0),
	datac => \con|state\(1),
	datad => \con|state\(3),
	combout => \con|Mux11~0_combout\);

-- Location: LCCOMB_X52_Y28_N16
\con|Mux11~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux11~1_combout\ = (\con|Mux11~0_combout\) # (!\con|Mux10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux10~2_combout\,
	datac => \con|Mux11~0_combout\,
	combout => \con|Mux11~1_combout\);

-- Location: IOIBUF_X77_Y24_N8
\inst[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(5),
	o => \inst[5]~input_o\);

-- Location: LCCOMB_X51_Y28_N22
\con|Mux21~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux21~0_combout\ = (\con|state\(0) & \con|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state\(0),
	datad => \con|state\(2),
	combout => \con|Mux21~0_combout\);

-- Location: LCCOMB_X49_Y28_N12
\con|state[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[2]~0_combout\ = (\con|state\(0) & (\con|state\(3) $ (\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(3),
	datac => \con|state\(2),
	datad => \con|state\(0),
	combout => \con|state[2]~0_combout\);

-- Location: LCCOMB_X49_Y28_N26
\con|state[2]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[2]~1_combout\ = \con|state\(3) $ (\con|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state\(3),
	datad => \con|state\(1),
	combout => \con|state[2]~1_combout\);

-- Location: LCCOMB_X49_Y28_N2
\con|rf_master[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[0]~0_combout\ = \con|rf_master\(0) $ (((!\rst~input_o\ & (\con|state[2]~0_combout\ & \con|state[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \con|rf_master\(0),
	datac => \con|state[2]~0_combout\,
	datad => \con|state[2]~1_combout\,
	combout => \con|rf_master[0]~0_combout\);

-- Location: FF_X51_Y28_N15
\con|rf_master[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \con|rf_master[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_master\(0));

-- Location: LCCOMB_X50_Y28_N2
\con|rf_master[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[1]~1_combout\ = (!\rst~input_o\ & (\con|state[2]~0_combout\ & (\con|state[2]~1_combout\ & \con|rf_master\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \con|state[2]~0_combout\,
	datac => \con|state[2]~1_combout\,
	datad => \con|rf_master\(0),
	combout => \con|rf_master[1]~1_combout\);

-- Location: LCCOMB_X51_Y28_N10
\con|rf_master[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[1]~2_combout\ = \con|rf_master\(1) $ (\con|rf_master[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|rf_master\(1),
	datad => \con|rf_master[1]~1_combout\,
	combout => \con|rf_master[1]~2_combout\);

-- Location: FF_X51_Y28_N11
\con|rf_master[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_master[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_master\(1));

-- Location: LCCOMB_X50_Y28_N4
\con|rf_master[2]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[2]~3_combout\ = \con|rf_master\(2) $ (((\con|rf_master\(1) & \con|rf_master[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_master\(1),
	datac => \con|rf_master\(2),
	datad => \con|rf_master[1]~1_combout\,
	combout => \con|rf_master[2]~3_combout\);

-- Location: FF_X50_Y28_N5
\con|rf_master[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_master[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_master\(2));

-- Location: IOIBUF_X77_Y33_N8
\inst[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(11),
	o => \inst[11]~input_o\);

-- Location: IOIBUF_X77_Y23_N15
\inst[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(9),
	o => \inst[9]~input_o\);

-- Location: IOIBUF_X77_Y33_N1
\inst[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(2),
	o => \inst[2]~input_o\);

-- Location: LCCOMB_X49_Y28_N28
\con|Mux3~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux3~0_combout\ = (\con|state\(3) & (!\con|state\(2) & ((\con|state\(0)) # (\con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|state\(0),
	datac => \con|state\(2),
	datad => \con|state\(1),
	combout => \con|Mux3~0_combout\);

-- Location: LCCOMB_X48_Y27_N8
\con|Mux4~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux4~0_combout\ = (\con|Mux8~0_combout\ & ((\con|p1~1_combout\ & (\con|Equal0~0_combout\)) # (!\con|p1~1_combout\ & ((\con|Mux3~0_combout\))))) # (!\con|Mux8~0_combout\ & (((\con|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~0_combout\,
	datab => \con|Mux3~0_combout\,
	datac => \con|Mux8~0_combout\,
	datad => \con|p1~1_combout\,
	combout => \con|Mux4~0_combout\);

-- Location: LCCOMB_X48_Y27_N22
\con|Mux3~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux3~1_combout\ = (\con|Mux8~0_combout\ & ((!\con|p1~1_combout\))) # (!\con|Mux8~0_combout\ & (\con|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux3~0_combout\,
	datac => \con|Mux8~0_combout\,
	datad => \con|p1~1_combout\,
	combout => \con|Mux3~1_combout\);

-- Location: LCCOMB_X56_Y26_N10
\dp|rf_instance|regfile[7][3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[7][3]~feeder_combout\ = \dp|rf_data[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[3]~7_combout\,
	combout => \dp|rf_instance|regfile[7][3]~feeder_combout\);

-- Location: LCCOMB_X48_Y27_N20
\dp|rf_w[2]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[2]~4_combout\ = (\con|Mux4~0_combout\ & (((\con|Mux3~1_combout\)))) # (!\con|Mux4~0_combout\ & ((\con|Mux3~1_combout\ & (\dp|ir\(5))) # (!\con|Mux3~1_combout\ & ((\dp|ir\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux4~0_combout\,
	datab => \dp|ir\(5),
	datac => \con|Mux3~1_combout\,
	datad => \dp|ir\(11),
	combout => \dp|rf_w[2]~4_combout\);

-- Location: LCCOMB_X48_Y27_N18
\dp|rf_w[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[2]~5_combout\ = (\con|Mux4~0_combout\ & ((\dp|rf_w[2]~4_combout\ & (\con|rf_master\(2))) # (!\dp|rf_w[2]~4_combout\ & ((\dp|ir\(8)))))) # (!\con|Mux4~0_combout\ & (((\dp|rf_w[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_master\(2),
	datab => \dp|ir\(8),
	datac => \con|Mux4~0_combout\,
	datad => \dp|rf_w[2]~4_combout\,
	combout => \dp|rf_w[2]~5_combout\);

-- Location: IOIBUF_X77_Y38_N22
\inst[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(4),
	o => \inst[4]~input_o\);

-- Location: IOIBUF_X77_Y13_N15
\inst[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(7),
	o => \inst[7]~input_o\);

-- Location: IOIBUF_X77_Y16_N1
\inst[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(10),
	o => \inst[10]~input_o\);

-- Location: FF_X50_Y27_N5
\dp|rf_instance|regfile[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][10]~q\);

-- Location: LCCOMB_X49_Y27_N0
\con|Mux7~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux7~1_combout\ = (\con|state\(0) & ((\con|state\(3)) # ((!\con|state\(1) & \con|state\(2))))) # (!\con|state\(0) & (\con|state\(1) & (!\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(1),
	datab => \con|state\(2),
	datac => \con|state\(0),
	datad => \con|state\(3),
	combout => \con|Mux7~1_combout\);

-- Location: LCCOMB_X55_Y27_N28
\con|Mux7~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux7~0_combout\ = (\con|Mux8~0_combout\ & (!\con|Equal0~0_combout\ & \con|p1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~0_combout\,
	datac => \con|Equal0~0_combout\,
	datad => \con|p1~1_combout\,
	combout => \con|Mux7~0_combout\);

-- Location: LCCOMB_X49_Y27_N22
\con|Mux7~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux7~2_combout\ = (\con|state\(0) & (\con|Mux7~1_combout\)) # (!\con|state\(0) & ((\con|Mux7~0_combout\ & ((\con|upd_pc~0_combout\))) # (!\con|Mux7~0_combout\ & (\con|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|Mux7~1_combout\,
	datac => \con|Mux7~0_combout\,
	datad => \con|upd_pc~0_combout\,
	combout => \con|Mux7~2_combout\);

-- Location: LCCOMB_X50_Y25_N10
\dp|rf_instance|Decoder0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~6_combout\ = (!\dp|rf_w[0]~1_combout\ & (\dp|rf_w[2]~5_combout\ & (\con|Mux7~2_combout\ & !\dp|rf_w[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[2]~5_combout\,
	datac => \con|Mux7~2_combout\,
	datad => \dp|rf_w[1]~3_combout\,
	combout => \dp|rf_instance|Decoder0~6_combout\);

-- Location: FF_X50_Y27_N15
\dp|rf_instance|regfile[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][10]~q\);

-- Location: LCCOMB_X48_Y27_N4
\dp|rf_instance|Decoder0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~5_combout\ = (!\dp|rf_w[0]~1_combout\ & (\dp|rf_w[2]~5_combout\ & (\dp|rf_w[1]~3_combout\ & \con|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[2]~5_combout\,
	datac => \dp|rf_w[1]~3_combout\,
	datad => \con|Mux7~2_combout\,
	combout => \dp|rf_instance|Decoder0~5_combout\);

-- Location: FF_X48_Y25_N11
\dp|rf_instance|regfile[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][10]~q\);

-- Location: LCCOMB_X48_Y25_N10
\dp|rf_instance|Mux21~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux21~2_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile[6][10]~q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][10]~q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[4][10]~q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[6][10]~q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|Mux21~2_combout\);

-- Location: LCCOMB_X50_Y27_N6
\dp|rf_instance|Mux21~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux21~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux21~2_combout\ & (\dp|rf_instance|regfile[7][10]~q\)) # (!\dp|rf_instance|Mux21~2_combout\ & ((\dp|rf_instance|regfile[5][10]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[7][10]~q\,
	datac => \dp|rf_instance|regfile[5][10]~q\,
	datad => \dp|rf_instance|Mux21~2_combout\,
	combout => \dp|rf_instance|Mux21~3_combout\);

-- Location: LCCOMB_X48_Y27_N12
\dp|rf_instance|Decoder0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~0_combout\ = (!\dp|rf_w[1]~3_combout\ & (!\dp|rf_w[2]~5_combout\ & (!\dp|rf_w[0]~1_combout\ & \con|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[1]~3_combout\,
	datab => \dp|rf_w[2]~5_combout\,
	datac => \dp|rf_w[0]~1_combout\,
	datad => \con|Mux7~2_combout\,
	combout => \dp|rf_instance|Decoder0~0_combout\);

-- Location: FF_X51_Y26_N13
\dp|rf_instance|regfile[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][10]~q\);

-- Location: LCCOMB_X48_Y26_N14
\dp|rf_instance|regfile[1][10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][10]~feeder_combout\ = \dp|rf_data[10]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[10]~21_combout\,
	combout => \dp|rf_instance|regfile[1][10]~feeder_combout\);

-- Location: LCCOMB_X48_Y27_N28
\dp|rf_instance|Decoder0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~2_combout\ = (!\dp|rf_w[1]~3_combout\ & (!\dp|rf_w[2]~5_combout\ & (\dp|rf_w[0]~1_combout\ & \con|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[1]~3_combout\,
	datab => \dp|rf_w[2]~5_combout\,
	datac => \dp|rf_w[0]~1_combout\,
	datad => \con|Mux7~2_combout\,
	combout => \dp|rf_instance|Decoder0~2_combout\);

-- Location: FF_X48_Y26_N15
\dp|rf_instance|regfile[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][10]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][10]~q\);

-- Location: LCCOMB_X48_Y26_N12
\dp|rf_instance|Mux21~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux21~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][10]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][10]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][10]~q\,
	datab => \dp|rf_instance|regfile[1][10]~q\,
	datac => \dp|ir\(6),
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux21~0_combout\);

-- Location: LCCOMB_X48_Y26_N28
\dp|rf_instance|regfile[2][10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[2][10]~feeder_combout\ = \dp|rf_data[10]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[10]~21_combout\,
	combout => \dp|rf_instance|regfile[2][10]~feeder_combout\);

-- Location: LCCOMB_X48_Y27_N10
\dp|rf_instance|Decoder0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~1_combout\ = (!\dp|rf_w[2]~5_combout\ & (\con|Mux7~2_combout\ & (!\dp|rf_w[0]~1_combout\ & \dp|rf_w[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[2]~5_combout\,
	datab => \con|Mux7~2_combout\,
	datac => \dp|rf_w[0]~1_combout\,
	datad => \dp|rf_w[1]~3_combout\,
	combout => \dp|rf_instance|Decoder0~1_combout\);

-- Location: FF_X48_Y26_N29
\dp|rf_instance|regfile[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[2][10]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][10]~q\);

-- Location: LCCOMB_X48_Y27_N6
\dp|rf_instance|Decoder0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~3_combout\ = (\dp|rf_w[1]~3_combout\ & (!\dp|rf_w[2]~5_combout\ & (\dp|rf_w[0]~1_combout\ & \con|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[1]~3_combout\,
	datab => \dp|rf_w[2]~5_combout\,
	datac => \dp|rf_w[0]~1_combout\,
	datad => \con|Mux7~2_combout\,
	combout => \dp|rf_instance|Decoder0~3_combout\);

-- Location: FF_X51_Y26_N3
\dp|rf_instance|regfile[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][10]~q\);

-- Location: LCCOMB_X48_Y26_N30
\dp|rf_instance|Mux21~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux21~1_combout\ = (\dp|rf_instance|Mux21~0_combout\ & (((\dp|rf_instance|regfile[3][10]~q\) # (!\dp|ir\(7))))) # (!\dp|rf_instance|Mux21~0_combout\ & (\dp|rf_instance|regfile[2][10]~q\ & ((\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux21~0_combout\,
	datab => \dp|rf_instance|regfile[2][10]~q\,
	datac => \dp|rf_instance|regfile[3][10]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux21~1_combout\);

-- Location: LCCOMB_X53_Y27_N6
\dp|pc[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[10]~10_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux21~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datac => \dp|rf_instance|Mux21~3_combout\,
	datad => \dp|rf_instance|Mux21~1_combout\,
	combout => \dp|pc[10]~10_combout\);

-- Location: LCCOMB_X53_Y27_N12
\dp|pc[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[10]~feeder_combout\ = \dp|pc[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[10]~10_combout\,
	combout => \dp|pc[10]~feeder_combout\);

-- Location: LCCOMB_X55_Y28_N4
\con|alu_bc~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_bc~0_combout\ = (!\dp|ir\(14) & (!\dp|ir\(13) & (\dp|ir\(15) $ (\dp|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(15),
	datac => \dp|ir\(12),
	datad => \dp|ir\(13),
	combout => \con|alu_bc~0_combout\);

-- Location: LCCOMB_X49_Y29_N30
\con|Mux9~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux9~5_combout\ = (\con|state\(1) & (!\con|state\(3) & \con|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(1),
	datac => \con|state\(3),
	datad => \con|Mux9~4_combout\,
	combout => \con|Mux9~5_combout\);

-- Location: LCCOMB_X53_Y28_N28
\dp|rf_instance|regfile[3][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[3][0]~feeder_combout\ = \dp|rf_data[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[0]~1_combout\,
	combout => \dp|rf_instance|regfile[3][0]~feeder_combout\);

-- Location: FF_X53_Y28_N29
\dp|rf_instance|regfile[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[3][0]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][0]~q\);

-- Location: FF_X53_Y29_N7
\dp|rf_instance|regfile[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][0]~q\);

-- Location: LCCOMB_X52_Y28_N4
\dp|rf_instance|Mux15~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux15~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][0]~q\)) # (!\dp|rf_r1[0]~0_combout\ & 
-- ((\dp|rf_instance|regfile[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][0]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[0][0]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux15~2_combout\);

-- Location: FF_X53_Y29_N25
\dp|rf_instance|regfile[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][0]~q\);

-- Location: LCCOMB_X52_Y28_N18
\dp|rf_instance|Mux15~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux15~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux15~2_combout\ & (\dp|rf_instance|regfile[3][0]~q\)) # (!\dp|rf_instance|Mux15~2_combout\ & ((\dp|rf_instance|regfile[2][0]~q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[3][0]~q\,
	datac => \dp|rf_instance|Mux15~2_combout\,
	datad => \dp|rf_instance|regfile[2][0]~q\,
	combout => \dp|rf_instance|Mux15~3_combout\);

-- Location: FF_X52_Y29_N9
\dp|rf_instance|regfile[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][0]~q\);

-- Location: FF_X52_Y26_N27
\dp|rf_instance|regfile[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[0]~1_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][0]~q\);

-- Location: FF_X52_Y26_N3
\dp|rf_instance|regfile[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][0]~q\);

-- Location: LCCOMB_X52_Y29_N26
\dp|rf_instance|regfile[4][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[4][0]~feeder_combout\ = \dp|rf_data[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[0]~1_combout\,
	combout => \dp|rf_instance|regfile[4][0]~feeder_combout\);

-- Location: FF_X52_Y29_N27
\dp|rf_instance|regfile[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[4][0]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][0]~q\);

-- Location: LCCOMB_X53_Y28_N26
\dp|rf_instance|Mux15~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux15~0_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][0]~q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[4][0]~q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][0]~q\,
	datab => \dp|rf_instance|regfile[4][0]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux15~0_combout\);

-- Location: LCCOMB_X52_Y28_N26
\dp|rf_instance|Mux15~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux15~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux15~0_combout\ & ((\dp|rf_instance|regfile[7][0]~q\))) # (!\dp|rf_instance|Mux15~0_combout\ & (\dp|rf_instance|regfile[5][0]~q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[5][0]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[7][0]~q\,
	datad => \dp|rf_instance|Mux15~0_combout\,
	combout => \dp|rf_instance|Mux15~1_combout\);

-- Location: LCCOMB_X52_Y28_N8
\dp|rf_instance|Mux15~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux15~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux15~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux15~3_combout\,
	datad => \dp|rf_instance|Mux15~1_combout\,
	combout => \dp|rf_instance|Mux15~4_combout\);

-- Location: IOIBUF_X77_Y20_N22
\inst[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(0),
	o => \inst[0]~input_o\);

-- Location: LCCOMB_X53_Y28_N16
\dp|m_data[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[0]~0_combout\ = (\mem_w~input_o\ & ((\inst[0]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \dp|rf_instance|Mux15~4_combout\,
	datad => \inst[0]~input_o\,
	combout => \dp|m_data[0]~0_combout\);

-- Location: IOIBUF_X77_Y35_N1
\wa[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(0),
	o => \wa[0]~input_o\);

-- Location: LCCOMB_X56_Y27_N16
\con|Mux16~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux16~2_combout\ = (\dp|ir\(14) & (\con|Mux8~0_combout\ & (\dp|ir\(13) & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \con|Mux8~0_combout\,
	datac => \dp|ir\(13),
	datad => \dp|ir\(15),
	combout => \con|Mux16~2_combout\);

-- Location: FF_X52_Y28_N25
\dp|tr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[0]~0_combout\,
	asdata => \dp|rf_instance|Mux15~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(0));

-- Location: LCCOMB_X52_Y26_N20
\dp|rf_instance|Mux31~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux31~2_combout\ = (\dp|ir\(7) & (((\dp|ir\(6)) # (\dp|rf_instance|regfile[6][0]~q\)))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][0]~q\ & (!\dp|ir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[4][0]~q\,
	datab => \dp|ir\(7),
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[6][0]~q\,
	combout => \dp|rf_instance|Mux31~2_combout\);

-- Location: LCCOMB_X52_Y29_N8
\dp|rf_instance|Mux31~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux31~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux31~2_combout\ & (\dp|rf_instance|regfile[7][0]~q\)) # (!\dp|rf_instance|Mux31~2_combout\ & ((\dp|rf_instance|regfile[5][0]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[7][0]~q\,
	datac => \dp|rf_instance|regfile[5][0]~q\,
	datad => \dp|rf_instance|Mux31~2_combout\,
	combout => \dp|rf_instance|Mux31~3_combout\);

-- Location: LCCOMB_X53_Y29_N6
\dp|rf_instance|Mux31~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux31~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][0]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][0]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][0]~q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile[1][0]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux31~0_combout\);

-- Location: LCCOMB_X53_Y29_N24
\dp|rf_instance|Mux31~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux31~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux31~0_combout\ & (\dp|rf_instance|regfile[3][0]~q\)) # (!\dp|rf_instance|Mux31~0_combout\ & ((\dp|rf_instance|regfile[2][0]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[3][0]~q\,
	datac => \dp|rf_instance|regfile[2][0]~q\,
	datad => \dp|rf_instance|Mux31~0_combout\,
	combout => \dp|rf_instance|Mux31~1_combout\);

-- Location: LCCOMB_X53_Y27_N0
\dp|pc[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[0]~0_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux31~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux31~3_combout\,
	datab => \dp|rf_instance|Mux31~1_combout\,
	datad => \dp|ir\(8),
	combout => \dp|pc[0]~0_combout\);

-- Location: LCCOMB_X56_Y27_N30
\con|Equal0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~3_combout\ = (!\dp|ir\(14) & (!\dp|ir\(13) & (\dp|ir\(12) & \dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(13),
	datac => \dp|ir\(12),
	datad => \dp|ir\(15),
	combout => \con|Equal0~3_combout\);

-- Location: LCCOMB_X56_Y27_N28
\con|Mux18~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux18~0_combout\ = (!\con|Mux8~0_combout\) # (!\con|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~3_combout\,
	datac => \con|Mux8~0_combout\,
	combout => \con|Mux18~0_combout\);

-- Location: LCCOMB_X56_Y27_N6
\con|Mux13~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux13~0_combout\ = (!\con|Equal0~0_combout\ & (\con|upd_pc~0_combout\ & (\con|p1~1_combout\ & !\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~0_combout\,
	datab => \con|upd_pc~0_combout\,
	datac => \con|p1~1_combout\,
	datad => \con|state\(2),
	combout => \con|Mux13~0_combout\);

-- Location: LCCOMB_X55_Y27_N12
\con|Mux13~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux13~1_combout\ = (\con|state\(1) & ((\con|Mux13~0_combout\) # (\con|state\(0) $ (\con|state\(2))))) # (!\con|state\(1) & (\con|state\(0) & (\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(2),
	datac => \con|state\(1),
	datad => \con|Mux13~0_combout\,
	combout => \con|Mux13~1_combout\);

-- Location: LCCOMB_X53_Y27_N18
\con|Mux13~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux13~2_combout\ = (!\con|state\(3) & \con|Mux13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(3),
	datad => \con|Mux13~1_combout\,
	combout => \con|Mux13~2_combout\);

-- Location: FF_X53_Y27_N1
\dp|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[0]~0_combout\,
	asdata => \dp|tr[0]~0_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(0));

-- Location: LCCOMB_X52_Y28_N14
\dp|alu_a[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[0]~0_combout\ = (\con|Mux11~1_combout\ & ((\dp|pc\(0)) # ((\con|Mux12~1_combout\)))) # (!\con|Mux11~1_combout\ & (((\dp|rf_instance|Mux15~4_combout\ & !\con|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(0),
	datab => \con|Mux11~1_combout\,
	datac => \dp|rf_instance|Mux15~4_combout\,
	datad => \con|Mux12~1_combout\,
	combout => \dp|alu_a[0]~0_combout\);

-- Location: LCCOMB_X52_Y28_N28
\dp|alu_a[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[0]~1_combout\ = (\con|Mux12~1_combout\ & ((\dp|alu_a[0]~0_combout\ & ((\dp|tr\(0)))) # (!\dp|alu_a[0]~0_combout\ & (\dp|ir\(0))))) # (!\con|Mux12~1_combout\ & (\dp|alu_a[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \dp|alu_a[0]~0_combout\,
	datac => \dp|ir\(0),
	datad => \dp|tr\(0),
	combout => \dp|alu_a[0]~1_combout\);

-- Location: LCCOMB_X56_Y27_N20
\dp|m_write[0]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[0]~7_combout\ = (\dp|alu_a[0]~1_combout\ & (!\dp|alu_b[0]~2_combout\)) # (!\dp|alu_a[0]~1_combout\ & ((\dp|alu_instance|o[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_a[0]~1_combout\,
	datac => \dp|alu_b[0]~2_combout\,
	datad => \dp|alu_instance|o[0]~1_combout\,
	combout => \dp|m_write[0]~7_combout\);

-- Location: LCCOMB_X56_Y27_N2
\dp|m_write[0]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[0]~8_combout\ = (\con|Equal0~4_combout\ & ((\con|Mux8~0_combout\ & ((\dp|m_write[0]~7_combout\))) # (!\con|Mux8~0_combout\ & (\dp|tr\(0))))) # (!\con|Equal0~4_combout\ & (\dp|tr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~4_combout\,
	datab => \dp|tr\(0),
	datac => \con|Mux8~0_combout\,
	datad => \dp|m_write[0]~7_combout\,
	combout => \dp|m_write[0]~8_combout\);

-- Location: LCCOMB_X56_Y27_N0
\dp|m_write[0]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[0]~9_combout\ = (\mem_w~input_o\ & (\wa[0]~input_o\)) # (!\mem_w~input_o\ & ((\dp|m_write[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \wa[0]~input_o\,
	datad => \dp|m_write[0]~8_combout\,
	combout => \dp|m_write[0]~9_combout\);

-- Location: IOIBUF_X77_Y18_N8
\wa[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(1),
	o => \wa[1]~input_o\);

-- Location: LCCOMB_X55_Y28_N10
\con|Equal0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~2_combout\ = (!\dp|ir\(12) & (\dp|ir\(15) & (\dp|ir\(14) & !\dp|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(15),
	datac => \dp|ir\(14),
	datad => \dp|ir\(13),
	combout => \con|Equal0~2_combout\);

-- Location: LCCOMB_X55_Y28_N18
\con|Mux17~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux17~0_combout\ = (\con|Equal0~2_combout\ & (!\con|state\(0) & (\con|Mux9~3_combout\ & !\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~2_combout\,
	datab => \con|state\(0),
	datac => \con|Mux9~3_combout\,
	datad => \con|state\(2),
	combout => \con|Mux17~0_combout\);

-- Location: IOIBUF_X55_Y53_N1
\inst[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(1),
	o => \inst[1]~input_o\);

-- Location: FF_X50_Y30_N11
\dp|rf_instance|regfile[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][1]~q\);

-- Location: LCCOMB_X52_Y26_N16
\dp|rf_instance|regfile[6][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][1]~feeder_combout\ = \dp|rf_data[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[1]~3_combout\,
	combout => \dp|rf_instance|regfile[6][1]~feeder_combout\);

-- Location: FF_X52_Y26_N17
\dp|rf_instance|regfile[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][1]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][1]~q\);

-- Location: LCCOMB_X50_Y30_N12
\dp|rf_instance|Mux30~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux30~2_combout\ = (\dp|ir\(7) & (((\dp|ir\(6)) # (\dp|rf_instance|regfile[6][1]~q\)))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][1]~q\ & (!\dp|ir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[4][1]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[6][1]~q\,
	combout => \dp|rf_instance|Mux30~2_combout\);

-- Location: FF_X50_Y30_N9
\dp|rf_instance|regfile[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][1]~q\);

-- Location: LCCOMB_X50_Y30_N14
\dp|rf_instance|Mux30~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux30~3_combout\ = (\dp|rf_instance|Mux30~2_combout\ & (((\dp|rf_instance|regfile[7][1]~q\)) # (!\dp|ir\(6)))) # (!\dp|rf_instance|Mux30~2_combout\ & (\dp|ir\(6) & (\dp|rf_instance|regfile[5][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux30~2_combout\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile[5][1]~q\,
	datad => \dp|rf_instance|regfile[7][1]~q\,
	combout => \dp|rf_instance|Mux30~3_combout\);

-- Location: LCCOMB_X53_Y28_N14
\dp|rf_instance|regfile[0][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[0][1]~feeder_combout\ = \dp|rf_data[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[1]~3_combout\,
	combout => \dp|rf_instance|regfile[0][1]~feeder_combout\);

-- Location: FF_X53_Y28_N15
\dp|rf_instance|regfile[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[0][1]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][1]~q\);

-- Location: FF_X53_Y29_N31
\dp|rf_instance|regfile[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][1]~q\);

-- Location: LCCOMB_X53_Y29_N30
\dp|rf_instance|Mux30~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux30~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][1]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][1]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[0][1]~q\,
	datac => \dp|rf_instance|regfile[1][1]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux30~0_combout\);

-- Location: LCCOMB_X53_Y28_N0
\dp|rf_instance|regfile[3][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[3][1]~feeder_combout\ = \dp|rf_data[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[1]~3_combout\,
	combout => \dp|rf_instance|regfile[3][1]~feeder_combout\);

-- Location: FF_X53_Y28_N1
\dp|rf_instance|regfile[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[3][1]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][1]~q\);

-- Location: FF_X53_Y29_N17
\dp|rf_instance|regfile[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][1]~q\);

-- Location: LCCOMB_X53_Y29_N16
\dp|rf_instance|Mux30~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux30~1_combout\ = (\dp|rf_instance|Mux30~0_combout\ & ((\dp|rf_instance|regfile[3][1]~q\) # ((!\dp|ir\(7))))) # (!\dp|rf_instance|Mux30~0_combout\ & (((\dp|rf_instance|regfile[2][1]~q\ & \dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux30~0_combout\,
	datab => \dp|rf_instance|regfile[3][1]~q\,
	datac => \dp|rf_instance|regfile[2][1]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux30~1_combout\);

-- Location: LCCOMB_X53_Y27_N2
\dp|pc[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[1]~1_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux30~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux30~3_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|Mux30~1_combout\,
	combout => \dp|pc[1]~1_combout\);

-- Location: FF_X53_Y27_N3
\dp|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[1]~1_combout\,
	asdata => \dp|tr[1]~1_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(1));

-- Location: LCCOMB_X53_Y26_N2
\dp|rf_data[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[1]~2_combout\ = (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(1))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux5~0_combout\,
	datab => \dp|pc\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\,
	datad => \con|Mux6~0_combout\,
	combout => \dp|rf_data[1]~2_combout\);

-- Location: LCCOMB_X53_Y26_N8
\dp|rf_data[1]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[1]~3_combout\ = (\dp|rf_data[1]~2_combout\) # ((\dp|tr[1]~1_combout\ & (\con|Mux6~0_combout\ & !\con|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[1]~1_combout\,
	datab => \con|Mux6~0_combout\,
	datac => \con|Mux5~0_combout\,
	datad => \dp|rf_data[1]~2_combout\,
	combout => \dp|rf_data[1]~3_combout\);

-- Location: FF_X53_Y26_N9
\dp|rf_instance|regfile[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[1]~3_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][1]~q\);

-- Location: LCCOMB_X50_Y30_N10
\dp|rf_instance|Mux14~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux14~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[6][1]~q\)) # (!\dp|rf_r1[1]~1_combout\ & 
-- ((\dp|rf_instance|regfile[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][1]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[4][1]~q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux14~0_combout\);

-- Location: LCCOMB_X50_Y30_N8
\dp|rf_instance|Mux14~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux14~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux14~0_combout\ & (\dp|rf_instance|regfile[7][1]~q\)) # (!\dp|rf_instance|Mux14~0_combout\ & ((\dp|rf_instance|regfile[5][1]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][1]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[5][1]~q\,
	datad => \dp|rf_instance|Mux14~0_combout\,
	combout => \dp|rf_instance|Mux14~1_combout\);

-- Location: LCCOMB_X53_Y28_N10
\dp|rf_instance|Mux14~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux14~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][1]~q\)) # (!\dp|rf_r1[0]~0_combout\ & 
-- ((\dp|rf_instance|regfile[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][1]~q\,
	datab => \dp|rf_instance|regfile[0][1]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux14~2_combout\);

-- Location: LCCOMB_X53_Y28_N8
\dp|rf_instance|Mux14~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux14~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux14~2_combout\ & (\dp|rf_instance|regfile[3][1]~q\)) # (!\dp|rf_instance|Mux14~2_combout\ & ((\dp|rf_instance|regfile[2][1]~q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[3][1]~q\,
	datac => \dp|rf_instance|regfile[2][1]~q\,
	datad => \dp|rf_instance|Mux14~2_combout\,
	combout => \dp|rf_instance|Mux14~3_combout\);

-- Location: LCCOMB_X53_Y30_N26
\dp|rf_instance|Mux14~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux14~4_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux14~1_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux14~1_combout\,
	datad => \dp|rf_instance|Mux14~3_combout\,
	combout => \dp|rf_instance|Mux14~4_combout\);

-- Location: LCCOMB_X55_Y30_N18
\dp|m_data[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[1]~1_combout\ = (\mem_w~input_o\ & (\inst[1]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst[1]~input_o\,
	datac => \dp|rf_instance|Mux14~4_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_data[1]~1_combout\);

-- Location: LCCOMB_X53_Y30_N14
\dp|alu_a[2]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[2]~4_combout\ = (\con|Mux11~1_combout\ & ((\dp|pc\(2)) # ((\con|Mux12~1_combout\)))) # (!\con|Mux11~1_combout\ & (((\dp|rf_instance|Mux13~4_combout\ & !\con|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \dp|pc\(2),
	datac => \dp|rf_instance|Mux13~4_combout\,
	datad => \con|Mux12~1_combout\,
	combout => \dp|alu_a[2]~4_combout\);

-- Location: LCCOMB_X53_Y30_N28
\dp|alu_a[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[2]~5_combout\ = (\con|Mux12~1_combout\ & ((\dp|alu_a[2]~4_combout\ & (\dp|tr\(2))) # (!\dp|alu_a[2]~4_combout\ & ((\dp|ir\(2)))))) # (!\con|Mux12~1_combout\ & (((\dp|alu_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(2),
	datab => \con|Mux12~1_combout\,
	datac => \dp|alu_a[2]~4_combout\,
	datad => \dp|ir\(2),
	combout => \dp|alu_a[2]~5_combout\);

-- Location: LCCOMB_X49_Y29_N24
\con|Mux10~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux10~0_combout\ = (\con|state\(0)) # ((\con|state\(1) & !\dp|alu_instance|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(1),
	datac => \con|state\(0),
	datad => \dp|alu_instance|Equal0~5_combout\,
	combout => \con|Mux10~0_combout\);

-- Location: LCCOMB_X49_Y29_N6
\con|Mux10~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux10~3_combout\ = ((\con|Mux10~0_combout\ & (!\con|state\(3) & \con|state\(2)))) # (!\con|Mux10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux10~2_combout\,
	datab => \con|Mux10~0_combout\,
	datac => \con|state\(3),
	datad => \con|state\(2),
	combout => \con|Mux10~3_combout\);

-- Location: LCCOMB_X53_Y27_N10
\dp|alu_b[2]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[2]~4_combout\ = (\con|Mux9~5_combout\ & (\dp|ir\(2))) # (!\con|Mux9~5_combout\ & (((!\con|Mux10~3_combout\ & \dp|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(2),
	datab => \con|Mux10~3_combout\,
	datac => \con|Mux9~5_combout\,
	datad => \dp|pc[2]~2_combout\,
	combout => \dp|alu_b[2]~4_combout\);

-- Location: LCCOMB_X53_Y27_N16
\dp|alu_b[1]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[1]~3_combout\ = (\con|Mux9~5_combout\ & (\dp|ir\(1))) # (!\con|Mux9~5_combout\ & (((\dp|pc[1]~1_combout\ & !\con|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(1),
	datab => \dp|pc[1]~1_combout\,
	datac => \con|Mux9~5_combout\,
	datad => \con|Mux10~3_combout\,
	combout => \dp|alu_b[1]~3_combout\);

-- Location: LCCOMB_X55_Y30_N24
\dp|alu_instance|add|bx[1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(1) = \con|Mux17~0_combout\ $ (\dp|alu_b[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datac => \dp|alu_b[1]~3_combout\,
	combout => \dp|alu_instance|add|bx\(1));

-- Location: LCCOMB_X52_Y28_N22
\dp|alu_instance|add|c[3]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[3]~38_combout\ = (\con|Mux17~0_combout\ & (\dp|alu_a[0]~1_combout\ $ (!\dp|alu_b[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_a[0]~1_combout\,
	datac => \con|Mux17~0_combout\,
	datad => \dp|alu_b[0]~2_combout\,
	combout => \dp|alu_instance|add|c[3]~38_combout\);

-- Location: LCCOMB_X56_Y27_N12
\dp|alu_instance|add|bx[0]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(0) = \con|Mux17~0_combout\ $ (\dp|alu_b[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|Mux17~0_combout\,
	datad => \dp|alu_b[0]~2_combout\,
	combout => \dp|alu_instance|add|bx\(0));

-- Location: LCCOMB_X53_Y30_N22
\dp|alu_instance|add|lvl1:1:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(1) & ((\dp|alu_a[1]~3_combout\) # ((\dp|alu_instance|add|bx\(0) & \dp|alu_a[0]~1_combout\)))) # (!\dp|alu_instance|add|bx\(1) & (\dp|alu_a[1]~3_combout\ & 
-- (\dp|alu_instance|add|bx\(0) & \dp|alu_a[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(1),
	datab => \dp|alu_a[1]~3_combout\,
	datac => \dp|alu_instance|add|bx\(0),
	datad => \dp|alu_a[0]~1_combout\,
	combout => \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\);

-- Location: LCCOMB_X53_Y30_N24
\dp|alu_instance|add|c[4]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[4]~8_combout\ = (\dp|alu_instance|add|lvl1:1:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[3]~38_combout\ & (\dp|alu_instance|add|bx\(1) $ (\dp|alu_a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(1),
	datab => \dp|alu_instance|add|c[3]~38_combout\,
	datac => \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\,
	datad => \dp|alu_a[1]~3_combout\,
	combout => \dp|alu_instance|add|c[4]~8_combout\);

-- Location: LCCOMB_X53_Y30_N0
\dp|alu_instance|add|sum[2]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(2) = \con|Mux17~0_combout\ $ (\dp|alu_a[2]~5_combout\ $ (\dp|alu_b[2]~4_combout\ $ (\dp|alu_instance|add|c[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datab => \dp|alu_a[2]~5_combout\,
	datac => \dp|alu_b[2]~4_combout\,
	datad => \dp|alu_instance|add|c[4]~8_combout\,
	combout => \dp|alu_instance|add|sum\(2));

-- Location: LCCOMB_X53_Y30_N6
\dp|alu_instance|logic|o~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~1_combout\ = (!\dp|alu_a[2]~5_combout\) # (!\dp|alu_b[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[2]~4_combout\,
	datad => \dp|alu_a[2]~5_combout\,
	combout => \dp|alu_instance|logic|o~1_combout\);

-- Location: LCCOMB_X56_Y26_N6
\dp|tr[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[2]~2_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~1_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux8~1_combout\,
	datac => \dp|alu_instance|add|sum\(2),
	datad => \dp|alu_instance|logic|o~1_combout\,
	combout => \dp|tr[2]~2_combout\);

-- Location: LCCOMB_X56_Y26_N8
\dp|tr[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[2]~feeder_combout\ = \dp|tr[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|tr[2]~2_combout\,
	combout => \dp|tr[2]~feeder_combout\);

-- Location: FF_X56_Y26_N9
\dp|tr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[2]~feeder_combout\,
	asdata => \dp|rf_instance|Mux13~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(2));

-- Location: LCCOMB_X56_Y26_N14
\dp|m_write[2]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[2]~12_combout\ = (\con|Mux8~0_combout\ & ((\con|Equal0~4_combout\ & ((\dp|tr[2]~2_combout\))) # (!\con|Equal0~4_combout\ & (\dp|tr\(2))))) # (!\con|Mux8~0_combout\ & (((\dp|tr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~0_combout\,
	datab => \con|Equal0~4_combout\,
	datac => \dp|tr\(2),
	datad => \dp|tr[2]~2_combout\,
	combout => \dp|m_write[2]~12_combout\);

-- Location: IOIBUF_X77_Y23_N22
\wa[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(2),
	o => \wa[2]~input_o\);

-- Location: LCCOMB_X56_Y26_N20
\dp|m_write[2]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[2]~13_combout\ = (\mem_w~input_o\ & ((\wa[2]~input_o\))) # (!\mem_w~input_o\ & (\dp|m_write[2]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \dp|m_write[2]~12_combout\,
	datad => \wa[2]~input_o\,
	combout => \dp|m_write[2]~13_combout\);

-- Location: LCCOMB_X55_Y25_N2
\dp|m_write[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[15]~0_combout\ = (!\mem_w~input_o\ & (\con|Mux8~0_combout\ & \con|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \con|Mux8~0_combout\,
	datad => \con|Equal0~4_combout\,
	combout => \dp|m_write[15]~0_combout\);

-- Location: IOIBUF_X77_Y26_N8
\wa[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(3),
	o => \wa[3]~input_o\);

-- Location: LCCOMB_X56_Y26_N24
\dp|tr[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[3]~feeder_combout\ = \dp|tr[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|tr[3]~3_combout\,
	combout => \dp|tr[3]~feeder_combout\);

-- Location: FF_X56_Y26_N25
\dp|tr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[3]~feeder_combout\,
	asdata => \dp|rf_instance|Mux12~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(3));

-- Location: LCCOMB_X55_Y25_N16
\dp|m_write[15]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[15]~1_combout\ = (!\mem_w~input_o\ & ((!\con|Equal0~4_combout\) # (!\con|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \con|Mux8~0_combout\,
	datad => \con|Equal0~4_combout\,
	combout => \dp|m_write[15]~1_combout\);

-- Location: LCCOMB_X56_Y26_N26
\dp|m_write[3]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[3]~14_combout\ = (\wa[3]~input_o\ & ((\mem_w~input_o\) # ((\dp|tr\(3) & \dp|m_write[15]~1_combout\)))) # (!\wa[3]~input_o\ & (\dp|tr\(3) & ((\dp|m_write[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wa[3]~input_o\,
	datab => \dp|tr\(3),
	datac => \mem_w~input_o\,
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[3]~14_combout\);

-- Location: LCCOMB_X56_Y26_N28
\dp|m_write[3]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[3]~15_combout\ = (\dp|m_write[3]~14_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~0_combout\,
	datac => \dp|m_write[3]~14_combout\,
	datad => \dp|tr[3]~3_combout\,
	combout => \dp|m_write[3]~15_combout\);

-- Location: IOIBUF_X77_Y31_N22
\wa[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(4),
	o => \wa[4]~input_o\);

-- Location: FF_X52_Y27_N17
\dp|tr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[4]~4_combout\,
	asdata => \dp|rf_instance|Mux11~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(4));

-- Location: LCCOMB_X52_Y27_N10
\dp|m_write[4]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[4]~16_combout\ = (\wa[4]~input_o\ & ((\mem_w~input_o\) # ((\dp|tr\(4) & \dp|m_write[15]~1_combout\)))) # (!\wa[4]~input_o\ & (((\dp|tr\(4) & \dp|m_write[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wa[4]~input_o\,
	datab => \mem_w~input_o\,
	datac => \dp|tr\(4),
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[4]~16_combout\);

-- Location: LCCOMB_X52_Y27_N28
\dp|m_write[4]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[4]~17_combout\ = (\dp|m_write[4]~16_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[4]~16_combout\,
	datab => \dp|m_write[15]~0_combout\,
	datad => \dp|tr[4]~4_combout\,
	combout => \dp|m_write[4]~17_combout\);

-- Location: LCCOMB_X52_Y27_N12
\dp|alu_instance|add|bx[4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(4) = \con|Mux17~0_combout\ $ (\dp|alu_b[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux17~0_combout\,
	datac => \dp|alu_b[4]~6_combout\,
	combout => \dp|alu_instance|add|bx\(4));

-- Location: FF_X53_Y27_N9
\dp|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[4]~4_combout\,
	asdata => \dp|tr[4]~4_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(4));

-- Location: LCCOMB_X52_Y30_N18
\dp|alu_a[4]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[4]~8_combout\ = (\con|Mux12~1_combout\ & (\con|Mux11~1_combout\)) # (!\con|Mux12~1_combout\ & ((\con|Mux11~1_combout\ & (\dp|pc\(4))) # (!\con|Mux11~1_combout\ & ((\dp|rf_instance|Mux11~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \con|Mux11~1_combout\,
	datac => \dp|pc\(4),
	datad => \dp|rf_instance|Mux11~4_combout\,
	combout => \dp|alu_a[4]~8_combout\);

-- Location: LCCOMB_X52_Y30_N0
\dp|alu_a[4]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[4]~9_combout\ = (\con|Mux12~1_combout\ & ((\dp|alu_a[4]~8_combout\ & (\dp|tr\(4))) # (!\dp|alu_a[4]~8_combout\ & ((\dp|ir\(4)))))) # (!\con|Mux12~1_combout\ & (((\dp|alu_a[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(4),
	datab => \dp|ir\(4),
	datac => \con|Mux12~1_combout\,
	datad => \dp|alu_a[4]~8_combout\,
	combout => \dp|alu_a[4]~9_combout\);

-- Location: FF_X53_Y27_N15
\dp|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[3]~3_combout\,
	asdata => \dp|tr[3]~3_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(3));

-- Location: LCCOMB_X52_Y30_N8
\dp|alu_a[3]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[3]~6_combout\ = (\con|Mux12~1_combout\ & ((\con|Mux11~1_combout\) # ((\dp|ir\(3))))) # (!\con|Mux12~1_combout\ & (!\con|Mux11~1_combout\ & (\dp|rf_instance|Mux12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \con|Mux11~1_combout\,
	datac => \dp|rf_instance|Mux12~4_combout\,
	datad => \dp|ir\(3),
	combout => \dp|alu_a[3]~6_combout\);

-- Location: LCCOMB_X52_Y30_N2
\dp|alu_a[3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[3]~7_combout\ = (\dp|alu_a[3]~6_combout\ & ((\dp|tr\(3)) # ((!\con|Mux11~1_combout\)))) # (!\dp|alu_a[3]~6_combout\ & (((\dp|pc\(3) & \con|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(3),
	datab => \dp|pc\(3),
	datac => \dp|alu_a[3]~6_combout\,
	datad => \con|Mux11~1_combout\,
	combout => \dp|alu_a[3]~7_combout\);

-- Location: LCCOMB_X52_Y29_N4
\dp|alu_instance|add|bx[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(3) = \con|Mux17~0_combout\ $ (\dp|alu_b[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux17~0_combout\,
	datad => \dp|alu_b[3]~5_combout\,
	combout => \dp|alu_instance|add|bx\(3));

-- Location: LCCOMB_X52_Y30_N20
\dp|alu_instance|add|lvl2:4:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ = (\dp|alu_instance|add|bx\(4) & (!\dp|alu_a[4]~9_combout\ & (\dp|alu_a[3]~7_combout\ $ (\dp|alu_instance|add|bx\(3))))) # (!\dp|alu_instance|add|bx\(4) & (\dp|alu_a[4]~9_combout\ & (\dp|alu_a[3]~7_combout\ $ 
-- (\dp|alu_instance|add|bx\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(4),
	datab => \dp|alu_a[4]~9_combout\,
	datac => \dp|alu_a[3]~7_combout\,
	datad => \dp|alu_instance|add|bx\(3),
	combout => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\);

-- Location: LCCOMB_X55_Y30_N22
\dp|alu_instance|add|bx[2]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(2) = \con|Mux17~0_combout\ $ (\dp|alu_b[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datac => \dp|alu_b[2]~4_combout\,
	combout => \dp|alu_instance|add|bx\(2));

-- Location: LCCOMB_X53_Y30_N30
\dp|alu_instance|add|lvl1:2:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\ = (\dp|alu_a[2]~5_combout\ & ((\dp|alu_instance|add|bx\(2)) # ((\dp|alu_instance|add|bx\(1) & \dp|alu_a[1]~3_combout\)))) # (!\dp|alu_a[2]~5_combout\ & (\dp|alu_instance|add|bx\(1) & (\dp|alu_a[1]~3_combout\ & 
-- \dp|alu_instance|add|bx\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(1),
	datab => \dp|alu_a[2]~5_combout\,
	datac => \dp|alu_a[1]~3_combout\,
	datad => \dp|alu_instance|add|bx\(2),
	combout => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\);

-- Location: LCCOMB_X53_Y30_N20
\dp|alu_instance|add|lvl3:6:GP3|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\ = (\dp|alu_instance|add|bx\(1) & (!\dp|alu_a[1]~3_combout\ & (\dp|alu_instance|add|bx\(2) $ (\dp|alu_a[2]~5_combout\)))) # (!\dp|alu_instance|add|bx\(1) & (\dp|alu_a[1]~3_combout\ & (\dp|alu_instance|add|bx\(2) 
-- $ (\dp|alu_a[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(1),
	datab => \dp|alu_instance|add|bx\(2),
	datac => \dp|alu_a[1]~3_combout\,
	datad => \dp|alu_a[2]~5_combout\,
	combout => \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\);

-- Location: LCCOMB_X52_Y28_N0
\dp|alu_instance|add|c[5]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[5]~9_combout\ = (\dp|alu_instance|add|lvl3:6:GP3|G~0_combout\ & ((\dp|alu_instance|add|c[3]~38_combout\) # ((\dp|alu_a[0]~1_combout\ & \dp|alu_instance|add|bx\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\,
	datab => \dp|alu_a[0]~1_combout\,
	datac => \dp|alu_instance|add|c[3]~38_combout\,
	datad => \dp|alu_instance|add|bx\(0),
	combout => \dp|alu_instance|add|c[5]~9_combout\);

-- Location: LCCOMB_X52_Y30_N14
\dp|alu_instance|add|lvl1:4:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(4) & ((\dp|alu_a[4]~9_combout\) # ((\dp|alu_a[3]~7_combout\ & \dp|alu_instance|add|bx\(3))))) # (!\dp|alu_instance|add|bx\(4) & (\dp|alu_a[4]~9_combout\ & (\dp|alu_a[3]~7_combout\ & 
-- \dp|alu_instance|add|bx\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(4),
	datab => \dp|alu_a[4]~9_combout\,
	datac => \dp|alu_a[3]~7_combout\,
	datad => \dp|alu_instance|add|bx\(3),
	combout => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\);

-- Location: LCCOMB_X50_Y29_N6
\dp|alu_instance|add|c[5]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[5]~12_combout\ = (\dp|alu_instance|add|lvl1:4:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ & ((\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\) # (\dp|alu_instance|add|c[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	datab => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|c[5]~9_combout\,
	datad => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[5]~12_combout\);

-- Location: LCCOMB_X51_Y30_N8
\dp|alu_a[5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[5]~10_combout\ = (\con|Mux12~1_combout\ & ((\con|Mux11~1_combout\) # ((\dp|ir\(5))))) # (!\con|Mux12~1_combout\ & (!\con|Mux11~1_combout\ & (\dp|rf_instance|Mux10~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \con|Mux11~1_combout\,
	datac => \dp|rf_instance|Mux10~4_combout\,
	datad => \dp|ir\(5),
	combout => \dp|alu_a[5]~10_combout\);

-- Location: LCCOMB_X49_Y26_N28
\dp|rf_data[5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[5]~10_combout\ = (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(5))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|pc\(5),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\,
	combout => \dp|rf_data[5]~10_combout\);

-- Location: LCCOMB_X49_Y26_N0
\dp|rf_data[5]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[5]~11_combout\ = (\dp|rf_data[5]~10_combout\) # ((\con|Mux6~0_combout\ & (!\con|Mux5~0_combout\ & \dp|tr[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|tr[5]~5_combout\,
	datad => \dp|rf_data[5]~10_combout\,
	combout => \dp|rf_data[5]~11_combout\);

-- Location: LCCOMB_X49_Y26_N18
\dp|rf_instance|regfile[7][5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[7][5]~feeder_combout\ = \dp|rf_data[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[5]~11_combout\,
	combout => \dp|rf_instance|regfile[7][5]~feeder_combout\);

-- Location: FF_X49_Y26_N19
\dp|rf_instance|regfile[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[7][5]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][5]~q\);

-- Location: FF_X50_Y30_N27
\dp|rf_instance|regfile[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][5]~q\);

-- Location: FF_X50_Y30_N1
\dp|rf_instance|regfile[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][5]~q\);

-- Location: FF_X49_Y26_N11
\dp|rf_instance|regfile[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][5]~q\);

-- Location: LCCOMB_X49_Y26_N20
\dp|rf_instance|Mux26~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux26~2_combout\ = (\dp|ir\(7) & (((\dp|ir\(6)) # (\dp|rf_instance|regfile[6][5]~q\)))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][5]~q\ & (!\dp|ir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[4][5]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[6][5]~q\,
	combout => \dp|rf_instance|Mux26~2_combout\);

-- Location: LCCOMB_X49_Y29_N26
\dp|rf_instance|Mux26~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux26~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux26~2_combout\ & (\dp|rf_instance|regfile[7][5]~q\)) # (!\dp|rf_instance|Mux26~2_combout\ & ((\dp|rf_instance|regfile[5][5]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][5]~q\,
	datab => \dp|rf_instance|regfile[5][5]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|Mux26~2_combout\,
	combout => \dp|rf_instance|Mux26~3_combout\);

-- Location: FF_X50_Y26_N15
\dp|rf_instance|regfile[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][5]~q\);

-- Location: FF_X50_Y29_N17
\dp|rf_instance|regfile[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][5]~q\);

-- Location: FF_X50_Y29_N19
\dp|rf_instance|regfile[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][5]~q\);

-- Location: LCCOMB_X49_Y30_N20
\dp|rf_instance|regfile[0][5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[0][5]~feeder_combout\ = \dp|rf_data[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[5]~11_combout\,
	combout => \dp|rf_instance|regfile[0][5]~feeder_combout\);

-- Location: FF_X49_Y30_N21
\dp|rf_instance|regfile[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[0][5]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][5]~q\);

-- Location: LCCOMB_X50_Y29_N20
\dp|rf_instance|Mux26~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux26~0_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile[1][5]~q\) # ((\dp|ir\(7))))) # (!\dp|ir\(6) & (((\dp|rf_instance|regfile[0][5]~q\ & !\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][5]~q\,
	datab => \dp|rf_instance|regfile[0][5]~q\,
	datac => \dp|ir\(6),
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux26~0_combout\);

-- Location: LCCOMB_X50_Y29_N16
\dp|rf_instance|Mux26~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux26~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux26~0_combout\ & (\dp|rf_instance|regfile[3][5]~q\)) # (!\dp|rf_instance|Mux26~0_combout\ & ((\dp|rf_instance|regfile[2][5]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][5]~q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[2][5]~q\,
	datad => \dp|rf_instance|Mux26~0_combout\,
	combout => \dp|rf_instance|Mux26~1_combout\);

-- Location: LCCOMB_X49_Y29_N18
\dp|pc[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[5]~5_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux26~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datac => \dp|rf_instance|Mux26~3_combout\,
	datad => \dp|rf_instance|Mux26~1_combout\,
	combout => \dp|pc[5]~5_combout\);

-- Location: LCCOMB_X49_Y29_N20
\dp|pc[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[5]~feeder_combout\ = \dp|pc[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[5]~5_combout\,
	combout => \dp|pc[5]~feeder_combout\);

-- Location: FF_X49_Y29_N21
\dp|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[5]~feeder_combout\,
	asdata => \dp|tr[5]~5_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(5));

-- Location: LCCOMB_X51_Y30_N18
\dp|alu_a[5]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[5]~11_combout\ = (\con|Mux11~1_combout\ & ((\dp|alu_a[5]~10_combout\ & ((\dp|tr\(5)))) # (!\dp|alu_a[5]~10_combout\ & (\dp|pc\(5))))) # (!\con|Mux11~1_combout\ & (\dp|alu_a[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \dp|alu_a[5]~10_combout\,
	datac => \dp|pc\(5),
	datad => \dp|tr\(5),
	combout => \dp|alu_a[5]~11_combout\);

-- Location: LCCOMB_X49_Y29_N0
\dp|alu_b[5]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[5]~7_combout\ = (\con|Mux9~5_combout\ & (\dp|ir\(5))) # (!\con|Mux9~5_combout\ & (((\dp|pc[5]~5_combout\ & !\con|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \dp|pc[5]~5_combout\,
	datac => \con|Mux9~5_combout\,
	datad => \con|Mux10~3_combout\,
	combout => \dp|alu_b[5]~7_combout\);

-- Location: LCCOMB_X51_Y30_N6
\dp|alu_instance|add|sum[5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(5) = \dp|alu_instance|add|c[5]~12_combout\ $ (\con|Mux17~0_combout\ $ (\dp|alu_a[5]~11_combout\ $ (\dp|alu_b[5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[5]~12_combout\,
	datab => \con|Mux17~0_combout\,
	datac => \dp|alu_a[5]~11_combout\,
	datad => \dp|alu_b[5]~7_combout\,
	combout => \dp|alu_instance|add|sum\(5));

-- Location: LCCOMB_X51_Y30_N10
\dp|alu_instance|logic|o~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~4_combout\ = (!\dp|alu_b[5]~7_combout\) # (!\dp|alu_a[5]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_a[5]~11_combout\,
	datad => \dp|alu_b[5]~7_combout\,
	combout => \dp|alu_instance|logic|o~4_combout\);

-- Location: LCCOMB_X52_Y27_N22
\dp|tr[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[5]~5_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~4_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~1_combout\,
	datab => \dp|alu_instance|add|sum\(5),
	datad => \dp|alu_instance|logic|o~4_combout\,
	combout => \dp|tr[5]~5_combout\);

-- Location: FF_X52_Y27_N23
\dp|tr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[5]~5_combout\,
	asdata => \dp|rf_instance|Mux10~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(5));

-- Location: IOIBUF_X77_Y35_N8
\wa[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(5),
	o => \wa[5]~input_o\);

-- Location: LCCOMB_X52_Y27_N30
\dp|m_write[5]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[5]~18_combout\ = (\dp|m_write[15]~1_combout\ & ((\dp|tr\(5)) # ((\wa[5]~input_o\ & \mem_w~input_o\)))) # (!\dp|m_write[15]~1_combout\ & (((\wa[5]~input_o\ & \mem_w~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~1_combout\,
	datab => \dp|tr\(5),
	datac => \wa[5]~input_o\,
	datad => \mem_w~input_o\,
	combout => \dp|m_write[5]~18_combout\);

-- Location: LCCOMB_X52_Y27_N24
\dp|m_write[5]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[5]~19_combout\ = (\dp|m_write[5]~18_combout\) # ((\dp|tr[5]~5_combout\ & \dp|m_write[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[5]~18_combout\,
	datac => \dp|tr[5]~5_combout\,
	datad => \dp|m_write[15]~0_combout\,
	combout => \dp|m_write[5]~19_combout\);

-- Location: IOIBUF_X77_Y18_N1
\wa[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(6),
	o => \wa[6]~input_o\);

-- Location: LCCOMB_X55_Y29_N0
\dp|pc[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[6]~feeder_combout\ = \dp|pc[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc[6]~6_combout\,
	combout => \dp|pc[6]~feeder_combout\);

-- Location: FF_X55_Y29_N1
\dp|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[6]~feeder_combout\,
	asdata => \dp|tr[6]~6_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(6));

-- Location: LCCOMB_X55_Y25_N30
\dp|rf_data[6]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[6]~12_combout\ = (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(6))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(6),
	datab => \con|Mux5~0_combout\,
	datac => \con|Mux6~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\,
	combout => \dp|rf_data[6]~12_combout\);

-- Location: LCCOMB_X55_Y25_N26
\dp|rf_data[6]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[6]~13_combout\ = (\dp|rf_data[6]~12_combout\) # ((\con|Mux6~0_combout\ & (!\con|Mux5~0_combout\ & \dp|tr[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|rf_data[6]~12_combout\,
	datad => \dp|tr[6]~6_combout\,
	combout => \dp|rf_data[6]~13_combout\);

-- Location: FF_X49_Y27_N29
\dp|rf_instance|regfile[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][6]~q\);

-- Location: LCCOMB_X55_Y30_N28
\dp|rf_instance|regfile[4][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[4][6]~feeder_combout\ = \dp|rf_data[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[6]~13_combout\,
	combout => \dp|rf_instance|regfile[4][6]~feeder_combout\);

-- Location: FF_X55_Y30_N29
\dp|rf_instance|regfile[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[4][6]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][6]~q\);

-- Location: LCCOMB_X49_Y27_N30
\dp|rf_instance|Mux25~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux25~2_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile[6][6]~q\) # ((\dp|ir\(6))))) # (!\dp|ir\(7) & (((!\dp|ir\(6) & \dp|rf_instance|regfile[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[6][6]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[4][6]~q\,
	combout => \dp|rf_instance|Mux25~2_combout\);

-- Location: LCCOMB_X55_Y25_N0
\dp|rf_instance|regfile[7][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[7][6]~feeder_combout\ = \dp|rf_data[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[6]~13_combout\,
	combout => \dp|rf_instance|regfile[7][6]~feeder_combout\);

-- Location: FF_X55_Y25_N1
\dp|rf_instance|regfile[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[7][6]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][6]~q\);

-- Location: LCCOMB_X50_Y25_N16
\dp|rf_instance|regfile[5][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[5][6]~feeder_combout\ = \dp|rf_data[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[6]~13_combout\,
	combout => \dp|rf_instance|regfile[5][6]~feeder_combout\);

-- Location: FF_X50_Y25_N17
\dp|rf_instance|regfile[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[5][6]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][6]~q\);

-- Location: LCCOMB_X49_Y27_N24
\dp|rf_instance|Mux25~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux25~3_combout\ = (\dp|rf_instance|Mux25~2_combout\ & ((\dp|rf_instance|regfile[7][6]~q\) # ((!\dp|ir\(6))))) # (!\dp|rf_instance|Mux25~2_combout\ & (((\dp|ir\(6) & \dp|rf_instance|regfile[5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux25~2_combout\,
	datab => \dp|rf_instance|regfile[7][6]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[5][6]~q\,
	combout => \dp|rf_instance|Mux25~3_combout\);

-- Location: FF_X51_Y29_N29
\dp|rf_instance|regfile[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][6]~q\);

-- Location: FF_X48_Y27_N15
\dp|rf_instance|regfile[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][6]~q\);

-- Location: FF_X51_Y29_N9
\dp|rf_instance|regfile[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][6]~q\);

-- Location: FF_X48_Y27_N17
\dp|rf_instance|regfile[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][6]~q\);

-- Location: LCCOMB_X48_Y27_N16
\dp|rf_instance|Mux25~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux25~0_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & ((\dp|rf_instance|regfile[1][6]~q\))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[0][6]~q\,
	datac => \dp|rf_instance|regfile[1][6]~q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|Mux25~0_combout\);

-- Location: LCCOMB_X48_Y27_N14
\dp|rf_instance|Mux25~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux25~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux25~0_combout\ & (\dp|rf_instance|regfile[3][6]~q\)) # (!\dp|rf_instance|Mux25~0_combout\ & ((\dp|rf_instance|regfile[2][6]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][6]~q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[2][6]~q\,
	datad => \dp|rf_instance|Mux25~0_combout\,
	combout => \dp|rf_instance|Mux25~1_combout\);

-- Location: LCCOMB_X52_Y27_N0
\dp|pc[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[6]~6_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux25~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_instance|Mux25~3_combout\,
	datac => \dp|ir\(8),
	datad => \dp|rf_instance|Mux25~1_combout\,
	combout => \dp|pc[6]~6_combout\);

-- Location: LCCOMB_X49_Y29_N10
\dp|alu_b[6]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[6]~8_combout\ = (\con|Mux9~5_combout\ & ((\con|Mux10~3_combout\ & (\dp|ir\(6))) # (!\con|Mux10~3_combout\ & ((\dp|ir\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux10~3_combout\,
	datab => \dp|ir\(6),
	datac => \con|Mux9~5_combout\,
	datad => \dp|ir\(5),
	combout => \dp|alu_b[6]~8_combout\);

-- Location: LCCOMB_X51_Y29_N14
\dp|alu_instance|logic|o~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~5_combout\ = ((!\dp|alu_b[6]~8_combout\ & ((!\dp|alu_b[6]~11_combout\) # (!\dp|pc[6]~6_combout\)))) # (!\dp|alu_a[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[6]~13_combout\,
	datab => \dp|pc[6]~6_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|alu_b[6]~8_combout\,
	combout => \dp|alu_instance|logic|o~5_combout\);

-- Location: LCCOMB_X53_Y30_N10
\dp|alu_instance|add|c[10]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[10]~39_combout\ = (\dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ & (\dp|alu_b[2]~4_combout\ $ (\con|Mux17~0_combout\ $ (\dp|alu_a[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[2]~4_combout\,
	datab => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	datac => \con|Mux17~0_combout\,
	datad => \dp|alu_a[2]~5_combout\,
	combout => \dp|alu_instance|add|c[10]~39_combout\);

-- Location: LCCOMB_X50_Y30_N18
\dp|alu_instance|add|bx[5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(5) = \con|Mux17~0_combout\ $ (\dp|alu_b[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux17~0_combout\,
	datad => \dp|alu_b[5]~7_combout\,
	combout => \dp|alu_instance|add|bx\(5));

-- Location: LCCOMB_X51_Y30_N20
\dp|alu_instance|add|c[10]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[10]~13_combout\ = (\dp|alu_instance|add|c[10]~39_combout\ & (\dp|alu_instance|add|c[4]~8_combout\ & (\dp|alu_a[5]~11_combout\ $ (\dp|alu_instance|add|bx\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[10]~39_combout\,
	datab => \dp|alu_a[5]~11_combout\,
	datac => \dp|alu_instance|add|c[4]~8_combout\,
	datad => \dp|alu_instance|add|bx\(5),
	combout => \dp|alu_instance|add|c[10]~13_combout\);

-- Location: LCCOMB_X52_Y30_N10
\dp|alu_instance|add|lvl1:3:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(3) & ((\dp|alu_a[3]~7_combout\) # ((\dp|alu_instance|add|bx\(2) & \dp|alu_a[2]~5_combout\)))) # (!\dp|alu_instance|add|bx\(3) & (\dp|alu_a[3]~7_combout\ & 
-- (\dp|alu_instance|add|bx\(2) & \dp|alu_a[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(3),
	datab => \dp|alu_a[3]~7_combout\,
	datac => \dp|alu_instance|add|bx\(2),
	datad => \dp|alu_a[2]~5_combout\,
	combout => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y30_N0
\dp|alu_instance|add|lvl2:5:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ = (\dp|alu_instance|add|bx\(4) & (!\dp|alu_a[4]~9_combout\ & (\dp|alu_a[5]~11_combout\ $ (\dp|alu_instance|add|bx\(5))))) # (!\dp|alu_instance|add|bx\(4) & (\dp|alu_a[4]~9_combout\ & (\dp|alu_a[5]~11_combout\ 
-- $ (\dp|alu_instance|add|bx\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(4),
	datab => \dp|alu_a[4]~9_combout\,
	datac => \dp|alu_a[5]~11_combout\,
	datad => \dp|alu_instance|add|bx\(5),
	combout => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y30_N26
\dp|alu_instance|add|lvl1:5:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\ = (\dp|alu_a[5]~11_combout\ & ((\dp|alu_instance|add|bx\(5)) # ((\dp|alu_instance|add|bx\(4) & \dp|alu_a[4]~9_combout\)))) # (!\dp|alu_a[5]~11_combout\ & (\dp|alu_instance|add|bx\(4) & (\dp|alu_a[4]~9_combout\ 
-- & \dp|alu_instance|add|bx\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(4),
	datab => \dp|alu_a[4]~9_combout\,
	datac => \dp|alu_a[5]~11_combout\,
	datad => \dp|alu_instance|add|bx\(5),
	combout => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\);

-- Location: LCCOMB_X49_Y27_N2
\dp|alu_instance|add|c[6]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[6]~14_combout\ = (\dp|alu_instance|add|lvl1:5:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\ & \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[6]~14_combout\);

-- Location: LCCOMB_X52_Y27_N8
\dp|alu_instance|add|bx[6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(6) = \con|Mux17~0_combout\ $ (((\dp|alu_b[6]~8_combout\) # ((\dp|alu_b[6]~11_combout\ & \dp|pc[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datab => \dp|alu_b[6]~11_combout\,
	datac => \dp|alu_b[6]~8_combout\,
	datad => \dp|pc[6]~6_combout\,
	combout => \dp|alu_instance|add|bx\(6));

-- Location: LCCOMB_X51_Y29_N20
\dp|alu_instance|add|sum[6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(6) = \dp|alu_a[6]~13_combout\ $ (\dp|alu_instance|add|bx\(6) $ (((\dp|alu_instance|add|c[10]~13_combout\) # (\dp|alu_instance|add|c[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[10]~13_combout\,
	datab => \dp|alu_instance|add|c[6]~14_combout\,
	datac => \dp|alu_a[6]~13_combout\,
	datad => \dp|alu_instance|add|bx\(6),
	combout => \dp|alu_instance|add|sum\(6));

-- Location: LCCOMB_X55_Y25_N10
\dp|tr[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[6]~6_combout\ = (\con|Mux8~1_combout\ & (\dp|alu_instance|logic|o~5_combout\)) # (!\con|Mux8~1_combout\ & ((\dp|alu_instance|add|sum\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux8~1_combout\,
	datac => \dp|alu_instance|logic|o~5_combout\,
	datad => \dp|alu_instance|add|sum\(6),
	combout => \dp|tr[6]~6_combout\);

-- Location: LCCOMB_X55_Y25_N8
\dp|tr[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[6]~feeder_combout\ = \dp|tr[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|tr[6]~6_combout\,
	combout => \dp|tr[6]~feeder_combout\);

-- Location: LCCOMB_X50_Y30_N6
\dp|rf_instance|Mux9~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux9~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][6]~q\))) # (!\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[4][6]~q\,
	datab => \dp|rf_instance|regfile[6][6]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux9~0_combout\);

-- Location: LCCOMB_X50_Y30_N28
\dp|rf_instance|Mux9~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux9~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux9~0_combout\ & ((\dp|rf_instance|regfile[7][6]~q\))) # (!\dp|rf_instance|Mux9~0_combout\ & (\dp|rf_instance|regfile[5][6]~q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile[5][6]~q\,
	datac => \dp|rf_instance|regfile[7][6]~q\,
	datad => \dp|rf_instance|Mux9~0_combout\,
	combout => \dp|rf_instance|Mux9~1_combout\);

-- Location: LCCOMB_X51_Y29_N8
\dp|rf_instance|Mux9~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux9~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][6]~q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[1][6]~q\,
	datac => \dp|rf_instance|regfile[0][6]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux9~2_combout\);

-- Location: LCCOMB_X51_Y29_N28
\dp|rf_instance|Mux9~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux9~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux9~2_combout\ & (\dp|rf_instance|regfile[3][6]~q\)) # (!\dp|rf_instance|Mux9~2_combout\ & ((\dp|rf_instance|regfile[2][6]~q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (\dp|rf_instance|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|Mux9~2_combout\,
	datac => \dp|rf_instance|regfile[3][6]~q\,
	datad => \dp|rf_instance|regfile[2][6]~q\,
	combout => \dp|rf_instance|Mux9~3_combout\);

-- Location: LCCOMB_X51_Y29_N10
\dp|rf_instance|Mux9~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux9~4_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux9~1_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux9~1_combout\,
	datad => \dp|rf_instance|Mux9~3_combout\,
	combout => \dp|rf_instance|Mux9~4_combout\);

-- Location: FF_X55_Y25_N9
\dp|tr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[6]~feeder_combout\,
	asdata => \dp|rf_instance|Mux9~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(6));

-- Location: LCCOMB_X55_Y25_N22
\dp|m_write[6]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[6]~20_combout\ = (\wa[6]~input_o\ & ((\mem_w~input_o\) # ((\dp|m_write[15]~1_combout\ & \dp|tr\(6))))) # (!\wa[6]~input_o\ & (\dp|m_write[15]~1_combout\ & (\dp|tr\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wa[6]~input_o\,
	datab => \dp|m_write[15]~1_combout\,
	datac => \dp|tr\(6),
	datad => \mem_w~input_o\,
	combout => \dp|m_write[6]~20_combout\);

-- Location: LCCOMB_X55_Y25_N20
\dp|m_write[6]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[6]~21_combout\ = (\dp|m_write[6]~20_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|m_write[15]~0_combout\,
	datac => \dp|m_write[6]~20_combout\,
	datad => \dp|tr[6]~6_combout\,
	combout => \dp|m_write[6]~21_combout\);

-- Location: LCCOMB_X52_Y27_N20
\dp|rf_data[7]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[7]~14_combout\ = (\con|Mux6~0_combout\ & (\con|Mux5~0_combout\)) # (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(7))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|pc\(7),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\,
	combout => \dp|rf_data[7]~14_combout\);

-- Location: LCCOMB_X52_Y27_N18
\dp|rf_data[7]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[7]~15_combout\ = (\con|Mux6~0_combout\ & ((\dp|rf_data[7]~14_combout\ & (\dp|ir\(0))) # (!\dp|rf_data[7]~14_combout\ & ((\dp|tr[7]~7_combout\))))) # (!\con|Mux6~0_combout\ & (((\dp|rf_data[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \dp|ir\(0),
	datac => \dp|tr[7]~7_combout\,
	datad => \dp|rf_data[7]~14_combout\,
	combout => \dp|rf_data[7]~15_combout\);

-- Location: FF_X52_Y29_N21
\dp|rf_instance|regfile[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][7]~q\);

-- Location: FF_X52_Y27_N19
\dp|rf_instance|regfile[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[7]~15_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][7]~q\);

-- Location: FF_X52_Y29_N11
\dp|rf_instance|regfile[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][7]~q\);

-- Location: FF_X52_Y26_N13
\dp|rf_instance|regfile[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][7]~q\);

-- Location: LCCOMB_X52_Y26_N22
\dp|rf_instance|Mux24~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux24~2_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & ((\dp|rf_instance|regfile[6][7]~q\))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[4][7]~q\,
	datab => \dp|rf_instance|regfile[6][7]~q\,
	datac => \dp|ir\(6),
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux24~2_combout\);

-- Location: LCCOMB_X52_Y29_N16
\dp|rf_instance|Mux24~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux24~3_combout\ = (\dp|rf_instance|Mux24~2_combout\ & (((\dp|rf_instance|regfile[7][7]~q\) # (!\dp|ir\(6))))) # (!\dp|rf_instance|Mux24~2_combout\ & (\dp|rf_instance|regfile[5][7]~q\ & ((\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[5][7]~q\,
	datab => \dp|rf_instance|regfile[7][7]~q\,
	datac => \dp|rf_instance|Mux24~2_combout\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|Mux24~3_combout\);

-- Location: FF_X49_Y27_N5
\dp|rf_instance|regfile[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][7]~q\);

-- Location: FF_X51_Y29_N27
\dp|rf_instance|regfile[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][7]~q\);

-- Location: FF_X51_Y29_N3
\dp|rf_instance|regfile[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][7]~q\);

-- Location: FF_X53_Y29_N15
\dp|rf_instance|regfile[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][7]~q\);

-- Location: LCCOMB_X53_Y29_N14
\dp|rf_instance|Mux24~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux24~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][7]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][7]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][7]~q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile[1][7]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux24~0_combout\);

-- Location: LCCOMB_X49_Y29_N28
\dp|rf_instance|Mux24~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux24~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux24~0_combout\ & ((\dp|rf_instance|regfile[3][7]~q\))) # (!\dp|rf_instance|Mux24~0_combout\ & (\dp|rf_instance|regfile[2][7]~q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[2][7]~q\,
	datac => \dp|rf_instance|regfile[3][7]~q\,
	datad => \dp|rf_instance|Mux24~0_combout\,
	combout => \dp|rf_instance|Mux24~1_combout\);

-- Location: LCCOMB_X49_Y29_N12
\dp|pc[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[7]~7_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux24~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datac => \dp|rf_instance|Mux24~3_combout\,
	datad => \dp|rf_instance|Mux24~1_combout\,
	combout => \dp|pc[7]~7_combout\);

-- Location: LCCOMB_X49_Y29_N14
\dp|pc[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[7]~feeder_combout\ = \dp|pc[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[7]~7_combout\,
	combout => \dp|pc[7]~feeder_combout\);

-- Location: FF_X49_Y29_N15
\dp|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[7]~feeder_combout\,
	asdata => \dp|tr[7]~7_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(7));

-- Location: LCCOMB_X51_Y29_N22
\dp|alu_a[7]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[7]~14_combout\ = (\con|Mux12~1_combout\ & ((\dp|ir\(5)) # ((\con|Mux11~1_combout\)))) # (!\con|Mux12~1_combout\ & (((\dp|rf_instance|Mux8~4_combout\ & !\con|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \dp|ir\(5),
	datac => \dp|rf_instance|Mux8~4_combout\,
	datad => \con|Mux11~1_combout\,
	combout => \dp|alu_a[7]~14_combout\);

-- Location: LCCOMB_X51_Y29_N0
\dp|alu_a[7]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[7]~15_combout\ = (\con|Mux11~1_combout\ & ((\dp|alu_a[7]~14_combout\ & ((\dp|tr\(7)))) # (!\dp|alu_a[7]~14_combout\ & (\dp|pc\(7))))) # (!\con|Mux11~1_combout\ & (((\dp|alu_a[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(7),
	datab => \con|Mux11~1_combout\,
	datac => \dp|alu_a[7]~14_combout\,
	datad => \dp|tr\(7),
	combout => \dp|alu_a[7]~15_combout\);

-- Location: LCCOMB_X52_Y28_N30
\dp|alu_instance|add|lvl3:6:GP3|G~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:6:GP3|G~1_combout\ = (\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl3:6:GP3|G~0_combout\ & (\dp|alu_a[0]~1_combout\ & \dp|alu_instance|add|bx\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\,
	datab => \dp|alu_a[0]~1_combout\,
	datac => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|bx\(0),
	combout => \dp|alu_instance|add|lvl3:6:GP3|G~1_combout\);

-- Location: LCCOMB_X50_Y29_N18
\dp|alu_instance|add|lvl2:6:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ = (\dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	combout => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\);

-- Location: LCCOMB_X52_Y29_N24
\dp|alu_instance|add|lvl2:6:GP2|p0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:6:GP2|p0~1_combout\ = (\dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl2:6:GP2|p0~1_combout\);

-- Location: LCCOMB_X51_Y30_N22
\dp|alu_instance|add|lvl1:6:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(6) & ((\dp|alu_a[6]~13_combout\) # ((\dp|alu_a[5]~11_combout\ & \dp|alu_instance|add|bx\(5))))) # (!\dp|alu_instance|add|bx\(6) & (\dp|alu_a[5]~11_combout\ & 
-- (\dp|alu_instance|add|bx\(5) & \dp|alu_a[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[5]~11_combout\,
	datab => \dp|alu_instance|add|bx\(5),
	datac => \dp|alu_instance|add|bx\(6),
	datad => \dp|alu_a[6]~13_combout\,
	combout => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\);

-- Location: LCCOMB_X50_Y29_N8
\dp|alu_instance|add|lvl3:6:GP3|G~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\ = (\dp|alu_instance|add|lvl2:6:GP2|p0~1_combout\) # ((\dp|alu_instance|add|lvl1:6:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl3:6:GP3|G~1_combout\ & \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl3:6:GP3|G~1_combout\,
	datab => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|lvl2:6:GP2|p0~1_combout\,
	datad => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\);

-- Location: LCCOMB_X49_Y29_N22
\dp|alu_b[7]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[7]~9_combout\ = (\con|Mux9~5_combout\ & ((\con|Mux10~3_combout\ & (\dp|ir\(7))) # (!\con|Mux10~3_combout\ & ((\dp|ir\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(5),
	datac => \con|Mux9~5_combout\,
	datad => \con|Mux10~3_combout\,
	combout => \dp|alu_b[7]~9_combout\);

-- Location: LCCOMB_X49_Y29_N8
\dp|alu_instance|add|bx[7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(7) = \con|Mux17~0_combout\ $ (((\dp|alu_b[7]~9_combout\) # ((\dp|alu_b[6]~11_combout\ & \dp|pc[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[7]~9_combout\,
	datab => \con|Mux17~0_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|pc[7]~7_combout\,
	combout => \dp|alu_instance|add|bx\(7));

-- Location: LCCOMB_X50_Y29_N26
\dp|alu_instance|add|sum[7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(7) = \dp|alu_a[7]~15_combout\ $ (\dp|alu_instance|add|bx\(7) $ (((\dp|alu_instance|add|c~15_combout\) # (\dp|alu_instance|add|lvl3:6:GP3|G~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c~15_combout\,
	datab => \dp|alu_a[7]~15_combout\,
	datac => \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\,
	datad => \dp|alu_instance|add|bx\(7),
	combout => \dp|alu_instance|add|sum\(7));

-- Location: LCCOMB_X51_Y29_N18
\dp|alu_instance|logic|o~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~6_combout\ = ((!\dp|alu_b[7]~9_combout\ & ((!\dp|pc[7]~7_combout\) # (!\dp|alu_b[6]~11_combout\)))) # (!\dp|alu_a[7]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~11_combout\,
	datab => \dp|alu_a[7]~15_combout\,
	datac => \dp|pc[7]~7_combout\,
	datad => \dp|alu_b[7]~9_combout\,
	combout => \dp|alu_instance|logic|o~6_combout\);

-- Location: LCCOMB_X52_Y27_N26
\dp|tr[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[7]~7_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~6_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|sum\(7),
	datab => \con|Mux8~1_combout\,
	datad => \dp|alu_instance|logic|o~6_combout\,
	combout => \dp|tr[7]~7_combout\);

-- Location: FF_X52_Y27_N27
\dp|tr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[7]~7_combout\,
	asdata => \dp|rf_instance|Mux8~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(7));

-- Location: IOIBUF_X77_Y19_N15
\wa[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(7),
	o => \wa[7]~input_o\);

-- Location: LCCOMB_X56_Y27_N14
\dp|m_write[7]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[7]~22_combout\ = (\dp|tr\(7) & ((\dp|m_write[15]~1_combout\) # ((\wa[7]~input_o\ & \mem_w~input_o\)))) # (!\dp|tr\(7) & (\wa[7]~input_o\ & ((\mem_w~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(7),
	datab => \wa[7]~input_o\,
	datac => \dp|m_write[15]~1_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_write[7]~22_combout\);

-- Location: LCCOMB_X52_Y27_N14
\dp|m_write[7]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[7]~23_combout\ = (\dp|m_write[7]~22_combout\) # ((\dp|tr[7]~7_combout\ & \dp|m_write[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|m_write[7]~22_combout\,
	datac => \dp|tr[7]~7_combout\,
	datad => \dp|m_write[15]~0_combout\,
	combout => \dp|m_write[7]~23_combout\);

-- Location: LCCOMB_X53_Y27_N4
\dp|alu_b[8]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[8]~10_combout\ = (\con|Mux9~5_combout\ & ((\con|Mux10~3_combout\ & ((\dp|ir\(8)))) # (!\con|Mux10~3_combout\ & (\dp|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \dp|ir\(8),
	datac => \con|Mux9~5_combout\,
	datad => \con|Mux10~3_combout\,
	combout => \dp|alu_b[8]~10_combout\);

-- Location: FF_X51_Y25_N13
\dp|rf_instance|regfile[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[8]~17_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][8]~q\);

-- Location: FF_X52_Y29_N5
\dp|rf_instance|regfile[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][8]~q\);

-- Location: LCCOMB_X52_Y26_N24
\dp|rf_instance|regfile[6][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][8]~feeder_combout\ = \dp|rf_data[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[8]~17_combout\,
	combout => \dp|rf_instance|regfile[6][8]~feeder_combout\);

-- Location: FF_X52_Y26_N25
\dp|rf_instance|regfile[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][8]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][8]~q\);

-- Location: LCCOMB_X52_Y26_N6
\dp|rf_instance|Mux23~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux23~2_combout\ = (\dp|ir\(6) & (\dp|ir\(7))) # (!\dp|ir\(6) & ((\dp|ir\(7) & ((\dp|rf_instance|regfile[6][8]~q\))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[4][8]~q\,
	datad => \dp|rf_instance|regfile[6][8]~q\,
	combout => \dp|rf_instance|Mux23~2_combout\);

-- Location: FF_X52_Y29_N15
\dp|rf_instance|regfile[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][8]~q\);

-- Location: LCCOMB_X51_Y25_N14
\dp|rf_instance|Mux23~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux23~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux23~2_combout\ & (\dp|rf_instance|regfile[7][8]~q\)) # (!\dp|rf_instance|Mux23~2_combout\ & ((\dp|rf_instance|regfile[5][8]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[7][8]~q\,
	datac => \dp|rf_instance|Mux23~2_combout\,
	datad => \dp|rf_instance|regfile[5][8]~q\,
	combout => \dp|rf_instance|Mux23~3_combout\);

-- Location: FF_X51_Y27_N3
\dp|rf_instance|regfile[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][8]~q\);

-- Location: LCCOMB_X53_Y29_N12
\dp|rf_instance|regfile[1][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][8]~feeder_combout\ = \dp|rf_data[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[8]~17_combout\,
	combout => \dp|rf_instance|regfile[1][8]~feeder_combout\);

-- Location: FF_X53_Y29_N13
\dp|rf_instance|regfile[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][8]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][8]~q\);

-- Location: FF_X51_Y27_N5
\dp|rf_instance|regfile[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][8]~q\);

-- Location: LCCOMB_X53_Y29_N22
\dp|rf_instance|Mux23~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux23~0_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile[1][8]~q\) # ((\dp|ir\(7))))) # (!\dp|ir\(6) & (((\dp|rf_instance|regfile[0][8]~q\ & !\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][8]~q\,
	datab => \dp|rf_instance|regfile[0][8]~q\,
	datac => \dp|ir\(6),
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux23~0_combout\);

-- Location: LCCOMB_X50_Y29_N0
\dp|rf_instance|Mux23~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux23~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux23~0_combout\ & ((\dp|rf_instance|regfile[3][8]~q\))) # (!\dp|rf_instance|Mux23~0_combout\ & (\dp|rf_instance|regfile[2][8]~q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[2][8]~q\,
	datab => \dp|rf_instance|regfile[3][8]~q\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|Mux23~0_combout\,
	combout => \dp|rf_instance|Mux23~1_combout\);

-- Location: LCCOMB_X51_Y25_N10
\dp|pc[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[8]~8_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux23~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datac => \dp|rf_instance|Mux23~3_combout\,
	datad => \dp|rf_instance|Mux23~1_combout\,
	combout => \dp|pc[8]~8_combout\);

-- Location: LCCOMB_X51_Y25_N24
\dp|pc[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[8]~feeder_combout\ = \dp|pc[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[8]~8_combout\,
	combout => \dp|pc[8]~feeder_combout\);

-- Location: FF_X51_Y25_N25
\dp|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[8]~feeder_combout\,
	asdata => \dp|tr[8]~8_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(8));

-- Location: LCCOMB_X51_Y25_N20
\dp|rf_data[8]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[8]~16_combout\ = (\con|Mux5~0_combout\ & (\con|Mux6~0_combout\)) # (!\con|Mux5~0_combout\ & ((\con|Mux6~0_combout\ & (\dp|tr[8]~8_combout\)) # (!\con|Mux6~0_combout\ & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux5~0_combout\,
	datab => \con|Mux6~0_combout\,
	datac => \dp|tr[8]~8_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\,
	combout => \dp|rf_data[8]~16_combout\);

-- Location: LCCOMB_X51_Y25_N12
\dp|rf_data[8]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[8]~17_combout\ = (\con|Mux5~0_combout\ & ((\dp|rf_data[8]~16_combout\ & ((\dp|ir\(1)))) # (!\dp|rf_data[8]~16_combout\ & (\dp|pc\(8))))) # (!\con|Mux5~0_combout\ & (((\dp|rf_data[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux5~0_combout\,
	datab => \dp|pc\(8),
	datac => \dp|ir\(1),
	datad => \dp|rf_data[8]~16_combout\,
	combout => \dp|rf_data[8]~17_combout\);

-- Location: FF_X50_Y29_N11
\dp|rf_instance|regfile[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][8]~q\);

-- Location: LCCOMB_X51_Y27_N4
\dp|rf_instance|Mux7~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux7~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][8]~q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][8]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[0][8]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux7~2_combout\);

-- Location: LCCOMB_X51_Y27_N2
\dp|rf_instance|Mux7~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux7~3_combout\ = (\dp|rf_instance|Mux7~2_combout\ & (((\dp|rf_instance|regfile[3][8]~q\) # (!\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_instance|Mux7~2_combout\ & (\dp|rf_instance|regfile[2][8]~q\ & ((\dp|rf_r1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[2][8]~q\,
	datab => \dp|rf_instance|Mux7~2_combout\,
	datac => \dp|rf_instance|regfile[3][8]~q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux7~3_combout\);

-- Location: LCCOMB_X52_Y29_N28
\dp|rf_instance|Mux7~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux7~0_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][8]~q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[4][8]~q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][8]~q\,
	datab => \dp|rf_instance|regfile[4][8]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux7~0_combout\);

-- Location: LCCOMB_X52_Y29_N14
\dp|rf_instance|Mux7~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux7~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux7~0_combout\ & (\dp|rf_instance|regfile[7][8]~q\)) # (!\dp|rf_instance|Mux7~0_combout\ & ((\dp|rf_instance|regfile[5][8]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile[7][8]~q\,
	datac => \dp|rf_instance|regfile[5][8]~q\,
	datad => \dp|rf_instance|Mux7~0_combout\,
	combout => \dp|rf_instance|Mux7~1_combout\);

-- Location: LCCOMB_X51_Y27_N28
\dp|rf_instance|Mux7~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux7~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux7~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_instance|Mux7~3_combout\,
	datac => \dp|rf_r1[2]~2_combout\,
	datad => \dp|rf_instance|Mux7~1_combout\,
	combout => \dp|rf_instance|Mux7~4_combout\);

-- Location: FF_X52_Y25_N5
\dp|tr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[8]~8_combout\,
	asdata => \dp|rf_instance|Mux7~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(8));

-- Location: LCCOMB_X51_Y27_N18
\dp|alu_a[8]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[8]~16_combout\ = (\con|Mux11~1_combout\ & ((\dp|pc\(8)) # ((\con|Mux12~1_combout\)))) # (!\con|Mux11~1_combout\ & (((!\con|Mux12~1_combout\ & \dp|rf_instance|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \dp|pc\(8),
	datac => \con|Mux12~1_combout\,
	datad => \dp|rf_instance|Mux7~4_combout\,
	combout => \dp|alu_a[8]~16_combout\);

-- Location: LCCOMB_X51_Y27_N12
\dp|alu_a[8]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[8]~17_combout\ = (\con|Mux12~1_combout\ & ((\dp|alu_a[8]~16_combout\ & ((\dp|tr\(8)))) # (!\dp|alu_a[8]~16_combout\ & (\dp|ir\(5))))) # (!\con|Mux12~1_combout\ & (((\dp|alu_a[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \con|Mux12~1_combout\,
	datac => \dp|tr\(8),
	datad => \dp|alu_a[8]~16_combout\,
	combout => \dp|alu_a[8]~17_combout\);

-- Location: LCCOMB_X50_Y27_N0
\dp|alu_instance|logic|o~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~7_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|pc[8]~8_combout\) # (!\dp|alu_b[6]~11_combout\)))) # (!\dp|alu_a[8]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~11_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_a[8]~17_combout\,
	datad => \dp|pc[8]~8_combout\,
	combout => \dp|alu_instance|logic|o~7_combout\);

-- Location: LCCOMB_X51_Y24_N10
\dp|alu_instance|add|bx[8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(8) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|alu_b[6]~11_combout\ & \dp|pc[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|pc[8]~8_combout\,
	combout => \dp|alu_instance|add|bx\(8));

-- Location: LCCOMB_X52_Y30_N12
\dp|alu_instance|add|c[4]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[4]~10_combout\ = (\dp|alu_instance|add|bx\(3) & (!\dp|alu_a[3]~7_combout\ & (\dp|alu_a[2]~5_combout\ $ (\dp|alu_instance|add|bx\(2))))) # (!\dp|alu_instance|add|bx\(3) & (\dp|alu_a[3]~7_combout\ & (\dp|alu_a[2]~5_combout\ $ 
-- (\dp|alu_instance|add|bx\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(3),
	datab => \dp|alu_a[2]~5_combout\,
	datac => \dp|alu_instance|add|bx\(2),
	datad => \dp|alu_a[3]~7_combout\,
	combout => \dp|alu_instance|add|c[4]~10_combout\);

-- Location: LCCOMB_X49_Y26_N6
\dp|alu_instance|add|lvl3:7:GP3|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\ = (\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[4]~10_combout\ & \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[4]~10_combout\,
	datab => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\);

-- Location: LCCOMB_X51_Y29_N30
\dp|alu_instance|add|lvl2:7:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ = (\dp|alu_instance|add|bx\(6) & (!\dp|alu_a[6]~13_combout\ & (\dp|alu_a[7]~15_combout\ $ (\dp|alu_instance|add|bx\(7))))) # (!\dp|alu_instance|add|bx\(6) & (\dp|alu_a[6]~13_combout\ & 
-- (\dp|alu_a[7]~15_combout\ $ (\dp|alu_instance|add|bx\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(6),
	datab => \dp|alu_a[7]~15_combout\,
	datac => \dp|alu_a[6]~13_combout\,
	datad => \dp|alu_instance|add|bx\(7),
	combout => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y24_N0
\dp|alu_instance|add|lvl2:7:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:7:GP2|P~0_combout\ = (\dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datac => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\,
	combout => \dp|alu_instance|add|lvl2:7:GP2|P~0_combout\);

-- Location: LCCOMB_X51_Y29_N24
\dp|alu_instance|add|lvl1:7:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\ = (\dp|alu_a[7]~15_combout\ & ((\dp|alu_instance|add|bx\(7)) # ((\dp|alu_instance|add|bx\(6) & \dp|alu_a[6]~13_combout\)))) # (!\dp|alu_a[7]~15_combout\ & (\dp|alu_instance|add|bx\(6) & 
-- (\dp|alu_a[6]~13_combout\ & \dp|alu_instance|add|bx\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(6),
	datab => \dp|alu_a[7]~15_combout\,
	datac => \dp|alu_a[6]~13_combout\,
	datad => \dp|alu_instance|add|bx\(7),
	combout => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\);

-- Location: LCCOMB_X49_Y27_N4
\dp|alu_instance|add|c[8]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[8]~16_combout\ = (\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[8]~16_combout\);

-- Location: LCCOMB_X52_Y30_N6
\dp|alu_instance|add|c~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c~17_combout\ = (\dp|alu_instance|add|c[3]~38_combout\ & (\dp|alu_instance|add|lvl3:6:GP3|G~0_combout\ & (\dp|alu_instance|add|bx\(3) $ (\dp|alu_a[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(3),
	datab => \dp|alu_instance|add|c[3]~38_combout\,
	datac => \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\,
	datad => \dp|alu_a[3]~7_combout\,
	combout => \dp|alu_instance|add|c~17_combout\);

-- Location: LCCOMB_X51_Y24_N26
\dp|alu_instance|add|c[8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c\(8) = (\dp|alu_instance|add|c[8]~16_combout\) # ((\dp|alu_instance|add|lvl2:7:GP2|P~0_combout\ & ((\dp|alu_instance|add|lvl3:7:GP3|G~0_combout\) # (\dp|alu_instance|add|c~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:7:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|c[8]~16_combout\,
	datad => \dp|alu_instance|add|c~17_combout\,
	combout => \dp|alu_instance|add|c\(8));

-- Location: LCCOMB_X50_Y27_N14
\dp|alu_instance|add|sum[8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(8) = \dp|alu_instance|add|bx\(8) $ (\dp|alu_a[8]~17_combout\ $ (\dp|alu_instance|add|c\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(8),
	datab => \dp|alu_a[8]~17_combout\,
	datad => \dp|alu_instance|add|c\(8),
	combout => \dp|alu_instance|add|sum\(8));

-- Location: LCCOMB_X52_Y25_N4
\dp|tr[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[8]~8_combout\ = (\con|Mux8~1_combout\ & (\dp|alu_instance|logic|o~7_combout\)) # (!\con|Mux8~1_combout\ & ((\dp|alu_instance|add|sum\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~1_combout\,
	datab => \dp|alu_instance|logic|o~7_combout\,
	datad => \dp|alu_instance|add|sum\(8),
	combout => \dp|tr[8]~8_combout\);

-- Location: IOIBUF_X77_Y13_N8
\wa[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(8),
	o => \wa[8]~input_o\);

-- Location: LCCOMB_X52_Y25_N20
\dp|m_write[8]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[8]~24_combout\ = (\dp|tr\(8) & ((\dp|m_write[15]~1_combout\) # ((\wa[8]~input_o\ & \mem_w~input_o\)))) # (!\dp|tr\(8) & (\wa[8]~input_o\ & (\mem_w~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(8),
	datab => \wa[8]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[8]~24_combout\);

-- Location: LCCOMB_X52_Y25_N22
\dp|m_write[8]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[8]~25_combout\ = (\dp|m_write[8]~24_combout\) # ((\dp|tr[8]~8_combout\ & \dp|m_write[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|tr[8]~8_combout\,
	datac => \dp|m_write[15]~0_combout\,
	datad => \dp|m_write[8]~24_combout\,
	combout => \dp|m_write[8]~25_combout\);

-- Location: IOIBUF_X77_Y40_N22
\wa[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(9),
	o => \wa[9]~input_o\);

-- Location: LCCOMB_X51_Y27_N24
\dp|alu_instance|add|lvl1:8:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(8) & ((\dp|alu_a[8]~17_combout\) # ((\dp|alu_a[7]~15_combout\ & \dp|alu_instance|add|bx\(7))))) # (!\dp|alu_instance|add|bx\(8) & (\dp|alu_a[8]~17_combout\ & 
-- (\dp|alu_a[7]~15_combout\ & \dp|alu_instance|add|bx\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(8),
	datab => \dp|alu_a[8]~17_combout\,
	datac => \dp|alu_a[7]~15_combout\,
	datad => \dp|alu_instance|add|bx\(7),
	combout => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\);

-- Location: LCCOMB_X50_Y29_N10
\dp|alu_instance|add|p_0[7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(7) = \dp|alu_a[7]~15_combout\ $ (\dp|alu_instance|add|bx\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_a[7]~15_combout\,
	datad => \dp|alu_instance|add|bx\(7),
	combout => \dp|alu_instance|add|p_0\(7));

-- Location: LCCOMB_X50_Y29_N2
\dp|alu_instance|add|lvl2:8:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ = (\dp|alu_instance|add|p_0\(7) & (\dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ & (\dp|alu_instance|add|bx\(8) $ (\dp|alu_a[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(7),
	datab => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\,
	datac => \dp|alu_instance|add|bx\(8),
	datad => \dp|alu_a[8]~17_combout\,
	combout => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\);

-- Location: LCCOMB_X50_Y27_N28
\dp|alu_instance|add|lvl2:8:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:8:GP2|p0~0_combout\ = (\dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ & (\dp|alu_instance|add|p_0\(7) & (\dp|alu_instance|add|bx\(8) $ (\dp|alu_a[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(8),
	datab => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\,
	datac => \dp|alu_a[8]~17_combout\,
	datad => \dp|alu_instance|add|p_0\(7),
	combout => \dp|alu_instance|add|lvl2:8:GP2|p0~0_combout\);

-- Location: LCCOMB_X50_Y29_N24
\dp|alu_instance|add|c[9]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[9]~20_combout\ = (\dp|alu_instance|add|lvl1:8:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:8:GP2|p0~0_combout\) # ((\dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ & \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|lvl2:8:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[9]~20_combout\);

-- Location: FF_X52_Y26_N29
\dp|rf_instance|regfile[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][9]~q\);

-- Location: FF_X50_Y30_N31
\dp|rf_instance|regfile[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][9]~q\);

-- Location: LCCOMB_X49_Y26_N22
\dp|rf_instance|regfile[6][9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][9]~feeder_combout\ = \dp|rf_data[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[9]~19_combout\,
	combout => \dp|rf_instance|regfile[6][9]~feeder_combout\);

-- Location: FF_X49_Y26_N23
\dp|rf_instance|regfile[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][9]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][9]~q\);

-- Location: FF_X50_Y30_N17
\dp|rf_instance|regfile[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][9]~q\);

-- Location: LCCOMB_X49_Y26_N8
\dp|rf_instance|Mux22~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux22~2_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & (\dp|rf_instance|regfile[6][9]~q\)) # (!\dp|ir\(7) & ((\dp|rf_instance|regfile[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][9]~q\,
	datab => \dp|ir\(6),
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile[4][9]~q\,
	combout => \dp|rf_instance|Mux22~2_combout\);

-- Location: LCCOMB_X50_Y30_N22
\dp|rf_instance|Mux22~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux22~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux22~2_combout\ & (\dp|rf_instance|regfile[7][9]~q\)) # (!\dp|rf_instance|Mux22~2_combout\ & ((\dp|rf_instance|regfile[5][9]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][9]~q\,
	datab => \dp|rf_instance|regfile[5][9]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|Mux22~2_combout\,
	combout => \dp|rf_instance|Mux22~3_combout\);

-- Location: FF_X51_Y30_N5
\dp|rf_instance|regfile[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][9]~q\);

-- Location: FF_X51_Y30_N17
\dp|rf_instance|regfile[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][9]~q\);

-- Location: LCCOMB_X48_Y26_N18
\dp|rf_instance|regfile[1][9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][9]~feeder_combout\ = \dp|rf_data[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[9]~19_combout\,
	combout => \dp|rf_instance|regfile[1][9]~feeder_combout\);

-- Location: FF_X48_Y26_N19
\dp|rf_instance|regfile[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][9]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][9]~q\);

-- Location: LCCOMB_X48_Y26_N0
\dp|rf_instance|Mux22~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux22~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][9]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][9]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][9]~q\,
	datab => \dp|rf_instance|regfile[1][9]~q\,
	datac => \dp|ir\(6),
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux22~0_combout\);

-- Location: LCCOMB_X48_Y26_N2
\dp|rf_instance|Mux22~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux22~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux22~0_combout\ & (\dp|rf_instance|regfile[3][9]~q\)) # (!\dp|rf_instance|Mux22~0_combout\ & ((\dp|rf_instance|regfile[2][9]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][9]~q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[2][9]~q\,
	datad => \dp|rf_instance|Mux22~0_combout\,
	combout => \dp|rf_instance|Mux22~1_combout\);

-- Location: LCCOMB_X50_Y27_N20
\dp|pc[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[9]~9_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux22~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(8),
	datac => \dp|rf_instance|Mux22~3_combout\,
	datad => \dp|rf_instance|Mux22~1_combout\,
	combout => \dp|pc[9]~9_combout\);

-- Location: LCCOMB_X50_Y27_N18
\dp|alu_instance|add|bx[9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(9) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|alu_b[6]~11_combout\ & \dp|pc[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~11_combout\,
	datab => \con|Mux17~0_combout\,
	datac => \dp|alu_b[8]~10_combout\,
	datad => \dp|pc[9]~9_combout\,
	combout => \dp|alu_instance|add|bx\(9));

-- Location: LCCOMB_X52_Y28_N12
\dp|alu_instance|add|c[9]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[9]~18_combout\ = (\dp|alu_instance|add|lvl3:6:GP3|G~0_combout\ & ((\dp|alu_b[0]~2_combout\ & (\dp|alu_a[0]~1_combout\)) # (!\dp|alu_b[0]~2_combout\ & ((\con|Mux17~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\,
	datab => \dp|alu_a[0]~1_combout\,
	datac => \con|Mux17~0_combout\,
	datad => \dp|alu_b[0]~2_combout\,
	combout => \dp|alu_instance|add|c[9]~18_combout\);

-- Location: LCCOMB_X52_Y29_N6
\dp|alu_instance|add|c[9]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[9]~19_combout\ = (\dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ & (\dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ & ((\dp|alu_instance|add|c[9]~18_combout\) # (\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\,
	datab => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	datac => \dp|alu_instance|add|c[9]~18_combout\,
	datad => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[9]~19_combout\);

-- Location: LCCOMB_X53_Y27_N26
\dp|pc[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[9]~feeder_combout\ = \dp|pc[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[9]~9_combout\,
	combout => \dp|pc[9]~feeder_combout\);

-- Location: FF_X53_Y27_N27
\dp|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[9]~feeder_combout\,
	asdata => \dp|tr[9]~9_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(9));

-- Location: LCCOMB_X51_Y27_N8
\dp|alu_a[9]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[9]~18_combout\ = (\con|Mux11~1_combout\ & (\con|Mux12~1_combout\)) # (!\con|Mux11~1_combout\ & ((\con|Mux12~1_combout\ & ((\dp|ir\(5)))) # (!\con|Mux12~1_combout\ & (\dp|rf_instance|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \con|Mux12~1_combout\,
	datac => \dp|rf_instance|Mux6~4_combout\,
	datad => \dp|ir\(5),
	combout => \dp|alu_a[9]~18_combout\);

-- Location: LCCOMB_X51_Y27_N26
\dp|alu_a[9]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[9]~19_combout\ = (\con|Mux11~1_combout\ & ((\dp|alu_a[9]~18_combout\ & ((\dp|tr\(9)))) # (!\dp|alu_a[9]~18_combout\ & (\dp|pc\(9))))) # (!\con|Mux11~1_combout\ & (((\dp|alu_a[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(9),
	datab => \con|Mux11~1_combout\,
	datac => \dp|alu_a[9]~18_combout\,
	datad => \dp|tr\(9),
	combout => \dp|alu_a[9]~19_combout\);

-- Location: LCCOMB_X51_Y27_N14
\dp|alu_instance|add|sum[9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(9) = \dp|alu_instance|add|bx\(9) $ (\dp|alu_a[9]~19_combout\ $ (((\dp|alu_instance|add|c[9]~20_combout\) # (\dp|alu_instance|add|c[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[9]~20_combout\,
	datab => \dp|alu_instance|add|bx\(9),
	datac => \dp|alu_instance|add|c[9]~19_combout\,
	datad => \dp|alu_a[9]~19_combout\,
	combout => \dp|alu_instance|add|sum\(9));

-- Location: LCCOMB_X50_Y27_N2
\dp|alu_instance|logic|o~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~8_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|pc[9]~9_combout\) # (!\dp|alu_b[6]~11_combout\)))) # (!\dp|alu_a[9]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~11_combout\,
	datab => \dp|pc[9]~9_combout\,
	datac => \dp|alu_b[8]~10_combout\,
	datad => \dp|alu_a[9]~19_combout\,
	combout => \dp|alu_instance|logic|o~8_combout\);

-- Location: LCCOMB_X53_Y26_N18
\dp|tr[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[9]~9_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~8_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|sum\(9),
	datab => \dp|alu_instance|logic|o~8_combout\,
	datad => \con|Mux8~1_combout\,
	combout => \dp|tr[9]~9_combout\);

-- Location: FF_X53_Y26_N19
\dp|tr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[9]~9_combout\,
	asdata => \dp|rf_instance|Mux6~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(9));

-- Location: LCCOMB_X53_Y26_N30
\dp|m_write[9]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[9]~26_combout\ = (\wa[9]~input_o\ & ((\mem_w~input_o\) # ((\dp|tr\(9) & \dp|m_write[15]~1_combout\)))) # (!\wa[9]~input_o\ & (((\dp|tr\(9) & \dp|m_write[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wa[9]~input_o\,
	datab => \mem_w~input_o\,
	datac => \dp|tr\(9),
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[9]~26_combout\);

-- Location: LCCOMB_X53_Y26_N0
\dp|m_write[9]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[9]~27_combout\ = (\dp|m_write[9]~26_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|m_write[15]~0_combout\,
	datac => \dp|m_write[9]~26_combout\,
	datad => \dp|tr[9]~9_combout\,
	combout => \dp|m_write[9]~27_combout\);

-- Location: FF_X52_Y25_N27
\dp|tr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[10]~10_combout\,
	asdata => \dp|rf_instance|Mux5~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(10));

-- Location: IOIBUF_X77_Y17_N22
\wa[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(10),
	o => \wa[10]~input_o\);

-- Location: LCCOMB_X52_Y25_N12
\dp|m_write[10]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[10]~28_combout\ = (\dp|tr\(10) & ((\dp|m_write[15]~1_combout\) # ((\wa[10]~input_o\ & \mem_w~input_o\)))) # (!\dp|tr\(10) & (\wa[10]~input_o\ & (\mem_w~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(10),
	datab => \wa[10]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[10]~28_combout\);

-- Location: LCCOMB_X52_Y25_N6
\dp|m_write[10]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[10]~29_combout\ = (\dp|m_write[10]~28_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[10]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[10]~28_combout\,
	datab => \dp|m_write[15]~0_combout\,
	datac => \dp|tr[10]~10_combout\,
	combout => \dp|m_write[10]~29_combout\);

-- Location: LCCOMB_X51_Y27_N6
\dp|alu_instance|add|lvl2:10:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\ = (\dp|alu_instance|add|p_0\(10) & (\dp|alu_instance|add|lvl1:8:GP1|G~0_combout\ & (\dp|alu_instance|add|bx\(9) $ (\dp|alu_a[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(10),
	datab => \dp|alu_instance|add|bx\(9),
	datac => \dp|alu_a[9]~19_combout\,
	datad => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y25_N30
\dp|pc[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[11]~feeder_combout\ = \dp|pc[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[11]~11_combout\,
	combout => \dp|pc[11]~feeder_combout\);

-- Location: FF_X51_Y25_N31
\dp|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[11]~feeder_combout\,
	asdata => \dp|tr[11]~11_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(11));

-- Location: LCCOMB_X51_Y25_N8
\dp|rf_data[11]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[11]~22_combout\ = (\con|Mux6~0_combout\ & (((\con|Mux5~0_combout\)))) # (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(11))) # (!\con|Mux5~0_combout\ & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(11),
	datab => \con|Mux6~0_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\,
	datad => \con|Mux5~0_combout\,
	combout => \dp|rf_data[11]~22_combout\);

-- Location: LCCOMB_X51_Y25_N22
\dp|rf_data[11]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[11]~23_combout\ = (\con|Mux6~0_combout\ & ((\dp|rf_data[11]~22_combout\ & (\dp|ir\(4))) # (!\dp|rf_data[11]~22_combout\ & ((\dp|tr[11]~11_combout\))))) # (!\con|Mux6~0_combout\ & (((\dp|rf_data[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(4),
	datab => \con|Mux6~0_combout\,
	datac => \dp|rf_data[11]~22_combout\,
	datad => \dp|tr[11]~11_combout\,
	combout => \dp|rf_data[11]~23_combout\);

-- Location: FF_X51_Y25_N23
\dp|rf_instance|regfile[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[11]~23_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][11]~q\);

-- Location: FF_X52_Y29_N19
\dp|rf_instance|regfile[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][11]~q\);

-- Location: FF_X52_Y26_N31
\dp|rf_instance|regfile[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][11]~q\);

-- Location: LCCOMB_X52_Y26_N30
\dp|rf_instance|Mux20~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux20~2_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & ((\dp|rf_instance|regfile[6][11]~q\))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[4][11]~q\,
	datac => \dp|rf_instance|regfile[6][11]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux20~2_combout\);

-- Location: FF_X52_Y29_N13
\dp|rf_instance|regfile[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][11]~q\);

-- Location: LCCOMB_X51_Y25_N4
\dp|rf_instance|Mux20~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux20~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux20~2_combout\ & (\dp|rf_instance|regfile[7][11]~q\)) # (!\dp|rf_instance|Mux20~2_combout\ & ((\dp|rf_instance|regfile[5][11]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][11]~q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|Mux20~2_combout\,
	datad => \dp|rf_instance|regfile[5][11]~q\,
	combout => \dp|rf_instance|Mux20~3_combout\);

-- Location: FF_X50_Y26_N25
\dp|rf_instance|regfile[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][11]~q\);

-- Location: FF_X48_Y26_N27
\dp|rf_instance|regfile[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][11]~q\);

-- Location: LCCOMB_X48_Y26_N26
\dp|rf_instance|Mux20~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux20~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][11]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][11]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[0][11]~q\,
	datac => \dp|rf_instance|regfile[1][11]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux20~0_combout\);

-- Location: FF_X50_Y26_N5
\dp|rf_instance|regfile[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][11]~q\);

-- Location: FF_X48_Y26_N5
\dp|rf_instance|regfile[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][11]~q\);

-- Location: LCCOMB_X48_Y26_N4
\dp|rf_instance|Mux20~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux20~1_combout\ = (\dp|rf_instance|Mux20~0_combout\ & ((\dp|rf_instance|regfile[3][11]~q\) # ((!\dp|ir\(7))))) # (!\dp|rf_instance|Mux20~0_combout\ & (((\dp|rf_instance|regfile[2][11]~q\ & \dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux20~0_combout\,
	datab => \dp|rf_instance|regfile[3][11]~q\,
	datac => \dp|rf_instance|regfile[2][11]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux20~1_combout\);

-- Location: LCCOMB_X51_Y25_N0
\dp|pc[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[11]~11_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux20~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datac => \dp|rf_instance|Mux20~3_combout\,
	datad => \dp|rf_instance|Mux20~1_combout\,
	combout => \dp|pc[11]~11_combout\);

-- Location: LCCOMB_X51_Y25_N18
\dp|alu_instance|add|bx[11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(11) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|alu_b[6]~11_combout\ & \dp|pc[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|pc[11]~11_combout\,
	combout => \dp|alu_instance|add|bx\(11));

-- Location: LCCOMB_X51_Y26_N26
\dp|alu_a[11]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[11]~22_combout\ = (\con|Mux12~1_combout\ & ((\dp|ir\(5)) # ((\con|Mux11~1_combout\)))) # (!\con|Mux12~1_combout\ & (((\dp|rf_instance|Mux4~4_combout\ & !\con|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \con|Mux12~1_combout\,
	datac => \dp|rf_instance|Mux4~4_combout\,
	datad => \con|Mux11~1_combout\,
	combout => \dp|alu_a[11]~22_combout\);

-- Location: LCCOMB_X51_Y26_N0
\dp|alu_a[11]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[11]~23_combout\ = (\con|Mux11~1_combout\ & ((\dp|alu_a[11]~22_combout\ & ((\dp|tr\(11)))) # (!\dp|alu_a[11]~22_combout\ & (\dp|pc\(11))))) # (!\con|Mux11~1_combout\ & (((\dp|alu_a[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(11),
	datab => \con|Mux11~1_combout\,
	datac => \dp|alu_a[11]~22_combout\,
	datad => \dp|tr\(11),
	combout => \dp|alu_a[11]~23_combout\);

-- Location: LCCOMB_X51_Y26_N12
\dp|alu_instance|add|p_0[11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(11) = \dp|alu_instance|add|bx\(11) $ (\dp|alu_a[11]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|bx\(11),
	datad => \dp|alu_a[11]~23_combout\,
	combout => \dp|alu_instance|add|p_0\(11));

-- Location: LCCOMB_X51_Y27_N16
\dp|alu_instance|add|lvl2:9:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ = (\dp|alu_instance|add|bx\(8) & (!\dp|alu_a[8]~17_combout\ & (\dp|alu_a[9]~19_combout\ $ (\dp|alu_instance|add|bx\(9))))) # (!\dp|alu_instance|add|bx\(8) & (\dp|alu_a[8]~17_combout\ & (\dp|alu_a[9]~19_combout\ 
-- $ (\dp|alu_instance|add|bx\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(8),
	datab => \dp|alu_a[8]~17_combout\,
	datac => \dp|alu_a[9]~19_combout\,
	datad => \dp|alu_instance|add|bx\(9),
	combout => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\);

-- Location: LCCOMB_X50_Y29_N4
\dp|alu_instance|add|lvl2:10:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:10:GP2|P~0_combout\ = (\dp|alu_instance|add|p_0\(10) & (\dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ & (\dp|alu_a[7]~15_combout\ $ (\dp|alu_instance|add|bx\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(10),
	datab => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\,
	datac => \dp|alu_a[7]~15_combout\,
	datad => \dp|alu_instance|add|bx\(7),
	combout => \dp|alu_instance|add|lvl2:10:GP2|P~0_combout\);

-- Location: LCCOMB_X50_Y29_N30
\dp|alu_instance|add|c[11]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[11]~23_combout\ = (\dp|alu_instance|add|lvl2:10:GP2|P~0_combout\ & (\dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ & ((\dp|alu_instance|add|c[5]~9_combout\) # (\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[5]~9_combout\,
	datab => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:10:GP2|P~0_combout\,
	datad => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|c[11]~23_combout\);

-- Location: LCCOMB_X50_Y29_N12
\dp|alu_instance|add|c[11]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[11]~24_combout\ = (\dp|alu_instance|add|c[11]~23_combout\) # ((\dp|alu_instance|add|lvl2:10:GP2|P~0_combout\ & ((\dp|alu_instance|add|lvl2:6:GP2|p0~1_combout\) # (\dp|alu_instance|add|lvl1:6:GP1|G~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:6:GP2|p0~1_combout\,
	datab => \dp|alu_instance|add|lvl2:10:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|c[11]~23_combout\,
	datad => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[11]~24_combout\);

-- Location: LCCOMB_X50_Y27_N22
\dp|alu_a[10]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[10]~20_combout\ = (\con|Mux11~1_combout\ & ((\dp|pc\(10)) # ((\con|Mux12~1_combout\)))) # (!\con|Mux11~1_combout\ & (((\dp|rf_instance|Mux5~4_combout\ & !\con|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(10),
	datab => \con|Mux11~1_combout\,
	datac => \dp|rf_instance|Mux5~4_combout\,
	datad => \con|Mux12~1_combout\,
	combout => \dp|alu_a[10]~20_combout\);

-- Location: LCCOMB_X50_Y27_N16
\dp|alu_a[10]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[10]~21_combout\ = (\dp|alu_a[10]~20_combout\ & ((\dp|tr\(10)) # ((!\con|Mux12~1_combout\)))) # (!\dp|alu_a[10]~20_combout\ & (((\dp|ir\(5) & \con|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(10),
	datab => \dp|ir\(5),
	datac => \dp|alu_a[10]~20_combout\,
	datad => \con|Mux12~1_combout\,
	combout => \dp|alu_a[10]~21_combout\);

-- Location: LCCOMB_X51_Y27_N0
\dp|alu_instance|add|lvl1:10:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(10) & ((\dp|alu_a[10]~21_combout\) # ((\dp|alu_instance|add|bx\(9) & \dp|alu_a[9]~19_combout\)))) # (!\dp|alu_instance|add|bx\(10) & (\dp|alu_instance|add|bx\(9) & 
-- (\dp|alu_a[10]~21_combout\ & \dp|alu_a[9]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(10),
	datab => \dp|alu_instance|add|bx\(9),
	datac => \dp|alu_a[10]~21_combout\,
	datad => \dp|alu_a[9]~19_combout\,
	combout => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\);

-- Location: LCCOMB_X55_Y26_N16
\dp|alu_instance|add|sum[11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(11) = \dp|alu_instance|add|p_0\(11) $ (((\dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\) # ((\dp|alu_instance|add|c[11]~24_combout\) # (\dp|alu_instance|add|lvl1:10:GP1|G~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\,
	datab => \dp|alu_instance|add|p_0\(11),
	datac => \dp|alu_instance|add|c[11]~24_combout\,
	datad => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|sum\(11));

-- Location: LCCOMB_X51_Y26_N14
\dp|alu_instance|logic|o~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~10_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|alu_b[6]~11_combout\) # (!\dp|pc[11]~11_combout\)))) # (!\dp|alu_a[11]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc[11]~11_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|alu_a[11]~23_combout\,
	combout => \dp|alu_instance|logic|o~10_combout\);

-- Location: LCCOMB_X52_Y25_N16
\dp|tr[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[11]~11_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~10_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~1_combout\,
	datab => \dp|alu_instance|add|sum\(11),
	datad => \dp|alu_instance|logic|o~10_combout\,
	combout => \dp|tr[11]~11_combout\);

-- Location: FF_X52_Y25_N17
\dp|tr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[11]~11_combout\,
	asdata => \dp|rf_instance|Mux4~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(11));

-- Location: IOIBUF_X77_Y21_N15
\wa[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(11),
	o => \wa[11]~input_o\);

-- Location: LCCOMB_X52_Y25_N8
\dp|m_write[11]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[11]~30_combout\ = (\dp|tr\(11) & ((\dp|m_write[15]~1_combout\) # ((\wa[11]~input_o\ & \mem_w~input_o\)))) # (!\dp|tr\(11) & (\wa[11]~input_o\ & (\mem_w~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(11),
	datab => \wa[11]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[11]~30_combout\);

-- Location: LCCOMB_X52_Y25_N10
\dp|m_write[11]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[11]~31_combout\ = (\dp|m_write[11]~30_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[11]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|m_write[15]~0_combout\,
	datac => \dp|m_write[11]~30_combout\,
	datad => \dp|tr[11]~11_combout\,
	combout => \dp|m_write[11]~31_combout\);

-- Location: IOIBUF_X77_Y22_N8
\wa[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(12),
	o => \wa[12]~input_o\);

-- Location: LCCOMB_X49_Y25_N16
\dp|pc[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[12]~feeder_combout\ = \dp|pc[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|pc[12]~12_combout\,
	combout => \dp|pc[12]~feeder_combout\);

-- Location: FF_X49_Y25_N17
\dp|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[12]~feeder_combout\,
	asdata => \dp|tr[12]~12_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(12));

-- Location: LCCOMB_X53_Y26_N28
\dp|rf_data[12]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[12]~24_combout\ = (\con|Mux6~0_combout\ & ((\dp|tr[12]~12_combout\) # ((\con|Mux5~0_combout\)))) # (!\con|Mux6~0_combout\ & (((!\con|Mux5~0_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \dp|tr[12]~12_combout\,
	datac => \con|Mux5~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\,
	combout => \dp|rf_data[12]~24_combout\);

-- Location: LCCOMB_X53_Y26_N14
\dp|rf_data[12]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[12]~25_combout\ = (\con|Mux5~0_combout\ & ((\dp|rf_data[12]~24_combout\ & (\dp|ir\(5))) # (!\dp|rf_data[12]~24_combout\ & ((\dp|pc\(12)))))) # (!\con|Mux5~0_combout\ & (((\dp|rf_data[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \dp|pc\(12),
	datac => \con|Mux5~0_combout\,
	datad => \dp|rf_data[12]~24_combout\,
	combout => \dp|rf_data[12]~25_combout\);

-- Location: FF_X53_Y26_N15
\dp|rf_instance|regfile[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[12]~25_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][12]~q\);

-- Location: LCCOMB_X50_Y25_N6
\dp|rf_instance|regfile[5][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[5][12]~feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile[5][12]~feeder_combout\);

-- Location: FF_X50_Y25_N7
\dp|rf_instance|regfile[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[5][12]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][12]~q\);

-- Location: LCCOMB_X49_Y26_N30
\dp|rf_instance|regfile[6][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][12]~feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile[6][12]~feeder_combout\);

-- Location: FF_X49_Y26_N31
\dp|rf_instance|regfile[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][12]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][12]~q\);

-- Location: LCCOMB_X50_Y25_N0
\dp|rf_instance|regfile[4][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[4][12]~feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile[4][12]~feeder_combout\);

-- Location: FF_X50_Y25_N1
\dp|rf_instance|regfile[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[4][12]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][12]~q\);

-- Location: LCCOMB_X49_Y26_N24
\dp|rf_instance|Mux19~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux19~2_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & (\dp|rf_instance|regfile[6][12]~q\)) # (!\dp|ir\(7) & ((\dp|rf_instance|regfile[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][12]~q\,
	datab => \dp|ir\(6),
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile[4][12]~q\,
	combout => \dp|rf_instance|Mux19~2_combout\);

-- Location: LCCOMB_X49_Y26_N26
\dp|rf_instance|Mux19~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux19~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux19~2_combout\ & (\dp|rf_instance|regfile[7][12]~q\)) # (!\dp|rf_instance|Mux19~2_combout\ & ((\dp|rf_instance|regfile[5][12]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][12]~q\,
	datab => \dp|rf_instance|regfile[5][12]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|Mux19~2_combout\,
	combout => \dp|rf_instance|Mux19~3_combout\);

-- Location: LCCOMB_X48_Y26_N24
\dp|rf_instance|regfile[2][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[2][12]~feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile[2][12]~feeder_combout\);

-- Location: FF_X48_Y26_N25
\dp|rf_instance|regfile[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[2][12]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][12]~q\);

-- Location: FF_X50_Y26_N17
\dp|rf_instance|regfile[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[12]~25_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][12]~q\);

-- Location: LCCOMB_X48_Y26_N10
\dp|rf_instance|regfile[1][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][12]~feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile[1][12]~feeder_combout\);

-- Location: FF_X48_Y26_N11
\dp|rf_instance|regfile[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][12]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][12]~q\);

-- Location: FF_X50_Y26_N19
\dp|rf_instance|regfile[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[12]~25_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][12]~q\);

-- Location: LCCOMB_X48_Y26_N20
\dp|rf_instance|Mux19~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux19~0_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile[1][12]~q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][12]~q\,
	datab => \dp|ir\(7),
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[0][12]~q\,
	combout => \dp|rf_instance|Mux19~0_combout\);

-- Location: LCCOMB_X48_Y26_N22
\dp|rf_instance|Mux19~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux19~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux19~0_combout\ & ((\dp|rf_instance|regfile[3][12]~q\))) # (!\dp|rf_instance|Mux19~0_combout\ & (\dp|rf_instance|regfile[2][12]~q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[2][12]~q\,
	datac => \dp|rf_instance|regfile[3][12]~q\,
	datad => \dp|rf_instance|Mux19~0_combout\,
	combout => \dp|rf_instance|Mux19~1_combout\);

-- Location: LCCOMB_X49_Y26_N16
\dp|pc[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[12]~12_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux19~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datac => \dp|rf_instance|Mux19~3_combout\,
	datad => \dp|rf_instance|Mux19~1_combout\,
	combout => \dp|pc[12]~12_combout\);

-- Location: LCCOMB_X51_Y24_N6
\dp|alu_instance|add|bx[12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(12) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|pc[12]~12_combout\ & \dp|alu_b[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc[12]~12_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \con|Mux17~0_combout\,
	combout => \dp|alu_instance|add|bx\(12));

-- Location: LCCOMB_X51_Y26_N24
\dp|alu_instance|add|lvl1:11:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(11) & ((\dp|alu_a[11]~23_combout\) # ((\dp|alu_instance|add|bx\(10) & \dp|alu_a[10]~21_combout\)))) # (!\dp|alu_instance|add|bx\(11) & (\dp|alu_instance|add|bx\(10) & 
-- (\dp|alu_a[11]~23_combout\ & \dp|alu_a[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(10),
	datab => \dp|alu_instance|add|bx\(11),
	datac => \dp|alu_a[11]~23_combout\,
	datad => \dp|alu_a[10]~21_combout\,
	combout => \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y27_N10
\dp|alu_instance|add|lvl1:9:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\ = (\dp|alu_a[9]~19_combout\ & ((\dp|alu_instance|add|bx\(9)) # ((\dp|alu_a[8]~17_combout\ & \dp|alu_instance|add|bx\(8))))) # (!\dp|alu_a[9]~19_combout\ & (\dp|alu_a[8]~17_combout\ & 
-- (\dp|alu_instance|add|bx\(9) & \dp|alu_instance|add|bx\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[9]~19_combout\,
	datab => \dp|alu_a[8]~17_combout\,
	datac => \dp|alu_instance|add|bx\(9),
	datad => \dp|alu_instance|add|bx\(8),
	combout => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y24_N8
\dp|alu_instance|add|c[12]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[12]~25_combout\ = (!\dp|alu_instance|add|lvl1:11:GP1|G~0_combout\ & (((!\dp|alu_instance|add|lvl1:9:GP1|G~0_combout\) # (!\dp|alu_instance|add|p_0\(10))) # (!\dp|alu_instance|add|p_0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(11),
	datab => \dp|alu_instance|add|p_0\(10),
	datac => \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[12]~25_combout\);

-- Location: LCCOMB_X50_Y27_N12
\dp|alu_instance|add|lvl2:11:GP2|P~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ = (\dp|alu_instance|add|p_0\(11) & (\dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ & (\dp|alu_a[10]~21_combout\ $ (\dp|alu_instance|add|bx\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[10]~21_combout\,
	datab => \dp|alu_instance|add|bx\(10),
	datac => \dp|alu_instance|add|p_0\(11),
	datad => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\);

-- Location: LCCOMB_X51_Y24_N4
\dp|alu_instance|add|sum[12]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[12]~8_combout\ = (\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|sum[12]~8_combout\);

-- Location: LCCOMB_X49_Y27_N28
\dp|alu_instance|add|c[4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[4]~11_combout\ = (\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[4]~10_combout\ & \dp|alu_instance|add|c[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|c[4]~10_combout\,
	datad => \dp|alu_instance|add|c[4]~8_combout\,
	combout => \dp|alu_instance|add|c[4]~11_combout\);

-- Location: LCCOMB_X51_Y24_N30
\dp|alu_instance|add|sum[12]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[12]~9_combout\ = (\dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ & ((\dp|alu_instance|add|sum[12]~8_combout\) # ((\dp|alu_instance|add|lvl2:7:GP2|P~0_combout\ & \dp|alu_instance|add|c[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\,
	datab => \dp|alu_instance|add|lvl2:7:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|sum[12]~8_combout\,
	datad => \dp|alu_instance|add|c[4]~11_combout\,
	combout => \dp|alu_instance|add|sum[12]~9_combout\);

-- Location: LCCOMB_X50_Y26_N18
\dp|rf_instance|Mux3~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux3~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][12]~q\)) # (!\dp|rf_r1[0]~0_combout\ & 
-- ((\dp|rf_instance|regfile[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[1][12]~q\,
	datac => \dp|rf_instance|regfile[0][12]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux3~2_combout\);

-- Location: LCCOMB_X50_Y26_N16
\dp|rf_instance|Mux3~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux3~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux3~2_combout\ & ((\dp|rf_instance|regfile[3][12]~q\))) # (!\dp|rf_instance|Mux3~2_combout\ & (\dp|rf_instance|regfile[2][12]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[2][12]~q\,
	datac => \dp|rf_instance|regfile[3][12]~q\,
	datad => \dp|rf_instance|Mux3~2_combout\,
	combout => \dp|rf_instance|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y25_N2
\dp|rf_instance|Mux3~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux3~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[6][12]~q\)) # (!\dp|rf_r1[1]~1_combout\ & 
-- ((\dp|rf_instance|regfile[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][12]~q\,
	datab => \dp|rf_instance|regfile[4][12]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux3~0_combout\);

-- Location: LCCOMB_X50_Y25_N4
\dp|rf_instance|Mux3~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux3~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux3~0_combout\ & ((\dp|rf_instance|regfile[7][12]~q\))) # (!\dp|rf_instance|Mux3~0_combout\ & (\dp|rf_instance|regfile[5][12]~q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[5][12]~q\,
	datab => \dp|rf_instance|regfile[7][12]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|Mux3~0_combout\,
	combout => \dp|rf_instance|Mux3~1_combout\);

-- Location: LCCOMB_X51_Y26_N30
\dp|rf_instance|Mux3~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux3~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux3~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux3~3_combout\,
	datad => \dp|rf_instance|Mux3~1_combout\,
	combout => \dp|rf_instance|Mux3~4_combout\);

-- Location: LCCOMB_X51_Y26_N4
\dp|alu_a[12]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[12]~24_combout\ = (\con|Mux11~1_combout\ & ((\dp|pc\(12)) # ((\con|Mux12~1_combout\)))) # (!\con|Mux11~1_combout\ & (((\dp|rf_instance|Mux3~4_combout\ & !\con|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(12),
	datab => \con|Mux11~1_combout\,
	datac => \dp|rf_instance|Mux3~4_combout\,
	datad => \con|Mux12~1_combout\,
	combout => \dp|alu_a[12]~24_combout\);

-- Location: LCCOMB_X51_Y26_N10
\dp|alu_a[12]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[12]~25_combout\ = (\con|Mux12~1_combout\ & ((\dp|alu_a[12]~24_combout\ & (\dp|tr\(12))) # (!\dp|alu_a[12]~24_combout\ & ((\dp|ir\(5)))))) # (!\con|Mux12~1_combout\ & (((\dp|alu_a[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(12),
	datab => \con|Mux12~1_combout\,
	datac => \dp|alu_a[12]~24_combout\,
	datad => \dp|ir\(5),
	combout => \dp|alu_a[12]~25_combout\);

-- Location: LCCOMB_X51_Y24_N20
\dp|alu_instance|add|sum[12]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[12]~10_combout\ = \dp|alu_instance|add|bx\(12) $ (\dp|alu_a[12]~25_combout\ $ (((\dp|alu_instance|add|sum[12]~9_combout\) # (!\dp|alu_instance|add|c[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(12),
	datab => \dp|alu_instance|add|c[12]~25_combout\,
	datac => \dp|alu_instance|add|sum[12]~9_combout\,
	datad => \dp|alu_a[12]~25_combout\,
	combout => \dp|alu_instance|add|sum[12]~10_combout\);

-- Location: LCCOMB_X51_Y26_N28
\dp|alu_instance|logic|o~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~11_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|pc[12]~12_combout\) # (!\dp|alu_b[6]~11_combout\)))) # (!\dp|alu_a[12]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[12]~25_combout\,
	datab => \dp|alu_b[6]~11_combout\,
	datac => \dp|alu_b[8]~10_combout\,
	datad => \dp|pc[12]~12_combout\,
	combout => \dp|alu_instance|logic|o~11_combout\);

-- Location: LCCOMB_X53_Y26_N16
\dp|tr[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[12]~12_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~11_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum[12]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~1_combout\,
	datab => \dp|alu_instance|add|sum[12]~10_combout\,
	datad => \dp|alu_instance|logic|o~11_combout\,
	combout => \dp|tr[12]~12_combout\);

-- Location: FF_X53_Y26_N17
\dp|tr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[12]~12_combout\,
	asdata => \dp|rf_instance|Mux3~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(12));

-- Location: LCCOMB_X53_Y26_N10
\dp|m_write[12]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[12]~32_combout\ = (\wa[12]~input_o\ & ((\mem_w~input_o\) # ((\dp|tr\(12) & \dp|m_write[15]~1_combout\)))) # (!\wa[12]~input_o\ & (((\dp|tr\(12) & \dp|m_write[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wa[12]~input_o\,
	datab => \mem_w~input_o\,
	datac => \dp|tr\(12),
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[12]~32_combout\);

-- Location: LCCOMB_X53_Y26_N4
\dp|m_write[12]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[12]~33_combout\ = (\dp|m_write[12]~32_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[12]~32_combout\,
	datab => \dp|m_write[15]~0_combout\,
	datad => \dp|tr[12]~12_combout\,
	combout => \dp|m_write[12]~33_combout\);

-- Location: LCCOMB_X52_Y26_N28
\dp|m_read[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[0]~0_combout\ = (\con|Mux19~0_combout\ & (\dp|tr\(0))) # (!\con|Mux19~0_combout\ & ((\dp|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux19~0_combout\,
	datab => \dp|tr\(0),
	datad => \dp|pc\(0),
	combout => \dp|m_read[0]~0_combout\);

-- Location: LCCOMB_X53_Y26_N26
\dp|m_read[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[1]~1_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(1)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|pc\(1),
	datac => \dp|tr\(1),
	datad => \con|Mux19~0_combout\,
	combout => \dp|m_read[1]~1_combout\);

-- Location: LCCOMB_X56_Y26_N22
\dp|m_read[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[2]~2_combout\ = (\con|Mux19~0_combout\ & (\dp|tr\(2))) # (!\con|Mux19~0_combout\ & ((\dp|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux19~0_combout\,
	datac => \dp|tr\(2),
	datad => \dp|pc\(2),
	combout => \dp|m_read[2]~2_combout\);

-- Location: LCCOMB_X56_Y26_N12
\dp|m_read[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[3]~3_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(3)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(3),
	datac => \con|Mux19~0_combout\,
	datad => \dp|tr\(3),
	combout => \dp|m_read[3]~3_combout\);

-- Location: LCCOMB_X53_Y27_N20
\dp|m_read[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[4]~4_combout\ = (\con|Mux19~0_combout\ & (\dp|tr\(4))) # (!\con|Mux19~0_combout\ & ((\dp|pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux19~0_combout\,
	datac => \dp|tr\(4),
	datad => \dp|pc\(4),
	combout => \dp|m_read[4]~4_combout\);

-- Location: LCCOMB_X49_Y26_N10
\dp|m_read[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[5]~5_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(5)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(5),
	datab => \con|Mux19~0_combout\,
	datad => \dp|tr\(5),
	combout => \dp|m_read[5]~5_combout\);

-- Location: LCCOMB_X55_Y25_N14
\dp|m_read[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[6]~6_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(6)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(6),
	datab => \dp|tr\(6),
	datac => \con|Mux19~0_combout\,
	combout => \dp|m_read[6]~6_combout\);

-- Location: LCCOMB_X52_Y26_N12
\dp|m_read[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[7]~7_combout\ = (\con|Mux19~0_combout\ & (\dp|tr\(7))) # (!\con|Mux19~0_combout\ & ((\dp|pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux19~0_combout\,
	datab => \dp|tr\(7),
	datad => \dp|pc\(7),
	combout => \dp|m_read[7]~7_combout\);

-- Location: LCCOMB_X51_Y25_N28
\dp|m_read[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[8]~8_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(8)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux19~0_combout\,
	datab => \dp|pc\(8),
	datad => \dp|tr\(8),
	combout => \dp|m_read[8]~8_combout\);

-- Location: LCCOMB_X52_Y26_N0
\dp|m_read[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[9]~9_combout\ = (\con|Mux19~0_combout\ & (\dp|tr\(9))) # (!\con|Mux19~0_combout\ & ((\dp|pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux19~0_combout\,
	datab => \dp|tr\(9),
	datad => \dp|pc\(9),
	combout => \dp|m_read[9]~9_combout\);

-- Location: LCCOMB_X51_Y25_N26
\dp|m_read[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[10]~10_combout\ = (\con|Mux19~0_combout\ & (\dp|tr\(10))) # (!\con|Mux19~0_combout\ & ((\dp|pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux19~0_combout\,
	datac => \dp|tr\(10),
	datad => \dp|pc\(10),
	combout => \dp|m_read[10]~10_combout\);

-- Location: LCCOMB_X52_Y25_N0
\dp|m_read[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[11]~11_combout\ = (\con|Mux19~0_combout\ & (\dp|tr\(11))) # (!\con|Mux19~0_combout\ & ((\dp|pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux19~0_combout\,
	datac => \dp|tr\(11),
	datad => \dp|pc\(11),
	combout => \dp|m_read[11]~11_combout\);

-- Location: LCCOMB_X53_Y26_N20
\dp|m_read[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[12]~12_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(12)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|pc\(12),
	datac => \dp|tr\(12),
	datad => \con|Mux19~0_combout\,
	combout => \dp|m_read[12]~12_combout\);

-- Location: M9K_X68_Y13_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y10_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y26_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\);

-- Location: LCCOMB_X51_Y26_N18
\dp|alu_instance|add|c[13]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[13]~26_combout\ = (\dp|alu_a[12]~25_combout\ & (!\dp|alu_instance|add|bx\(12) & (\dp|alu_instance|add|bx\(11) $ (\dp|alu_a[11]~23_combout\)))) # (!\dp|alu_a[12]~25_combout\ & (\dp|alu_instance|add|bx\(12) & 
-- (\dp|alu_instance|add|bx\(11) $ (\dp|alu_a[11]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[12]~25_combout\,
	datab => \dp|alu_instance|add|bx\(11),
	datac => \dp|alu_a[11]~23_combout\,
	datad => \dp|alu_instance|add|bx\(12),
	combout => \dp|alu_instance|add|c[13]~26_combout\);

-- Location: LCCOMB_X49_Y25_N24
\dp|rf_data[13]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[13]~26_combout\ = (\con|Mux6~0_combout\ & (((\con|Mux5~0_combout\)))) # (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(13))) # (!\con|Mux5~0_combout\ & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \dp|pc\(13),
	datac => \con|Mux5~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\,
	combout => \dp|rf_data[13]~26_combout\);

-- Location: LCCOMB_X49_Y25_N26
\dp|rf_data[13]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[13]~27_combout\ = (\con|Mux6~0_combout\ & ((\dp|rf_data[13]~26_combout\ & (\dp|ir\(6))) # (!\dp|rf_data[13]~26_combout\ & ((\dp|tr[13]~13_combout\))))) # (!\con|Mux6~0_combout\ & (((\dp|rf_data[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|tr[13]~13_combout\,
	datac => \con|Mux6~0_combout\,
	datad => \dp|rf_data[13]~26_combout\,
	combout => \dp|rf_data[13]~27_combout\);

-- Location: FF_X48_Y26_N17
\dp|rf_instance|regfile[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][13]~q\);

-- Location: FF_X50_Y26_N23
\dp|rf_instance|regfile[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][13]~q\);

-- Location: FF_X48_Y26_N7
\dp|rf_instance|regfile[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][13]~q\);

-- Location: FF_X50_Y26_N29
\dp|rf_instance|regfile[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][13]~q\);

-- Location: LCCOMB_X50_Y26_N28
\dp|rf_instance|Mux2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux2~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][13]~q\)) # (!\dp|rf_r1[0]~0_combout\ & 
-- ((\dp|rf_instance|regfile[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[1][13]~q\,
	datac => \dp|rf_instance|regfile[0][13]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux2~2_combout\);

-- Location: LCCOMB_X50_Y26_N22
\dp|rf_instance|Mux2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux2~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux2~2_combout\ & ((\dp|rf_instance|regfile[3][13]~q\))) # (!\dp|rf_instance|Mux2~2_combout\ & (\dp|rf_instance|regfile[2][13]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[2][13]~q\,
	datac => \dp|rf_instance|regfile[3][13]~q\,
	datad => \dp|rf_instance|Mux2~2_combout\,
	combout => \dp|rf_instance|Mux2~3_combout\);

-- Location: FF_X50_Y25_N23
\dp|rf_instance|regfile[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][13]~q\);

-- Location: LCCOMB_X49_Y25_N18
\dp|rf_instance|regfile[7][13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[7][13]~feeder_combout\ = \dp|rf_data[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[13]~27_combout\,
	combout => \dp|rf_instance|regfile[7][13]~feeder_combout\);

-- Location: FF_X49_Y25_N19
\dp|rf_instance|regfile[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[7][13]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][13]~q\);

-- Location: LCCOMB_X48_Y25_N16
\dp|rf_instance|regfile[6][13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][13]~feeder_combout\ = \dp|rf_data[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[13]~27_combout\,
	combout => \dp|rf_instance|regfile[6][13]~feeder_combout\);

-- Location: FF_X48_Y25_N17
\dp|rf_instance|regfile[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][13]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][13]~q\);

-- Location: FF_X50_Y25_N29
\dp|rf_instance|regfile[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][13]~q\);

-- Location: LCCOMB_X50_Y25_N12
\dp|rf_instance|Mux2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux2~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[6][13]~q\)) # (!\dp|rf_r1[1]~1_combout\ & 
-- ((\dp|rf_instance|regfile[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][13]~q\,
	datab => \dp|rf_instance|regfile[4][13]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux2~0_combout\);

-- Location: LCCOMB_X50_Y25_N14
\dp|rf_instance|Mux2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux2~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux2~0_combout\ & ((\dp|rf_instance|regfile[7][13]~q\))) # (!\dp|rf_instance|Mux2~0_combout\ & (\dp|rf_instance|regfile[5][13]~q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[5][13]~q\,
	datab => \dp|rf_instance|regfile[7][13]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|Mux2~0_combout\,
	combout => \dp|rf_instance|Mux2~1_combout\);

-- Location: LCCOMB_X50_Y26_N2
\dp|rf_instance|Mux2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux2~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux2~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux2~3_combout\,
	datac => \dp|rf_r1[2]~2_combout\,
	datad => \dp|rf_instance|Mux2~1_combout\,
	combout => \dp|rf_instance|Mux2~4_combout\);

-- Location: LCCOMB_X50_Y26_N12
\dp|alu_a[13]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[13]~26_combout\ = (\con|Mux12~1_combout\ & ((\dp|ir\(5)) # ((\con|Mux11~1_combout\)))) # (!\con|Mux12~1_combout\ & (((!\con|Mux11~1_combout\ & \dp|rf_instance|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \dp|ir\(5),
	datac => \con|Mux11~1_combout\,
	datad => \dp|rf_instance|Mux2~4_combout\,
	combout => \dp|alu_a[13]~26_combout\);

-- Location: LCCOMB_X50_Y26_N6
\dp|alu_a[13]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[13]~27_combout\ = (\con|Mux11~1_combout\ & ((\dp|alu_a[13]~26_combout\ & (\dp|tr\(13))) # (!\dp|alu_a[13]~26_combout\ & ((\dp|pc\(13)))))) # (!\con|Mux11~1_combout\ & (((\dp|alu_a[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \dp|tr\(13),
	datac => \dp|pc\(13),
	datad => \dp|alu_a[13]~26_combout\,
	combout => \dp|alu_a[13]~27_combout\);

-- Location: LCCOMB_X50_Y26_N0
\dp|alu_instance|add|bx[13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(13) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|pc[13]~13_combout\ & \dp|alu_b[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc[13]~13_combout\,
	datab => \dp|alu_b[6]~11_combout\,
	datac => \con|Mux17~0_combout\,
	datad => \dp|alu_b[8]~10_combout\,
	combout => \dp|alu_instance|add|bx\(13));

-- Location: LCCOMB_X50_Y26_N14
\dp|alu_instance|add|p_0[13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(13) = \dp|alu_a[13]~27_combout\ $ (\dp|alu_instance|add|bx\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[13]~27_combout\,
	datad => \dp|alu_instance|add|bx\(13),
	combout => \dp|alu_instance|add|p_0\(13));

-- Location: LCCOMB_X50_Y27_N30
\dp|alu_instance|add|c[14]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~40_combout\ = (\dp|alu_instance|add|c[13]~26_combout\ & (\dp|alu_instance|add|p_0\(13) & (\dp|alu_a[10]~21_combout\ $ (\dp|alu_instance|add|bx\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[10]~21_combout\,
	datab => \dp|alu_instance|add|bx\(10),
	datac => \dp|alu_instance|add|c[13]~26_combout\,
	datad => \dp|alu_instance|add|p_0\(13),
	combout => \dp|alu_instance|add|c[14]~40_combout\);

-- Location: LCCOMB_X50_Y29_N22
\dp|alu_instance|add|lvl2:9:GP2|P~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:9:GP2|P~1_combout\ = (\dp|alu_instance|add|p_0\(7) & (\dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ & (\dp|alu_instance|add|bx\(6) $ (\dp|alu_a[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(7),
	datab => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|bx\(6),
	datad => \dp|alu_a[6]~13_combout\,
	combout => \dp|alu_instance|add|lvl2:9:GP2|P~1_combout\);

-- Location: LCCOMB_X49_Y27_N12
\dp|alu_instance|add|c[14]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~29_combout\ = (\dp|alu_instance|add|c[14]~40_combout\ & (\dp|alu_instance|add|lvl2:9:GP2|P~1_combout\ & ((\dp|alu_instance|add|c[6]~14_combout\) # (\dp|alu_instance|add|c[10]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[14]~40_combout\,
	datab => \dp|alu_instance|add|c[6]~14_combout\,
	datac => \dp|alu_instance|add|lvl2:9:GP2|P~1_combout\,
	datad => \dp|alu_instance|add|c[10]~13_combout\,
	combout => \dp|alu_instance|add|c[14]~29_combout\);

-- Location: LCCOMB_X49_Y27_N18
\dp|alu_instance|add|c[14]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~28_combout\ = (\dp|alu_instance|add|p_0\(13) & (\dp|alu_instance|add|lvl1:9:GP1|G~0_combout\ & (\dp|alu_instance|add|p_0\(10) & \dp|alu_instance|add|c[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(13),
	datab => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|p_0\(10),
	datad => \dp|alu_instance|add|c[13]~26_combout\,
	combout => \dp|alu_instance|add|c[14]~28_combout\);

-- Location: LCCOMB_X51_Y26_N6
\dp|alu_instance|add|c[14]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~30_combout\ = (\dp|alu_instance|add|p_0\(13) & (\dp|alu_instance|add|lvl1:11:GP1|G~0_combout\ & (\dp|alu_instance|add|bx\(12) $ (\dp|alu_a[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(12),
	datab => \dp|alu_instance|add|p_0\(13),
	datac => \dp|alu_a[12]~25_combout\,
	datad => \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[14]~30_combout\);

-- Location: LCCOMB_X51_Y27_N20
\dp|alu_instance|add|c[13]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[13]~27_combout\ = (\dp|alu_instance|add|p_0\(10) & (\dp|alu_instance|add|c[13]~26_combout\ & (\dp|alu_instance|add|bx\(9) $ (\dp|alu_a[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(10),
	datab => \dp|alu_instance|add|bx\(9),
	datac => \dp|alu_a[9]~19_combout\,
	datad => \dp|alu_instance|add|c[13]~26_combout\,
	combout => \dp|alu_instance|add|c[13]~27_combout\);

-- Location: LCCOMB_X51_Y27_N30
\dp|alu_instance|add|c[14]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~31_combout\ = (\dp|alu_instance|add|p_0\(13) & (\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\ & (\dp|alu_a[8]~17_combout\ $ (\dp|alu_instance|add|bx\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[8]~17_combout\,
	datab => \dp|alu_instance|add|p_0\(13),
	datac => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|bx\(8),
	combout => \dp|alu_instance|add|c[14]~31_combout\);

-- Location: LCCOMB_X50_Y26_N20
\dp|alu_instance|add|lvl1:13:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\ = (\dp|alu_a[13]~27_combout\ & ((\dp|alu_instance|add|bx\(13)) # ((\dp|alu_instance|add|bx\(12) & \dp|alu_a[12]~25_combout\)))) # (!\dp|alu_a[13]~27_combout\ & (\dp|alu_instance|add|bx\(12) & 
-- (\dp|alu_a[12]~25_combout\ & \dp|alu_instance|add|bx\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[13]~27_combout\,
	datab => \dp|alu_instance|add|bx\(12),
	datac => \dp|alu_a[12]~25_combout\,
	datad => \dp|alu_instance|add|bx\(13),
	combout => \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\);

-- Location: LCCOMB_X50_Y26_N26
\dp|alu_instance|add|c[14]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~32_combout\ = (\dp|alu_instance|add|c[14]~30_combout\) # ((\dp|alu_instance|add|lvl1:13:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[13]~27_combout\ & \dp|alu_instance|add|c[14]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[14]~30_combout\,
	datab => \dp|alu_instance|add|c[13]~27_combout\,
	datac => \dp|alu_instance|add|c[14]~31_combout\,
	datad => \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[14]~32_combout\);

-- Location: LCCOMB_X51_Y24_N14
\dp|alu_instance|add|bx[14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(14) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|alu_b[6]~11_combout\ & \dp|pc[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|pc[14]~14_combout\,
	combout => \dp|alu_instance|add|bx\(14));

-- Location: LCCOMB_X55_Y25_N6
\dp|rf_data[14]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[14]~28_combout\ = (\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\) # ((\dp|tr[14]~14_combout\)))) # (!\con|Mux6~0_combout\ & (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|tr[14]~14_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\,
	combout => \dp|rf_data[14]~28_combout\);

-- Location: LCCOMB_X55_Y25_N28
\dp|rf_data[14]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[14]~29_combout\ = (\con|Mux5~0_combout\ & ((\dp|rf_data[14]~28_combout\ & ((\dp|ir\(7)))) # (!\dp|rf_data[14]~28_combout\ & (\dp|pc\(14))))) # (!\con|Mux5~0_combout\ & (((\dp|rf_data[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(14),
	datab => \con|Mux5~0_combout\,
	datac => \dp|ir\(7),
	datad => \dp|rf_data[14]~28_combout\,
	combout => \dp|rf_data[14]~29_combout\);

-- Location: FF_X53_Y29_N29
\dp|rf_instance|regfile[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[14]~29_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][14]~q\);

-- Location: LCCOMB_X55_Y24_N0
\dp|rf_instance|regfile[3][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[3][14]~feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile[3][14]~feeder_combout\);

-- Location: FF_X55_Y24_N1
\dp|rf_instance|regfile[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[3][14]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][14]~q\);

-- Location: LCCOMB_X56_Y29_N16
\dp|rf_instance|regfile[1][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][14]~feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile[1][14]~feeder_combout\);

-- Location: FF_X56_Y29_N17
\dp|rf_instance|regfile[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][14]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][14]~q\);

-- Location: LCCOMB_X53_Y24_N24
\dp|rf_instance|regfile[0][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[0][14]~feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile[0][14]~feeder_combout\);

-- Location: FF_X53_Y24_N25
\dp|rf_instance|regfile[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[0][14]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][14]~q\);

-- Location: LCCOMB_X53_Y24_N16
\dp|rf_instance|Mux1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux1~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][14]~q\)) # (!\dp|rf_r1[0]~0_combout\ & 
-- ((\dp|rf_instance|regfile[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][14]~q\,
	datab => \dp|rf_instance|regfile[0][14]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux1~2_combout\);

-- Location: LCCOMB_X53_Y24_N30
\dp|rf_instance|Mux1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux1~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux1~2_combout\ & ((\dp|rf_instance|regfile[3][14]~q\))) # (!\dp|rf_instance|Mux1~2_combout\ & (\dp|rf_instance|regfile[2][14]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[2][14]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[3][14]~q\,
	datad => \dp|rf_instance|Mux1~2_combout\,
	combout => \dp|rf_instance|Mux1~3_combout\);

-- Location: LCCOMB_X55_Y25_N24
\dp|rf_instance|regfile[7][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[7][14]~feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile[7][14]~feeder_combout\);

-- Location: FF_X55_Y25_N25
\dp|rf_instance|regfile[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[7][14]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][14]~q\);

-- Location: LCCOMB_X56_Y25_N8
\dp|rf_instance|regfile[5][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[5][14]~feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile[5][14]~feeder_combout\);

-- Location: FF_X56_Y25_N9
\dp|rf_instance|regfile[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[5][14]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][14]~q\);

-- Location: FF_X53_Y24_N7
\dp|rf_instance|regfile[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[14]~29_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][14]~q\);

-- Location: LCCOMB_X56_Y25_N30
\dp|rf_instance|regfile[6][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][14]~feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile[6][14]~feeder_combout\);

-- Location: FF_X56_Y25_N31
\dp|rf_instance|regfile[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][14]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][14]~q\);

-- Location: LCCOMB_X53_Y24_N20
\dp|rf_instance|Mux1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux1~0_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[6][14]~q\) # (\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[4][14]~q\ & ((!\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[4][14]~q\,
	datab => \dp|rf_instance|regfile[6][14]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux1~0_combout\);

-- Location: LCCOMB_X53_Y24_N26
\dp|rf_instance|Mux1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux1~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux1~0_combout\ & (\dp|rf_instance|regfile[7][14]~q\)) # (!\dp|rf_instance|Mux1~0_combout\ & ((\dp|rf_instance|regfile[5][14]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][14]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[5][14]~q\,
	datad => \dp|rf_instance|Mux1~0_combout\,
	combout => \dp|rf_instance|Mux1~1_combout\);

-- Location: LCCOMB_X53_Y24_N4
\dp|rf_instance|Mux1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux1~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux1~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux1~3_combout\,
	datad => \dp|rf_instance|Mux1~1_combout\,
	combout => \dp|rf_instance|Mux1~4_combout\);

-- Location: LCCOMB_X53_Y24_N14
\dp|alu_a[14]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[14]~28_combout\ = (\con|Mux11~1_combout\ & ((\con|Mux12~1_combout\) # ((\dp|pc\(14))))) # (!\con|Mux11~1_combout\ & (!\con|Mux12~1_combout\ & (\dp|rf_instance|Mux1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \con|Mux12~1_combout\,
	datac => \dp|rf_instance|Mux1~4_combout\,
	datad => \dp|pc\(14),
	combout => \dp|alu_a[14]~28_combout\);

-- Location: LCCOMB_X53_Y24_N28
\dp|alu_a[14]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[14]~29_combout\ = (\dp|alu_a[14]~28_combout\ & (((\dp|tr\(14)) # (!\con|Mux12~1_combout\)))) # (!\dp|alu_a[14]~28_combout\ & (\dp|ir\(5) & ((\con|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \dp|tr\(14),
	datac => \dp|alu_a[14]~28_combout\,
	datad => \con|Mux12~1_combout\,
	combout => \dp|alu_a[14]~29_combout\);

-- Location: LCCOMB_X53_Y24_N18
\dp|alu_instance|add|p_0[14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(14) = \dp|alu_instance|add|bx\(14) $ (\dp|alu_a[14]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|bx\(14),
	datad => \dp|alu_a[14]~29_combout\,
	combout => \dp|alu_instance|add|p_0\(14));

-- Location: LCCOMB_X49_Y27_N26
\dp|alu_instance|add|sum[14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(14) = \dp|alu_instance|add|p_0\(14) $ (((\dp|alu_instance|add|c[14]~29_combout\) # ((\dp|alu_instance|add|c[14]~28_combout\) # (\dp|alu_instance|add|c[14]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[14]~29_combout\,
	datab => \dp|alu_instance|add|c[14]~28_combout\,
	datac => \dp|alu_instance|add|c[14]~32_combout\,
	datad => \dp|alu_instance|add|p_0\(14),
	combout => \dp|alu_instance|add|sum\(14));

-- Location: LCCOMB_X53_Y24_N0
\dp|alu_instance|logic|o~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~13_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|alu_b[6]~11_combout\) # (!\dp|pc[14]~14_combout\)))) # (!\dp|alu_a[14]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[8]~10_combout\,
	datab => \dp|pc[14]~14_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|alu_a[14]~29_combout\,
	combout => \dp|alu_instance|logic|o~13_combout\);

-- Location: LCCOMB_X52_Y25_N2
\dp|tr[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[14]~14_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~13_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~1_combout\,
	datab => \dp|alu_instance|add|sum\(14),
	datad => \dp|alu_instance|logic|o~13_combout\,
	combout => \dp|tr[14]~14_combout\);

-- Location: FF_X52_Y25_N3
\dp|tr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[14]~14_combout\,
	asdata => \dp|rf_instance|Mux1~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(14));

-- Location: IOIBUF_X77_Y27_N1
\wa[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(14),
	o => \wa[14]~input_o\);

-- Location: LCCOMB_X53_Y25_N22
\dp|m_write[14]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[14]~2_combout\ = (\dp|m_write[15]~1_combout\ & ((\dp|tr\(14)) # ((\mem_w~input_o\ & \wa[14]~input_o\)))) # (!\dp|m_write[15]~1_combout\ & (\mem_w~input_o\ & ((\wa[14]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~1_combout\,
	datab => \mem_w~input_o\,
	datac => \dp|tr\(14),
	datad => \wa[14]~input_o\,
	combout => \dp|m_write[14]~2_combout\);

-- Location: LCCOMB_X53_Y25_N8
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0_combout\ & ((\dp|m_write[14]~2_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0_combout\,
	datab => \dp|m_write[14]~2_combout\,
	datac => \dp|m_write[15]~0_combout\,
	datad => \dp|tr[14]~14_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\);

-- Location: LCCOMB_X53_Y25_N2
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3) = (!\dp|m_write[15]~6_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ & \dp|m_write[13]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~6_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	datad => \dp|m_write[13]~4_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3));

-- Location: M9K_X27_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y25_N28
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3) = (!\dp|m_write[15]~6_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ & !\dp|m_write[13]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~6_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	datad => \dp|m_write[13]~4_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3));

-- Location: M9K_X68_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y26_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\);

-- Location: LCCOMB_X53_Y25_N10
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3) = (!\dp|m_write[13]~4_combout\ & (!\dp|m_write[15]~6_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~4_combout\,
	datac => \dp|m_write[15]~6_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3));

-- Location: M9K_X68_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y25_N24
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3) = (\dp|m_write[13]~4_combout\ & (!\dp|m_write[15]~6_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~4_combout\,
	datac => \dp|m_write[15]~6_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3));

-- Location: M9K_X27_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y26_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\);

-- Location: LCCOMB_X55_Y26_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\);

-- Location: M9K_X68_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y25_N20
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3) = (\dp|m_write[15]~6_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ & \dp|m_write[13]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~6_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	datad => \dp|m_write[13]~4_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3));

-- Location: M9K_X61_Y10_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y26_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\);

-- Location: LCCOMB_X55_Y26_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\);

-- Location: LCCOMB_X55_Y26_N24
\dp|ir[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[1]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\,
	combout => \dp|ir[1]~feeder_combout\);

-- Location: LCCOMB_X49_Y28_N16
\con|Mux0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux0~0_combout\ = (!\con|state\(1) & (\con|state\(0) & (!\con|state\(3) & !\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(1),
	datab => \con|state\(0),
	datac => \con|state\(3),
	datad => \con|state\(2),
	combout => \con|Mux0~0_combout\);

-- Location: FF_X55_Y26_N25
\dp|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[1]~feeder_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(1));

-- Location: LCCOMB_X53_Y30_N8
\dp|alu_a[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[1]~2_combout\ = (\con|Mux12~1_combout\ & ((\dp|ir\(1)) # ((\con|Mux11~1_combout\)))) # (!\con|Mux12~1_combout\ & (((\dp|rf_instance|Mux14~4_combout\ & !\con|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \dp|ir\(1),
	datac => \dp|rf_instance|Mux14~4_combout\,
	datad => \con|Mux11~1_combout\,
	combout => \dp|alu_a[1]~2_combout\);

-- Location: LCCOMB_X53_Y30_N2
\dp|alu_a[1]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[1]~3_combout\ = (\con|Mux11~1_combout\ & ((\dp|alu_a[1]~2_combout\ & (\dp|tr\(1))) # (!\dp|alu_a[1]~2_combout\ & ((\dp|pc\(1)))))) # (!\con|Mux11~1_combout\ & (((\dp|alu_a[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(1),
	datab => \con|Mux11~1_combout\,
	datac => \dp|alu_a[1]~2_combout\,
	datad => \dp|pc\(1),
	combout => \dp|alu_a[1]~3_combout\);

-- Location: LCCOMB_X53_Y30_N18
\dp|alu_instance|add|p_0[1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(1) = \con|Mux17~0_combout\ $ (\dp|alu_a[1]~3_combout\ $ (\dp|alu_b[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux17~0_combout\,
	datab => \dp|alu_a[1]~3_combout\,
	datad => \dp|alu_b[1]~3_combout\,
	combout => \dp|alu_instance|add|p_0\(1));

-- Location: LCCOMB_X52_Y28_N10
\dp|alu_instance|add|sum[1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(1) = \dp|alu_instance|add|p_0\(1) $ (((\dp|alu_b[0]~2_combout\ & (\dp|alu_a[0]~1_combout\)) # (!\dp|alu_b[0]~2_combout\ & ((\con|Mux17~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(1),
	datab => \dp|alu_a[0]~1_combout\,
	datac => \con|Mux17~0_combout\,
	datad => \dp|alu_b[0]~2_combout\,
	combout => \dp|alu_instance|add|sum\(1));

-- Location: LCCOMB_X53_Y30_N12
\dp|alu_instance|logic|o~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~0_combout\ = (!\dp|alu_a[1]~3_combout\) # (!\dp|alu_b[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_b[1]~3_combout\,
	datad => \dp|alu_a[1]~3_combout\,
	combout => \dp|alu_instance|logic|o~0_combout\);

-- Location: LCCOMB_X53_Y26_N12
\dp|tr[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[1]~1_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~0_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|sum\(1),
	datab => \dp|alu_instance|logic|o~0_combout\,
	datad => \con|Mux8~1_combout\,
	combout => \dp|tr[1]~1_combout\);

-- Location: FF_X53_Y26_N13
\dp|tr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[1]~1_combout\,
	asdata => \dp|rf_instance|Mux14~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(1));

-- Location: LCCOMB_X53_Y26_N6
\dp|m_write[1]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[1]~10_combout\ = (\con|Mux8~0_combout\ & ((\con|Equal0~4_combout\ & ((\dp|tr[1]~1_combout\))) # (!\con|Equal0~4_combout\ & (\dp|tr\(1))))) # (!\con|Mux8~0_combout\ & (((\dp|tr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~0_combout\,
	datab => \con|Equal0~4_combout\,
	datac => \dp|tr\(1),
	datad => \dp|tr[1]~1_combout\,
	combout => \dp|m_write[1]~10_combout\);

-- Location: LCCOMB_X53_Y26_N24
\dp|m_write[1]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[1]~11_combout\ = (\mem_w~input_o\ & (\wa[1]~input_o\)) # (!\mem_w~input_o\ & ((\dp|m_write[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \wa[1]~input_o\,
	datad => \dp|m_write[1]~10_combout\,
	combout => \dp|m_write[1]~11_combout\);

-- Location: M9K_X61_Y35_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y37_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y26_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\);

-- Location: M9K_X61_Y9_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y15_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y26_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: M9K_X27_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y7_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y26_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: LCCOMB_X59_Y26_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: M9K_X61_Y39_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y16_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y26_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\);

-- Location: LCCOMB_X59_Y26_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\);

-- Location: LCCOMB_X59_Y26_N20
\dp|ir[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[0]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\,
	combout => \dp|ir[0]~feeder_combout\);

-- Location: FF_X59_Y26_N21
\dp|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[0]~feeder_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(0));

-- Location: LCCOMB_X56_Y27_N4
\dp|alu_b[0]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[0]~2_combout\ = (\con|Mux9~5_combout\ & (\dp|ir\(0))) # (!\con|Mux9~5_combout\ & (((\con|Mux10~3_combout\) # (\dp|pc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux9~5_combout\,
	datab => \dp|ir\(0),
	datac => \con|Mux10~3_combout\,
	datad => \dp|pc[0]~0_combout\,
	combout => \dp|alu_b[0]~2_combout\);

-- Location: LCCOMB_X56_Y27_N18
\dp|alu_instance|o[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|o[0]~1_combout\ = (\dp|alu_b[0]~2_combout\) # ((\dp|ir\(13) & (!\con|p1~1_combout\ & \con|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(13),
	datab => \con|p1~1_combout\,
	datac => \dp|alu_b[0]~2_combout\,
	datad => \con|Mux8~0_combout\,
	combout => \dp|alu_instance|o[0]~1_combout\);

-- Location: LCCOMB_X52_Y28_N24
\dp|tr[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[0]~0_combout\ = (\dp|alu_a[0]~1_combout\ & ((!\dp|alu_b[0]~2_combout\))) # (!\dp|alu_a[0]~1_combout\ & (\dp|alu_instance|o[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|o[0]~1_combout\,
	datab => \dp|alu_a[0]~1_combout\,
	datad => \dp|alu_b[0]~2_combout\,
	combout => \dp|tr[0]~0_combout\);

-- Location: LCCOMB_X53_Y27_N22
\dp|alu_instance|Equal0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~1_combout\ = (!\dp|tr[0]~0_combout\ & (!\dp|tr[2]~2_combout\ & (!\dp|tr[1]~1_combout\ & !\dp|tr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[0]~0_combout\,
	datab => \dp|tr[2]~2_combout\,
	datac => \dp|tr[1]~1_combout\,
	datad => \dp|tr[3]~3_combout\,
	combout => \dp|alu_instance|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y25_N4
\dp|alu_instance|Equal0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~4_combout\ = (!\dp|tr[14]~14_combout\ & (!\dp|tr[13]~13_combout\ & (!\dp|tr[15]~15_combout\ & !\dp|tr[12]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[14]~14_combout\,
	datab => \dp|tr[13]~13_combout\,
	datac => \dp|tr[15]~15_combout\,
	datad => \dp|tr[12]~12_combout\,
	combout => \dp|alu_instance|Equal0~4_combout\);

-- Location: LCCOMB_X52_Y25_N14
\dp|alu_instance|Equal0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~3_combout\ = (!\dp|tr[10]~10_combout\ & (!\dp|tr[11]~11_combout\ & (!\dp|tr[8]~8_combout\ & !\dp|tr[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[10]~10_combout\,
	datab => \dp|tr[11]~11_combout\,
	datac => \dp|tr[8]~8_combout\,
	datad => \dp|tr[9]~9_combout\,
	combout => \dp|alu_instance|Equal0~3_combout\);

-- Location: LCCOMB_X52_Y27_N4
\dp|alu_instance|Equal0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~2_combout\ = (!\dp|tr[5]~5_combout\ & (!\dp|tr[6]~6_combout\ & (!\dp|tr[7]~7_combout\ & !\dp|tr[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[5]~5_combout\,
	datab => \dp|tr[6]~6_combout\,
	datac => \dp|tr[7]~7_combout\,
	datad => \dp|tr[4]~4_combout\,
	combout => \dp|alu_instance|Equal0~2_combout\);

-- Location: LCCOMB_X51_Y28_N18
\dp|alu_instance|Equal0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~5_combout\ = (\dp|alu_instance|Equal0~1_combout\ & (\dp|alu_instance|Equal0~4_combout\ & (\dp|alu_instance|Equal0~3_combout\ & \dp|alu_instance|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|Equal0~1_combout\,
	datab => \dp|alu_instance|Equal0~4_combout\,
	datac => \dp|alu_instance|Equal0~3_combout\,
	datad => \dp|alu_instance|Equal0~2_combout\,
	combout => \dp|alu_instance|Equal0~5_combout\);

-- Location: LCCOMB_X49_Y29_N16
\con|Mux9~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux9~4_combout\ = (!\con|state\(0) & ((\con|state\(2) & ((\dp|alu_instance|Equal0~5_combout\))) # (!\con|state\(2) & (\con|alu_bc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(0),
	datac => \con|alu_bc~0_combout\,
	datad => \dp|alu_instance|Equal0~5_combout\,
	combout => \con|Mux9~4_combout\);

-- Location: LCCOMB_X49_Y29_N4
\dp|alu_b[6]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[6]~11_combout\ = (!\con|Mux10~3_combout\ & ((\con|state\(3)) # ((!\con|state\(1)) # (!\con|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|Mux9~4_combout\,
	datac => \con|state\(1),
	datad => \con|Mux10~3_combout\,
	combout => \dp|alu_b[6]~11_combout\);

-- Location: LCCOMB_X50_Y27_N24
\dp|alu_instance|add|bx[10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(10) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|alu_b[6]~11_combout\ & \dp|pc[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~11_combout\,
	datab => \con|Mux17~0_combout\,
	datac => \dp|alu_b[8]~10_combout\,
	datad => \dp|pc[10]~10_combout\,
	combout => \dp|alu_instance|add|bx\(10));

-- Location: LCCOMB_X49_Y27_N6
\dp|alu_instance|add|p_0[10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(10) = \dp|alu_instance|add|bx\(10) $ (\dp|alu_a[10]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|bx\(10),
	datad => \dp|alu_a[10]~21_combout\,
	combout => \dp|alu_instance|add|p_0\(10));

-- Location: LCCOMB_X49_Y27_N10
\dp|alu_instance|add|c[10]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[10]~21_combout\ = (\dp|alu_instance|add|lvl2:9:GP2|P~1_combout\ & ((\dp|alu_instance|add|lvl1:5:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\ & \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:9:GP2|P~1_combout\,
	datac => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[10]~21_combout\);

-- Location: LCCOMB_X49_Y27_N16
\dp|alu_instance|add|c[10]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[10]~22_combout\ = (\dp|alu_instance|add|lvl1:9:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[10]~21_combout\) # ((\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\ & \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\,
	datad => \dp|alu_instance|add|c[10]~21_combout\,
	combout => \dp|alu_instance|add|c[10]~22_combout\);

-- Location: LCCOMB_X49_Y27_N20
\dp|alu_instance|add|sum[10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(10) = \dp|alu_instance|add|p_0\(10) $ (((\dp|alu_instance|add|c[10]~22_combout\) # ((\dp|alu_instance|add|lvl2:9:GP2|P~1_combout\ & \dp|alu_instance|add|c[10]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(10),
	datab => \dp|alu_instance|add|c[10]~22_combout\,
	datac => \dp|alu_instance|add|lvl2:9:GP2|P~1_combout\,
	datad => \dp|alu_instance|add|c[10]~13_combout\,
	combout => \dp|alu_instance|add|sum\(10));

-- Location: LCCOMB_X50_Y27_N10
\dp|alu_instance|logic|o~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~9_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|pc[10]~10_combout\) # (!\dp|alu_b[6]~11_combout\)))) # (!\dp|alu_a[10]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~11_combout\,
	datab => \dp|alu_a[10]~21_combout\,
	datac => \dp|alu_b[8]~10_combout\,
	datad => \dp|pc[10]~10_combout\,
	combout => \dp|alu_instance|logic|o~9_combout\);

-- Location: LCCOMB_X52_Y25_N26
\dp|tr[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[10]~10_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~9_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~1_combout\,
	datab => \dp|alu_instance|add|sum\(10),
	datad => \dp|alu_instance|logic|o~9_combout\,
	combout => \dp|tr[10]~10_combout\);

-- Location: FF_X53_Y27_N13
\dp|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[10]~feeder_combout\,
	asdata => \dp|tr[10]~10_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(10));

-- Location: LCCOMB_X51_Y25_N16
\dp|rf_data[10]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[10]~20_combout\ = (\con|Mux6~0_combout\ & (((\dp|tr[10]~10_combout\) # (\con|Mux5~0_combout\)))) # (!\con|Mux6~0_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ & ((!\con|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\,
	datab => \dp|tr[10]~10_combout\,
	datac => \con|Mux6~0_combout\,
	datad => \con|Mux5~0_combout\,
	combout => \dp|rf_data[10]~20_combout\);

-- Location: LCCOMB_X51_Y25_N2
\dp|rf_data[10]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[10]~21_combout\ = (\con|Mux5~0_combout\ & ((\dp|rf_data[10]~20_combout\ & ((\dp|ir\(3)))) # (!\dp|rf_data[10]~20_combout\ & (\dp|pc\(10))))) # (!\con|Mux5~0_combout\ & (((\dp|rf_data[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux5~0_combout\,
	datab => \dp|pc\(10),
	datac => \dp|ir\(3),
	datad => \dp|rf_data[10]~20_combout\,
	combout => \dp|rf_data[10]~21_combout\);

-- Location: FF_X51_Y25_N3
\dp|rf_instance|regfile[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[10]~21_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][10]~q\);

-- Location: LCCOMB_X50_Y27_N26
\dp|rf_instance|Mux5~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux5~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (\dp|rf_r1[1]~1_combout\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][10]~q\))) # (!\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[4][10]~q\,
	datad => \dp|rf_instance|regfile[6][10]~q\,
	combout => \dp|rf_instance|Mux5~0_combout\);

-- Location: LCCOMB_X50_Y27_N4
\dp|rf_instance|Mux5~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux5~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux5~0_combout\ & (\dp|rf_instance|regfile[7][10]~q\)) # (!\dp|rf_instance|Mux5~0_combout\ & ((\dp|rf_instance|regfile[5][10]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile[7][10]~q\,
	datac => \dp|rf_instance|regfile[5][10]~q\,
	datad => \dp|rf_instance|Mux5~0_combout\,
	combout => \dp|rf_instance|Mux5~1_combout\);

-- Location: LCCOMB_X51_Y26_N16
\dp|rf_instance|Mux5~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux5~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[1][10]~q\))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (\dp|rf_instance|regfile[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][10]~q\,
	datab => \dp|rf_instance|regfile[1][10]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux5~2_combout\);

-- Location: LCCOMB_X51_Y26_N2
\dp|rf_instance|Mux5~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux5~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux5~2_combout\ & ((\dp|rf_instance|regfile[3][10]~q\))) # (!\dp|rf_instance|Mux5~2_combout\ & (\dp|rf_instance|regfile[2][10]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[2][10]~q\,
	datac => \dp|rf_instance|regfile[3][10]~q\,
	datad => \dp|rf_instance|Mux5~2_combout\,
	combout => \dp|rf_instance|Mux5~3_combout\);

-- Location: LCCOMB_X50_Y27_N8
\dp|rf_instance|Mux5~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux5~4_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux5~1_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux5~1_combout\,
	datad => \dp|rf_instance|Mux5~3_combout\,
	combout => \dp|rf_instance|Mux5~4_combout\);

-- Location: LCCOMB_X53_Y24_N8
\dp|m_data[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[10]~10_combout\ = (\mem_w~input_o\ & (\inst[10]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \inst[10]~input_o\,
	datad => \dp|rf_instance|Mux5~4_combout\,
	combout => \dp|m_data[10]~10_combout\);

-- Location: M9K_X47_Y40_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~63\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\);

-- Location: M9K_X47_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y37_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~61\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\);

-- Location: M9K_X47_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y36_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~60\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\);

-- Location: LCCOMB_X48_Y28_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~62\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\);

-- Location: M9K_X61_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~64\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\);

-- Location: LCCOMB_X51_Y28_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\);

-- Location: FF_X51_Y28_N5
\dp|ir[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\,
	sload => VCC,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(10));

-- Location: LCCOMB_X51_Y28_N4
\dp|rf_r1[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_r1[1]~1_combout\ = (\con|Mux21~0_combout\ & ((\con|state\(1) & ((\con|rf_master\(1)))) # (!\con|state\(1) & (\dp|ir\(10))))) # (!\con|Mux21~0_combout\ & (((\dp|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux21~0_combout\,
	datab => \con|state\(1),
	datac => \dp|ir\(10),
	datad => \con|rf_master\(1),
	combout => \dp|rf_r1[1]~1_combout\);

-- Location: LCCOMB_X51_Y29_N2
\dp|rf_instance|Mux8~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux8~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][7]~q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[1][7]~q\,
	datac => \dp|rf_instance|regfile[0][7]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux8~2_combout\);

-- Location: LCCOMB_X51_Y29_N26
\dp|rf_instance|Mux8~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux8~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux8~2_combout\ & (\dp|rf_instance|regfile[3][7]~q\)) # (!\dp|rf_instance|Mux8~2_combout\ & ((\dp|rf_instance|regfile[2][7]~q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (\dp|rf_instance|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|Mux8~2_combout\,
	datac => \dp|rf_instance|regfile[3][7]~q\,
	datad => \dp|rf_instance|regfile[2][7]~q\,
	combout => \dp|rf_instance|Mux8~3_combout\);

-- Location: LCCOMB_X52_Y29_N10
\dp|rf_instance|Mux8~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux8~0_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][7]~q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[4][7]~q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][7]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[4][7]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux8~0_combout\);

-- Location: LCCOMB_X52_Y29_N20
\dp|rf_instance|Mux8~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux8~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux8~0_combout\ & (\dp|rf_instance|regfile[7][7]~q\)) # (!\dp|rf_instance|Mux8~0_combout\ & ((\dp|rf_instance|regfile[5][7]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile[7][7]~q\,
	datac => \dp|rf_instance|regfile[5][7]~q\,
	datad => \dp|rf_instance|Mux8~0_combout\,
	combout => \dp|rf_instance|Mux8~1_combout\);

-- Location: LCCOMB_X51_Y29_N4
\dp|rf_instance|Mux8~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux8~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux8~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux8~3_combout\,
	datac => \dp|rf_instance|Mux8~1_combout\,
	datad => \dp|rf_r1[2]~2_combout\,
	combout => \dp|rf_instance|Mux8~4_combout\);

-- Location: LCCOMB_X55_Y25_N18
\dp|m_data[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[7]~7_combout\ = (\mem_w~input_o\ & (\inst[7]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst[7]~input_o\,
	datab => \mem_w~input_o\,
	datad => \dp|rf_instance|Mux8~4_combout\,
	combout => \dp|m_data[7]~7_combout\);

-- Location: M9K_X47_Y16_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y14_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\);

-- Location: M9K_X47_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y10_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\);

-- Location: M9K_X47_Y15_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y9_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\);

-- Location: M9K_X27_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\);

-- Location: LCCOMB_X48_Y25_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\);

-- Location: LCCOMB_X48_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\);

-- Location: FF_X48_Y25_N1
\dp|ir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(7));

-- Location: LCCOMB_X52_Y26_N18
\dp|rf_instance|regfile[6][4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][4]~feeder_combout\ = \dp|rf_data[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[4]~9_combout\,
	combout => \dp|rf_instance|regfile[6][4]~feeder_combout\);

-- Location: FF_X52_Y26_N19
\dp|rf_instance|regfile[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][4]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][4]~q\);

-- Location: FF_X52_Y29_N25
\dp|rf_instance|regfile[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][4]~q\);

-- Location: LCCOMB_X52_Y29_N22
\dp|rf_instance|Mux27~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux27~2_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile[6][4]~q\) # ((\dp|ir\(6))))) # (!\dp|ir\(7) & (((!\dp|ir\(6) & \dp|rf_instance|regfile[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[6][4]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[4][4]~q\,
	combout => \dp|rf_instance|Mux27~2_combout\);

-- Location: FF_X52_Y26_N1
\dp|rf_instance|regfile[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][4]~q\);

-- Location: FF_X52_Y29_N31
\dp|rf_instance|regfile[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][4]~q\);

-- Location: LCCOMB_X52_Y29_N30
\dp|rf_instance|Mux27~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux27~3_combout\ = (\dp|rf_instance|Mux27~2_combout\ & ((\dp|rf_instance|regfile[7][4]~q\) # ((!\dp|ir\(6))))) # (!\dp|rf_instance|Mux27~2_combout\ & (((\dp|rf_instance|regfile[5][4]~q\ & \dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux27~2_combout\,
	datab => \dp|rf_instance|regfile[7][4]~q\,
	datac => \dp|rf_instance|regfile[5][4]~q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|Mux27~3_combout\);

-- Location: FF_X51_Y30_N11
\dp|rf_instance|regfile[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][4]~q\);

-- Location: FF_X53_Y29_N27
\dp|rf_instance|regfile[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][4]~q\);

-- Location: LCCOMB_X53_Y29_N26
\dp|rf_instance|Mux27~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux27~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][4]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][4]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][4]~q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile[1][4]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux27~0_combout\);

-- Location: FF_X52_Y30_N23
\dp|rf_instance|regfile[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][4]~q\);

-- Location: LCCOMB_X53_Y29_N4
\dp|rf_instance|Mux27~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux27~1_combout\ = (\dp|rf_instance|Mux27~0_combout\ & ((\dp|rf_instance|regfile[3][4]~q\) # ((!\dp|ir\(7))))) # (!\dp|rf_instance|Mux27~0_combout\ & (((\dp|rf_instance|regfile[2][4]~q\ & \dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux27~0_combout\,
	datab => \dp|rf_instance|regfile[3][4]~q\,
	datac => \dp|rf_instance|regfile[2][4]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux27~1_combout\);

-- Location: LCCOMB_X53_Y27_N8
\dp|pc[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[4]~4_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux27~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \dp|rf_instance|Mux27~3_combout\,
	datad => \dp|rf_instance|Mux27~1_combout\,
	combout => \dp|pc[4]~4_combout\);

-- Location: LCCOMB_X53_Y27_N30
\dp|alu_b[4]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[4]~6_combout\ = (\con|Mux9~5_combout\ & (\dp|ir\(4))) # (!\con|Mux9~5_combout\ & (((\dp|pc[4]~4_combout\ & !\con|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(4),
	datab => \dp|pc[4]~4_combout\,
	datac => \con|Mux9~5_combout\,
	datad => \con|Mux10~3_combout\,
	combout => \dp|alu_b[4]~6_combout\);

-- Location: LCCOMB_X52_Y27_N6
\dp|alu_instance|logic|o~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~3_combout\ = (!\dp|alu_a[4]~9_combout\) # (!\dp|alu_b[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[4]~6_combout\,
	datad => \dp|alu_a[4]~9_combout\,
	combout => \dp|alu_instance|logic|o~3_combout\);

-- Location: LCCOMB_X52_Y27_N2
\dp|alu_instance|add|sum[4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(4) = \dp|alu_instance|add|c[4]~11_combout\ $ (\con|Mux17~0_combout\ $ (\dp|alu_b[4]~6_combout\ $ (\dp|alu_a[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[4]~11_combout\,
	datab => \con|Mux17~0_combout\,
	datac => \dp|alu_b[4]~6_combout\,
	datad => \dp|alu_a[4]~9_combout\,
	combout => \dp|alu_instance|add|sum\(4));

-- Location: LCCOMB_X52_Y27_N16
\dp|tr[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[4]~4_combout\ = (\con|Mux8~1_combout\ & (\dp|alu_instance|logic|o~3_combout\)) # (!\con|Mux8~1_combout\ & ((\dp|alu_instance|add|sum\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|logic|o~3_combout\,
	datab => \con|Mux8~1_combout\,
	datad => \dp|alu_instance|add|sum\(4),
	combout => \dp|tr[4]~4_combout\);

-- Location: LCCOMB_X48_Y25_N26
\dp|rf_data[4]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[4]~8_combout\ = (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(4))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \dp|pc\(4),
	datac => \con|Mux5~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\,
	combout => \dp|rf_data[4]~8_combout\);

-- Location: LCCOMB_X52_Y26_N10
\dp|rf_data[4]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[4]~9_combout\ = (\dp|rf_data[4]~8_combout\) # ((\con|Mux6~0_combout\ & (!\con|Mux5~0_combout\ & \dp|tr[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|tr[4]~4_combout\,
	datad => \dp|rf_data[4]~8_combout\,
	combout => \dp|rf_data[4]~9_combout\);

-- Location: FF_X53_Y29_N5
\dp|rf_instance|regfile[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][4]~q\);

-- Location: LCCOMB_X51_Y30_N24
\dp|rf_instance|Mux11~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux11~2_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_instance|regfile[1][4]~q\) # (\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[0][4]~q\ & ((!\dp|rf_r1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][4]~q\,
	datab => \dp|rf_instance|regfile[1][4]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux11~2_combout\);

-- Location: LCCOMB_X52_Y30_N22
\dp|rf_instance|Mux11~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux11~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux11~2_combout\ & ((\dp|rf_instance|regfile[3][4]~q\))) # (!\dp|rf_instance|Mux11~2_combout\ & (\dp|rf_instance|regfile[2][4]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[2][4]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[3][4]~q\,
	datad => \dp|rf_instance|Mux11~2_combout\,
	combout => \dp|rf_instance|Mux11~3_combout\);

-- Location: LCCOMB_X52_Y29_N0
\dp|rf_instance|Mux11~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux11~0_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][4]~q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[4][4]~q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][4]~q\,
	datab => \dp|rf_instance|regfile[4][4]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux11~0_combout\);

-- Location: LCCOMB_X52_Y29_N2
\dp|rf_instance|Mux11~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux11~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux11~0_combout\ & (\dp|rf_instance|regfile[7][4]~q\)) # (!\dp|rf_instance|Mux11~0_combout\ & ((\dp|rf_instance|regfile[5][4]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile[7][4]~q\,
	datac => \dp|rf_instance|regfile[5][4]~q\,
	datad => \dp|rf_instance|Mux11~0_combout\,
	combout => \dp|rf_instance|Mux11~1_combout\);

-- Location: LCCOMB_X52_Y30_N24
\dp|rf_instance|Mux11~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux11~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux11~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux11~3_combout\,
	datad => \dp|rf_instance|Mux11~1_combout\,
	combout => \dp|rf_instance|Mux11~4_combout\);

-- Location: LCCOMB_X55_Y30_N20
\dp|m_data[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[4]~4_combout\ = (\mem_w~input_o\ & (\inst[4]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \inst[4]~input_o\,
	datad => \dp|rf_instance|Mux11~4_combout\,
	combout => \dp|m_data[4]~4_combout\);

-- Location: M9K_X47_Y13_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y45_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\);

-- Location: M9K_X47_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y45_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\);

-- Location: M9K_X47_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\);

-- Location: M9K_X47_Y12_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N6
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\);

-- Location: LCCOMB_X48_Y25_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\);

-- Location: LCCOMB_X48_Y25_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\);

-- Location: FF_X48_Y25_N19
\dp|ir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(4));

-- Location: LCCOMB_X48_Y27_N24
\dp|rf_w[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[1]~2_combout\ = (\con|Mux4~0_combout\ & ((\dp|ir\(7)) # ((\con|Mux3~1_combout\)))) # (!\con|Mux4~0_combout\ & (((!\con|Mux3~1_combout\ & \dp|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \con|Mux4~0_combout\,
	datac => \con|Mux3~1_combout\,
	datad => \dp|ir\(10),
	combout => \dp|rf_w[1]~2_combout\);

-- Location: LCCOMB_X48_Y27_N26
\dp|rf_w[1]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[1]~3_combout\ = (\con|Mux3~1_combout\ & ((\dp|rf_w[1]~2_combout\ & (\con|rf_master\(1))) # (!\dp|rf_w[1]~2_combout\ & ((\dp|ir\(4)))))) # (!\con|Mux3~1_combout\ & (((\dp|rf_w[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_master\(1),
	datab => \dp|ir\(4),
	datac => \con|Mux3~1_combout\,
	datad => \dp|rf_w[1]~2_combout\,
	combout => \dp|rf_w[1]~3_combout\);

-- Location: LCCOMB_X48_Y27_N2
\dp|rf_instance|Decoder0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~7_combout\ = (\dp|rf_w[0]~1_combout\ & (\dp|rf_w[2]~5_combout\ & (\dp|rf_w[1]~3_combout\ & \con|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[2]~5_combout\,
	datac => \dp|rf_w[1]~3_combout\,
	datad => \con|Mux7~2_combout\,
	combout => \dp|rf_instance|Decoder0~7_combout\);

-- Location: FF_X56_Y26_N11
\dp|rf_instance|regfile[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[7][3]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][3]~q\);

-- Location: FF_X52_Y30_N27
\dp|rf_instance|regfile[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][3]~q\);

-- Location: LCCOMB_X49_Y26_N2
\dp|rf_instance|regfile[6][3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[6][3]~feeder_combout\ = \dp|rf_data[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[3]~7_combout\,
	combout => \dp|rf_instance|regfile[6][3]~feeder_combout\);

-- Location: FF_X49_Y26_N3
\dp|rf_instance|regfile[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[6][3]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][3]~q\);

-- Location: FF_X50_Y30_N5
\dp|rf_instance|regfile[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][3]~q\);

-- Location: LCCOMB_X49_Y26_N12
\dp|rf_instance|Mux28~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux28~2_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile[6][3]~q\) # ((\dp|ir\(6))))) # (!\dp|ir\(7) & (((!\dp|ir\(6) & \dp|rf_instance|regfile[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[6][3]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[4][3]~q\,
	combout => \dp|rf_instance|Mux28~2_combout\);

-- Location: LCCOMB_X49_Y26_N14
\dp|rf_instance|Mux28~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux28~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux28~2_combout\ & (\dp|rf_instance|regfile[7][3]~q\)) # (!\dp|rf_instance|Mux28~2_combout\ & ((\dp|rf_instance|regfile[5][3]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][3]~q\,
	datab => \dp|rf_instance|regfile[5][3]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|Mux28~2_combout\,
	combout => \dp|rf_instance|Mux28~3_combout\);

-- Location: FF_X52_Y30_N5
\dp|rf_instance|regfile[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][3]~q\);

-- Location: LCCOMB_X56_Y30_N6
\dp|rf_instance|regfile[1][3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][3]~feeder_combout\ = \dp|rf_data[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[3]~7_combout\,
	combout => \dp|rf_instance|regfile[1][3]~feeder_combout\);

-- Location: FF_X56_Y30_N7
\dp|rf_instance|regfile[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][3]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][3]~q\);

-- Location: FF_X53_Y30_N13
\dp|rf_instance|regfile[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][3]~q\);

-- Location: LCCOMB_X56_Y30_N28
\dp|rf_instance|Mux28~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux28~0_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile[1][3]~q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][3]~q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[0][3]~q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|Mux28~0_combout\);

-- Location: LCCOMB_X56_Y30_N26
\dp|rf_instance|Mux28~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux28~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux28~0_combout\ & (\dp|rf_instance|regfile[3][3]~q\)) # (!\dp|rf_instance|Mux28~0_combout\ & ((\dp|rf_instance|regfile[2][3]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][3]~q\,
	datab => \dp|rf_instance|regfile[2][3]~q\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|Mux28~0_combout\,
	combout => \dp|rf_instance|Mux28~1_combout\);

-- Location: LCCOMB_X53_Y27_N14
\dp|pc[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[3]~3_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux28~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux28~3_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|Mux28~1_combout\,
	combout => \dp|pc[3]~3_combout\);

-- Location: LCCOMB_X53_Y27_N28
\dp|alu_b[3]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[3]~5_combout\ = (\con|Mux9~5_combout\ & (\dp|ir\(3))) # (!\con|Mux9~5_combout\ & (((\dp|pc[3]~3_combout\ & !\con|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(3),
	datab => \dp|pc[3]~3_combout\,
	datac => \con|Mux9~5_combout\,
	datad => \con|Mux10~3_combout\,
	combout => \dp|alu_b[3]~5_combout\);

-- Location: LCCOMB_X52_Y30_N26
\dp|alu_instance|logic|o~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~2_combout\ = (!\dp|alu_a[3]~7_combout\) # (!\dp|alu_b[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_b[3]~5_combout\,
	datad => \dp|alu_a[3]~7_combout\,
	combout => \dp|alu_instance|logic|o~2_combout\);

-- Location: LCCOMB_X52_Y30_N16
\dp|alu_instance|add|sum[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(3) = \dp|alu_a[3]~7_combout\ $ (\dp|alu_instance|add|bx\(3) $ (((\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\) # (\dp|alu_instance|add|c[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|c[5]~9_combout\,
	datac => \dp|alu_a[3]~7_combout\,
	datad => \dp|alu_instance|add|bx\(3),
	combout => \dp|alu_instance|add|sum\(3));

-- Location: LCCOMB_X56_Y26_N2
\dp|tr[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[3]~3_combout\ = (\con|Mux8~1_combout\ & (\dp|alu_instance|logic|o~2_combout\)) # (!\con|Mux8~1_combout\ & ((\dp|alu_instance|add|sum\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Mux8~1_combout\,
	datac => \dp|alu_instance|logic|o~2_combout\,
	datad => \dp|alu_instance|add|sum\(3),
	combout => \dp|tr[3]~3_combout\);

-- Location: LCCOMB_X55_Y26_N6
\dp|rf_data[3]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[3]~6_combout\ = (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(3))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(3),
	datab => \con|Mux5~0_combout\,
	datac => \con|Mux6~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\,
	combout => \dp|rf_data[3]~6_combout\);

-- Location: LCCOMB_X56_Y26_N16
\dp|rf_data[3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[3]~7_combout\ = (\dp|rf_data[3]~6_combout\) # ((\con|Mux6~0_combout\ & (\dp|tr[3]~3_combout\ & !\con|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \dp|tr[3]~3_combout\,
	datac => \dp|rf_data[3]~6_combout\,
	datad => \con|Mux5~0_combout\,
	combout => \dp|rf_data[3]~7_combout\);

-- Location: LCCOMB_X56_Y30_N16
\dp|rf_instance|regfile[2][3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[2][3]~feeder_combout\ = \dp|rf_data[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[3]~7_combout\,
	combout => \dp|rf_instance|regfile[2][3]~feeder_combout\);

-- Location: FF_X56_Y30_N17
\dp|rf_instance|regfile[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[2][3]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][3]~q\);

-- Location: LCCOMB_X53_Y30_N16
\dp|rf_instance|Mux12~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux12~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[1][3]~q\))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (\dp|rf_instance|regfile[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[0][3]~q\,
	datab => \dp|rf_instance|regfile[1][3]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux12~2_combout\);

-- Location: LCCOMB_X52_Y30_N4
\dp|rf_instance|Mux12~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux12~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux12~2_combout\ & ((\dp|rf_instance|regfile[3][3]~q\))) # (!\dp|rf_instance|Mux12~2_combout\ & (\dp|rf_instance|regfile[2][3]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[2][3]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[3][3]~q\,
	datad => \dp|rf_instance|Mux12~2_combout\,
	combout => \dp|rf_instance|Mux12~3_combout\);

-- Location: LCCOMB_X50_Y30_N4
\dp|rf_instance|Mux12~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux12~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[6][3]~q\)) # (!\dp|rf_r1[1]~1_combout\ & 
-- ((\dp|rf_instance|regfile[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile[6][3]~q\,
	datac => \dp|rf_instance|regfile[4][3]~q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux12~0_combout\);

-- Location: LCCOMB_X52_Y30_N28
\dp|rf_instance|Mux12~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux12~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux12~0_combout\ & ((\dp|rf_instance|regfile[7][3]~q\))) # (!\dp|rf_instance|Mux12~0_combout\ & (\dp|rf_instance|regfile[5][3]~q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[5][3]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|Mux12~0_combout\,
	datad => \dp|rf_instance|regfile[7][3]~q\,
	combout => \dp|rf_instance|Mux12~1_combout\);

-- Location: LCCOMB_X52_Y30_N30
\dp|rf_instance|Mux12~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux12~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux12~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux12~3_combout\,
	datad => \dp|rf_instance|Mux12~1_combout\,
	combout => \dp|rf_instance|Mux12~4_combout\);

-- Location: IOIBUF_X77_Y37_N1
\inst[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(3),
	o => \inst[3]~input_o\);

-- Location: LCCOMB_X69_Y30_N4
\dp|m_data[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[3]~3_combout\ = (\mem_w~input_o\ & ((\inst[3]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \dp|rf_instance|Mux12~4_combout\,
	datad => \inst[3]~input_o\,
	combout => \dp|m_data[3]~3_combout\);

-- Location: M9K_X68_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y15_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y26_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\);

-- Location: M9K_X68_Y14_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y26_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\);

-- Location: M9K_X68_Y38_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\);

-- Location: LCCOMB_X55_Y26_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\);

-- Location: M9K_X68_Y12_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y37_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y26_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\);

-- Location: LCCOMB_X55_Y26_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\);

-- Location: LCCOMB_X55_Y26_N22
\dp|ir[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[3]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\,
	combout => \dp|ir[3]~feeder_combout\);

-- Location: FF_X55_Y26_N23
\dp|ir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[3]~feeder_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(3));

-- Location: LCCOMB_X48_Y27_N0
\dp|rf_w[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[0]~0_combout\ = (\con|Mux3~1_combout\ & (((\con|Mux4~0_combout\) # (\dp|ir\(3))))) # (!\con|Mux3~1_combout\ & (\dp|ir\(9) & (!\con|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux3~1_combout\,
	datab => \dp|ir\(9),
	datac => \con|Mux4~0_combout\,
	datad => \dp|ir\(3),
	combout => \dp|rf_w[0]~0_combout\);

-- Location: LCCOMB_X48_Y27_N30
\dp|rf_w[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[0]~1_combout\ = (\con|Mux4~0_combout\ & ((\dp|rf_w[0]~0_combout\ & ((\con|rf_master\(0)))) # (!\dp|rf_w[0]~0_combout\ & (\dp|ir\(6))))) # (!\con|Mux4~0_combout\ & (((\dp|rf_w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \con|rf_master\(0),
	datac => \con|Mux4~0_combout\,
	datad => \dp|rf_w[0]~0_combout\,
	combout => \dp|rf_w[0]~1_combout\);

-- Location: LCCOMB_X50_Y25_N24
\dp|rf_instance|Decoder0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Decoder0~4_combout\ = (\dp|rf_w[0]~1_combout\ & (\dp|rf_w[2]~5_combout\ & (\con|Mux7~2_combout\ & !\dp|rf_w[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[2]~5_combout\,
	datac => \con|Mux7~2_combout\,
	datad => \dp|rf_w[1]~3_combout\,
	combout => \dp|rf_instance|Decoder0~4_combout\);

-- Location: FF_X50_Y30_N25
\dp|rf_instance|regfile[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][2]~q\);

-- Location: FF_X49_Y26_N7
\dp|rf_instance|regfile[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][2]~q\);

-- Location: FF_X50_Y30_N19
\dp|rf_instance|regfile[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][2]~q\);

-- Location: LCCOMB_X49_Y26_N4
\dp|rf_instance|Mux29~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux29~2_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & (\dp|rf_instance|regfile[6][2]~q\)) # (!\dp|ir\(7) & ((\dp|rf_instance|regfile[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][2]~q\,
	datab => \dp|ir\(6),
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile[4][2]~q\,
	combout => \dp|rf_instance|Mux29~2_combout\);

-- Location: LCCOMB_X50_Y30_N20
\dp|rf_instance|Mux29~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux29~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux29~2_combout\ & (\dp|rf_instance|regfile[7][2]~q\)) # (!\dp|rf_instance|Mux29~2_combout\ & ((\dp|rf_instance|regfile[5][2]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][2]~q\,
	datab => \dp|rf_instance|regfile[5][2]~q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|Mux29~2_combout\,
	combout => \dp|rf_instance|Mux29~3_combout\);

-- Location: LCCOMB_X53_Y29_N0
\dp|rf_instance|regfile[2][2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[2][2]~feeder_combout\ = \dp|rf_data[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[2]~5_combout\,
	combout => \dp|rf_instance|regfile[2][2]~feeder_combout\);

-- Location: FF_X53_Y29_N1
\dp|rf_instance|regfile[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[2][2]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][2]~q\);

-- Location: FF_X51_Y30_N15
\dp|rf_instance|regfile[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][2]~q\);

-- Location: LCCOMB_X53_Y29_N2
\dp|rf_instance|regfile[1][2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][2]~feeder_combout\ = \dp|rf_data[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[2]~5_combout\,
	combout => \dp|rf_instance|regfile[1][2]~feeder_combout\);

-- Location: FF_X53_Y29_N3
\dp|rf_instance|regfile[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][2]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][2]~q\);

-- Location: FF_X51_Y30_N13
\dp|rf_instance|regfile[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][2]~q\);

-- Location: LCCOMB_X53_Y29_N20
\dp|rf_instance|Mux29~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux29~0_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile[1][2]~q\) # ((\dp|ir\(7))))) # (!\dp|ir\(6) & (((\dp|rf_instance|regfile[0][2]~q\ & !\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][2]~q\,
	datab => \dp|rf_instance|regfile[0][2]~q\,
	datac => \dp|ir\(6),
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux29~0_combout\);

-- Location: LCCOMB_X53_Y29_N10
\dp|rf_instance|Mux29~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux29~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux29~0_combout\ & ((\dp|rf_instance|regfile[3][2]~q\))) # (!\dp|rf_instance|Mux29~0_combout\ & (\dp|rf_instance|regfile[2][2]~q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[2][2]~q\,
	datac => \dp|rf_instance|regfile[3][2]~q\,
	datad => \dp|rf_instance|Mux29~0_combout\,
	combout => \dp|rf_instance|Mux29~1_combout\);

-- Location: LCCOMB_X53_Y27_N24
\dp|pc[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[2]~2_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux29~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux29~3_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|Mux29~1_combout\,
	combout => \dp|pc[2]~2_combout\);

-- Location: FF_X53_Y27_N25
\dp|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[2]~2_combout\,
	asdata => \dp|tr[2]~2_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(2));

-- Location: LCCOMB_X56_Y26_N4
\dp|rf_data[2]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[2]~4_combout\ = (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(2))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux5~0_combout\,
	datab => \dp|pc\(2),
	datac => \con|Mux6~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\,
	combout => \dp|rf_data[2]~4_combout\);

-- Location: LCCOMB_X56_Y26_N0
\dp|rf_data[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[2]~5_combout\ = (\dp|rf_data[2]~4_combout\) # ((!\con|Mux5~0_combout\ & (\con|Mux6~0_combout\ & \dp|tr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux5~0_combout\,
	datab => \con|Mux6~0_combout\,
	datac => \dp|rf_data[2]~4_combout\,
	datad => \dp|tr[2]~2_combout\,
	combout => \dp|rf_data[2]~5_combout\);

-- Location: LCCOMB_X56_Y26_N18
\dp|rf_instance|regfile[7][2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[7][2]~feeder_combout\ = \dp|rf_data[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[2]~5_combout\,
	combout => \dp|rf_instance|regfile[7][2]~feeder_combout\);

-- Location: FF_X56_Y26_N19
\dp|rf_instance|regfile[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[7][2]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][2]~q\);

-- Location: LCCOMB_X50_Y30_N2
\dp|rf_instance|Mux13~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux13~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[6][2]~q\)) # (!\dp|rf_r1[1]~1_combout\ & 
-- ((\dp|rf_instance|regfile[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][2]~q\,
	datab => \dp|rf_instance|regfile[4][2]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux13~0_combout\);

-- Location: LCCOMB_X50_Y30_N24
\dp|rf_instance|Mux13~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux13~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux13~0_combout\ & (\dp|rf_instance|regfile[7][2]~q\)) # (!\dp|rf_instance|Mux13~0_combout\ & ((\dp|rf_instance|regfile[5][2]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][2]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[5][2]~q\,
	datad => \dp|rf_instance|Mux13~0_combout\,
	combout => \dp|rf_instance|Mux13~1_combout\);

-- Location: LCCOMB_X51_Y30_N12
\dp|rf_instance|Mux13~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux13~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][2]~q\)) # (!\dp|rf_r1[0]~0_combout\ & 
-- ((\dp|rf_instance|regfile[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][2]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[0][2]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux13~2_combout\);

-- Location: LCCOMB_X51_Y30_N14
\dp|rf_instance|Mux13~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux13~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux13~2_combout\ & ((\dp|rf_instance|regfile[3][2]~q\))) # (!\dp|rf_instance|Mux13~2_combout\ & (\dp|rf_instance|regfile[2][2]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[2][2]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[3][2]~q\,
	datad => \dp|rf_instance|Mux13~2_combout\,
	combout => \dp|rf_instance|Mux13~3_combout\);

-- Location: LCCOMB_X53_Y30_N4
\dp|rf_instance|Mux13~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux13~4_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux13~1_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux13~1_combout\,
	datad => \dp|rf_instance|Mux13~3_combout\,
	combout => \dp|rf_instance|Mux13~4_combout\);

-- Location: LCCOMB_X64_Y26_N24
\dp|m_data[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[2]~2_combout\ = (\mem_w~input_o\ & (\inst[2]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst[2]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|rf_instance|Mux13~4_combout\,
	combout => \dp|m_data[2]~2_combout\);

-- Location: M9K_X61_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y12_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y26_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\);

-- Location: M9K_X68_Y40_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y26_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\);

-- Location: M9K_X61_Y40_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y26_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\);

-- Location: M9K_X68_Y39_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y26_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\);

-- Location: LCCOMB_X59_Y26_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\);

-- Location: LCCOMB_X59_Y26_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\);

-- Location: LCCOMB_X59_Y26_N22
\dp|ir[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[2]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\,
	combout => \dp|ir[2]~feeder_combout\);

-- Location: FF_X59_Y26_N23
\dp|ir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[2]~feeder_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(2));

-- Location: LCCOMB_X52_Y26_N14
\dp|rf_data[9]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[9]~18_combout\ = (\con|Mux6~0_combout\ & (\con|Mux5~0_combout\)) # (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(9))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|pc\(9),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\,
	combout => \dp|rf_data[9]~18_combout\);

-- Location: LCCOMB_X52_Y26_N8
\dp|rf_data[9]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[9]~19_combout\ = (\con|Mux6~0_combout\ & ((\dp|rf_data[9]~18_combout\ & (\dp|ir\(2))) # (!\dp|rf_data[9]~18_combout\ & ((\dp|tr[9]~9_combout\))))) # (!\con|Mux6~0_combout\ & (((\dp|rf_data[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(2),
	datab => \con|Mux6~0_combout\,
	datac => \dp|rf_data[9]~18_combout\,
	datad => \dp|tr[9]~9_combout\,
	combout => \dp|rf_data[9]~19_combout\);

-- Location: LCCOMB_X48_Y26_N8
\dp|rf_instance|regfile[2][9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[2][9]~feeder_combout\ = \dp|rf_data[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[9]~19_combout\,
	combout => \dp|rf_instance|regfile[2][9]~feeder_combout\);

-- Location: FF_X48_Y26_N9
\dp|rf_instance|regfile[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[2][9]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][9]~q\);

-- Location: LCCOMB_X51_Y30_N16
\dp|rf_instance|Mux6~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux6~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][9]~q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][9]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[0][9]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux6~2_combout\);

-- Location: LCCOMB_X51_Y30_N4
\dp|rf_instance|Mux6~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux6~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux6~2_combout\ & ((\dp|rf_instance|regfile[3][9]~q\))) # (!\dp|rf_instance|Mux6~2_combout\ & (\dp|rf_instance|regfile[2][9]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[2][9]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[3][9]~q\,
	datad => \dp|rf_instance|Mux6~2_combout\,
	combout => \dp|rf_instance|Mux6~3_combout\);

-- Location: LCCOMB_X50_Y30_N16
\dp|rf_instance|Mux6~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux6~0_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][9]~q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[4][9]~q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][9]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[4][9]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux6~0_combout\);

-- Location: LCCOMB_X50_Y30_N30
\dp|rf_instance|Mux6~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux6~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux6~0_combout\ & (\dp|rf_instance|regfile[7][9]~q\)) # (!\dp|rf_instance|Mux6~0_combout\ & ((\dp|rf_instance|regfile[5][9]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][9]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[5][9]~q\,
	datad => \dp|rf_instance|Mux6~0_combout\,
	combout => \dp|rf_instance|Mux6~1_combout\);

-- Location: LCCOMB_X51_Y27_N22
\dp|rf_instance|Mux6~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux6~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux6~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux6~3_combout\,
	datad => \dp|rf_instance|Mux6~1_combout\,
	combout => \dp|rf_instance|Mux6~4_combout\);

-- Location: LCCOMB_X52_Y26_N2
\dp|m_data[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[9]~9_combout\ = (\mem_w~input_o\ & (\inst[9]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst[9]~input_o\,
	datab => \dp|rf_instance|Mux6~4_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_data[9]~9_combout\);

-- Location: M9K_X47_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~58\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\);

-- Location: M9K_X47_Y35_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y34_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~54\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\);

-- Location: M9K_X27_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~55\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\);

-- Location: LCCOMB_X48_Y28_N6
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~56\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\);

-- Location: M9K_X47_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~57\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\);

-- Location: LCCOMB_X51_Y28_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\);

-- Location: FF_X51_Y28_N17
\dp|ir[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\,
	sload => VCC,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(9));

-- Location: LCCOMB_X51_Y28_N14
\dp|rf_r1[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_r1[0]~0_combout\ = (\con|Mux21~0_combout\ & ((\con|state\(1) & (\con|rf_master\(0))) # (!\con|state\(1) & ((\dp|ir\(9)))))) # (!\con|Mux21~0_combout\ & (((\dp|ir\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux21~0_combout\,
	datab => \con|state\(1),
	datac => \con|rf_master\(0),
	datad => \dp|ir\(9),
	combout => \dp|rf_r1[0]~0_combout\);

-- Location: LCCOMB_X52_Y29_N18
\dp|rf_instance|Mux4~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux4~0_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][11]~q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[4][11]~q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][11]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[4][11]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux4~0_combout\);

-- Location: LCCOMB_X52_Y29_N12
\dp|rf_instance|Mux4~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux4~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux4~0_combout\ & (\dp|rf_instance|regfile[7][11]~q\)) # (!\dp|rf_instance|Mux4~0_combout\ & ((\dp|rf_instance|regfile[5][11]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile[7][11]~q\,
	datac => \dp|rf_instance|regfile[5][11]~q\,
	datad => \dp|rf_instance|Mux4~0_combout\,
	combout => \dp|rf_instance|Mux4~1_combout\);

-- Location: LCCOMB_X50_Y26_N10
\dp|rf_instance|Mux4~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux4~2_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[1][11]~q\) # ((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & (((\dp|rf_instance|regfile[0][11]~q\ & !\dp|rf_r1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][11]~q\,
	datab => \dp|rf_instance|regfile[0][11]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux4~2_combout\);

-- Location: LCCOMB_X51_Y26_N22
\dp|rf_instance|Mux4~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux4~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux4~2_combout\ & ((\dp|rf_instance|regfile[3][11]~q\))) # (!\dp|rf_instance|Mux4~2_combout\ & (\dp|rf_instance|regfile[2][11]~q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[2][11]~q\,
	datac => \dp|rf_instance|regfile[3][11]~q\,
	datad => \dp|rf_instance|Mux4~2_combout\,
	combout => \dp|rf_instance|Mux4~3_combout\);

-- Location: LCCOMB_X51_Y26_N8
\dp|rf_instance|Mux4~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux4~4_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux4~1_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux4~1_combout\,
	datad => \dp|rf_instance|Mux4~3_combout\,
	combout => \dp|rf_instance|Mux4~4_combout\);

-- Location: LCCOMB_X56_Y26_N30
\dp|m_data[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[11]~11_combout\ = (\mem_w~input_o\ & (\inst[11]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst[11]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|rf_instance|Mux4~4_combout\,
	combout => \dp|m_data[11]~11_combout\);

-- Location: M9K_X61_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y41_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~70\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\);

-- Location: M9K_X47_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~69\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\);

-- Location: M9K_X47_Y43_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~66\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\);

-- Location: M9K_X68_Y42_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~67\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\);

-- Location: LCCOMB_X48_Y28_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~68\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\);

-- Location: LCCOMB_X51_Y28_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\);

-- Location: FF_X51_Y28_N25
\dp|ir[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(11));

-- Location: LCCOMB_X51_Y28_N2
\dp|rf_r1[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_r1[2]~2_combout\ = (\con|Mux21~0_combout\ & ((\con|state\(1) & (\con|rf_master\(2))) # (!\con|state\(1) & ((\dp|ir\(11)))))) # (!\con|Mux21~0_combout\ & (((\dp|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux21~0_combout\,
	datab => \con|state\(1),
	datac => \con|rf_master\(2),
	datad => \dp|ir\(11),
	combout => \dp|rf_r1[2]~2_combout\);

-- Location: LCCOMB_X50_Y30_N0
\dp|rf_instance|Mux10~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux10~0_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile[6][5]~q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile[4][5]~q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][5]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[4][5]~q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux10~0_combout\);

-- Location: LCCOMB_X50_Y30_N26
\dp|rf_instance|Mux10~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux10~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux10~0_combout\ & (\dp|rf_instance|regfile[7][5]~q\)) # (!\dp|rf_instance|Mux10~0_combout\ & ((\dp|rf_instance|regfile[5][5]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][5]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[5][5]~q\,
	datad => \dp|rf_instance|Mux10~0_combout\,
	combout => \dp|rf_instance|Mux10~1_combout\);

-- Location: LCCOMB_X51_Y30_N2
\dp|rf_instance|Mux10~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux10~2_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile[1][5]~q\)) # (!\dp|rf_r1[0]~0_combout\ & 
-- ((\dp|rf_instance|regfile[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][5]~q\,
	datab => \dp|rf_instance|regfile[0][5]~q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|Mux10~2_combout\);

-- Location: LCCOMB_X51_Y30_N28
\dp|rf_instance|Mux10~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux10~3_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux10~2_combout\ & (\dp|rf_instance|regfile[3][5]~q\)) # (!\dp|rf_instance|Mux10~2_combout\ & ((\dp|rf_instance|regfile[2][5]~q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][5]~q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile[2][5]~q\,
	datad => \dp|rf_instance|Mux10~2_combout\,
	combout => \dp|rf_instance|Mux10~3_combout\);

-- Location: LCCOMB_X51_Y30_N30
\dp|rf_instance|Mux10~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux10~4_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux10~1_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|Mux10~1_combout\,
	datad => \dp|rf_instance|Mux10~3_combout\,
	combout => \dp|rf_instance|Mux10~4_combout\);

-- Location: LCCOMB_X60_Y24_N8
\dp|m_data[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[5]~5_combout\ = (\mem_w~input_o\ & (\inst[5]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux10~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \inst[5]~input_o\,
	datad => \dp|rf_instance|Mux10~4_combout\,
	combout => \dp|m_data[5]~5_combout\);

-- Location: M9K_X68_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y11_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N6
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\);

-- Location: M9K_X61_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y11_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\);

-- Location: M9K_X47_Y11_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\);

-- Location: M9K_X61_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\);

-- Location: LCCOMB_X55_Y24_N2
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\);

-- Location: LCCOMB_X55_Y24_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\);

-- Location: FF_X55_Y24_N13
\dp|ir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(5));

-- Location: LCCOMB_X46_Y25_N30
\dp|rf_instance|regfile[1][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[1][15]~feeder_combout\ = \dp|rf_data[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[15]~31_combout\,
	combout => \dp|rf_instance|regfile[1][15]~feeder_combout\);

-- Location: FF_X46_Y25_N31
\dp|rf_instance|regfile[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[1][15]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[1][15]~q\);

-- Location: LCCOMB_X46_Y25_N20
\dp|rf_instance|regfile[2][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[2][15]~feeder_combout\ = \dp|rf_data[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[15]~31_combout\,
	combout => \dp|rf_instance|regfile[2][15]~feeder_combout\);

-- Location: FF_X46_Y25_N21
\dp|rf_instance|regfile[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[2][15]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[2][15]~q\);

-- Location: LCCOMB_X50_Y24_N4
\dp|rf_instance|Mux0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux0~2_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile[3][15]~q\) # ((!\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & (((\dp|rf_instance|regfile[2][15]~q\ & \dp|rf_r1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][15]~q\,
	datab => \dp|rf_instance|regfile[2][15]~q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux0~2_combout\);

-- Location: LCCOMB_X50_Y24_N24
\dp|rf_instance|regfile[0][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[0][15]~feeder_combout\ = \dp|rf_data[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[15]~31_combout\,
	combout => \dp|rf_instance|regfile[0][15]~feeder_combout\);

-- Location: FF_X50_Y24_N25
\dp|rf_instance|regfile[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[0][15]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][15]~q\);

-- Location: LCCOMB_X50_Y24_N2
\dp|rf_instance|Mux0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux0~3_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|Mux0~2_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|Mux0~2_combout\ & (\dp|rf_instance|regfile[1][15]~q\)) # (!\dp|rf_instance|Mux0~2_combout\ & 
-- ((\dp|rf_instance|regfile[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile[1][15]~q\,
	datac => \dp|rf_instance|Mux0~2_combout\,
	datad => \dp|rf_instance|regfile[0][15]~q\,
	combout => \dp|rf_instance|Mux0~3_combout\);

-- Location: FF_X51_Y25_N7
\dp|rf_instance|regfile[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[15]~31_combout\,
	ena => \dp|rf_instance|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[7][15]~q\);

-- Location: FF_X50_Y25_N21
\dp|rf_instance|regfile[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[5][15]~q\);

-- Location: FF_X48_Y25_N3
\dp|rf_instance|regfile[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[6][15]~q\);

-- Location: FF_X50_Y25_N19
\dp|rf_instance|regfile[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[4][15]~q\);

-- Location: LCCOMB_X50_Y25_N18
\dp|rf_instance|Mux0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux0~0_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile[6][15]~q\)) # (!\dp|rf_r1[1]~1_combout\ & 
-- ((\dp|rf_instance|regfile[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][15]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[4][15]~q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|Mux0~0_combout\);

-- Location: LCCOMB_X50_Y25_N20
\dp|rf_instance|Mux0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux0~1_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|Mux0~0_combout\ & (\dp|rf_instance|regfile[7][15]~q\)) # (!\dp|rf_instance|Mux0~0_combout\ & ((\dp|rf_instance|regfile[5][15]~q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][15]~q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile[5][15]~q\,
	datad => \dp|rf_instance|Mux0~0_combout\,
	combout => \dp|rf_instance|Mux0~1_combout\);

-- Location: LCCOMB_X50_Y24_N8
\dp|rf_instance|Mux0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux0~4_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|Mux0~1_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datab => \dp|rf_instance|Mux0~3_combout\,
	datac => \dp|rf_instance|Mux0~1_combout\,
	combout => \dp|rf_instance|Mux0~4_combout\);

-- Location: LCCOMB_X50_Y24_N26
\dp|alu_a[15]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[15]~30_combout\ = (\con|Mux11~1_combout\ & (((\con|Mux12~1_combout\)))) # (!\con|Mux11~1_combout\ & ((\con|Mux12~1_combout\ & (\dp|ir\(5))) # (!\con|Mux12~1_combout\ & ((\dp|rf_instance|Mux0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \dp|ir\(5),
	datac => \dp|rf_instance|Mux0~4_combout\,
	datad => \con|Mux12~1_combout\,
	combout => \dp|alu_a[15]~30_combout\);

-- Location: LCCOMB_X50_Y24_N28
\dp|alu_a[15]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[15]~31_combout\ = (\con|Mux11~1_combout\ & ((\dp|alu_a[15]~30_combout\ & ((\dp|tr\(15)))) # (!\dp|alu_a[15]~30_combout\ & (\dp|pc\(15))))) # (!\con|Mux11~1_combout\ & (((\dp|alu_a[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux11~1_combout\,
	datab => \dp|pc\(15),
	datac => \dp|alu_a[15]~30_combout\,
	datad => \dp|tr\(15),
	combout => \dp|alu_a[15]~31_combout\);

-- Location: LCCOMB_X51_Y24_N24
\dp|alu_instance|add|bx[15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|bx\(15) = \con|Mux17~0_combout\ $ (((\dp|alu_b[8]~10_combout\) # ((\dp|pc[15]~15_combout\ & \dp|alu_b[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc[15]~15_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \con|Mux17~0_combout\,
	combout => \dp|alu_instance|add|bx\(15));

-- Location: LCCOMB_X51_Y24_N28
\dp|alu_instance|add|lvl1:15:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\ = (\dp|alu_a[15]~31_combout\ & ((\dp|alu_instance|add|bx\(15)) # ((\dp|alu_a[14]~29_combout\ & \dp|alu_instance|add|bx\(14))))) # (!\dp|alu_a[15]~31_combout\ & (\dp|alu_a[14]~29_combout\ & 
-- (\dp|alu_instance|add|bx\(14) & \dp|alu_instance|add|bx\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[15]~31_combout\,
	datab => \dp|alu_a[14]~29_combout\,
	datac => \dp|alu_instance|add|bx\(14),
	datad => \dp|alu_instance|add|bx\(15),
	combout => \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y24_N22
\dp|c~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~3_combout\ = (\con|Mux1~0_combout\ & ((\dp|alu_instance|add|lvl1:15:GP1|G~0_combout\))) # (!\con|Mux1~0_combout\ & (\dp|c~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux1~0_combout\,
	datab => \dp|c~q\,
	datad => \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\,
	combout => \dp|c~3_combout\);

-- Location: LCCOMB_X51_Y24_N2
\dp|c~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~0_combout\ = (\con|Mux1~0_combout\ & (\dp|alu_instance|add|p_0\(14) & (\dp|alu_a[15]~31_combout\ $ (\dp|alu_instance|add|bx\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux1~0_combout\,
	datab => \dp|alu_instance|add|p_0\(14),
	datac => \dp|alu_a[15]~31_combout\,
	datad => \dp|alu_instance|add|bx\(15),
	combout => \dp|c~0_combout\);

-- Location: LCCOMB_X51_Y24_N12
\dp|c~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~1_combout\ = (\dp|alu_instance|add|p_0\(13) & (\dp|c~0_combout\ & (\dp|alu_instance|add|bx\(12) $ (\dp|alu_a[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(12),
	datab => \dp|alu_a[12]~25_combout\,
	datac => \dp|alu_instance|add|p_0\(13),
	datad => \dp|c~0_combout\,
	combout => \dp|c~1_combout\);

-- Location: LCCOMB_X51_Y24_N18
\dp|c~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~2_combout\ = (\dp|c~1_combout\ & (((\dp|alu_instance|add|c\(8) & \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\)) # (!\dp|alu_instance|add|c[12]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c\(8),
	datab => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\,
	datac => \dp|alu_instance|add|c[12]~25_combout\,
	datad => \dp|c~1_combout\,
	combout => \dp|c~2_combout\);

-- Location: LCCOMB_X51_Y24_N16
\dp|c~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~4_combout\ = (\dp|c~3_combout\) # ((\dp|c~2_combout\) # ((\dp|c~0_combout\ & \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c~3_combout\,
	datab => \dp|c~0_combout\,
	datac => \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\,
	datad => \dp|c~2_combout\,
	combout => \dp|c~4_combout\);

-- Location: FF_X51_Y24_N17
\dp|c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|c~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|c~q\);

-- Location: LCCOMB_X50_Y25_N22
\con|Mux2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux2~0_combout\ = (\con|Mux8~0_combout\ & ((\con|Equal0~0_combout\) # (!\con|p1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~0_combout\,
	datab => \con|p1~1_combout\,
	datad => \con|Mux8~0_combout\,
	combout => \con|Mux2~0_combout\);

-- Location: LCCOMB_X51_Y28_N28
\dp|z~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~0_combout\ = (\dp|alu_instance|Equal0~5_combout\ & (((\con|state\(1)) # (!\con|state\(0))) # (!\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(0),
	datac => \con|state\(1),
	datad => \dp|alu_instance|Equal0~5_combout\,
	combout => \dp|z~0_combout\);

-- Location: LCCOMB_X51_Y28_N16
\dp|z~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~3_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\,
	combout => \dp|z~3_combout\);

-- Location: LCCOMB_X56_Y28_N18
\dp|z~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~4_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\,
	combout => \dp|z~4_combout\);

-- Location: LCCOMB_X51_Y28_N6
\dp|z~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~5_combout\ = (\dp|z~3_combout\ & (!\con|state\(1) & (\con|Mux21~0_combout\ & \dp|z~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|z~3_combout\,
	datab => \con|state\(1),
	datac => \con|Mux21~0_combout\,
	datad => \dp|z~4_combout\,
	combout => \dp|z~5_combout\);

-- Location: LCCOMB_X51_Y28_N0
\dp|z~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~1_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\,
	combout => \dp|z~1_combout\);

-- Location: LCCOMB_X55_Y24_N22
\dp|z~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~2_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\,
	combout => \dp|z~2_combout\);

-- Location: LCCOMB_X51_Y28_N26
\dp|z~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~6_combout\ = (\dp|z~5_combout\ & (\dp|z~1_combout\ & \dp|z~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|z~5_combout\,
	datab => \dp|z~1_combout\,
	datad => \dp|z~2_combout\,
	combout => \dp|z~6_combout\);

-- Location: LCCOMB_X51_Y28_N8
\dp|z~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~7_combout\ = (\con|Mux2~0_combout\ & ((\dp|z~0_combout\) # ((\dp|z~6_combout\)))) # (!\con|Mux2~0_combout\ & (((\dp|z~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux2~0_combout\,
	datab => \dp|z~0_combout\,
	datac => \dp|z~q\,
	datad => \dp|z~6_combout\,
	combout => \dp|z~7_combout\);

-- Location: FF_X51_Y28_N9
\dp|z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|z~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|z~q\);

-- Location: LCCOMB_X55_Y24_N16
\con|p1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|p1~0_combout\ = (\dp|ir\(1) & (\dp|c~q\ & (!\dp|ir\(0)))) # (!\dp|ir\(1) & (((\dp|z~q\) # (!\dp|ir\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c~q\,
	datab => \dp|ir\(1),
	datac => \dp|ir\(0),
	datad => \dp|z~q\,
	combout => \con|p1~0_combout\);

-- Location: LCCOMB_X55_Y27_N6
\con|p1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|p1~1_combout\ = (\dp|ir\(15)) # ((\dp|ir\(12)) # ((\dp|ir\(14)) # (!\con|p1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(15),
	datab => \dp|ir\(12),
	datac => \dp|ir\(14),
	datad => \con|p1~0_combout\,
	combout => \con|p1~1_combout\);

-- Location: LCCOMB_X55_Y25_N4
\con|Mux5~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux5~0_combout\ = (!\con|Equal0~0_combout\ & (\con|upd_pc~0_combout\ & (\con|p1~1_combout\ & \con|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~0_combout\,
	datab => \con|upd_pc~0_combout\,
	datac => \con|p1~1_combout\,
	datad => \con|Mux8~0_combout\,
	combout => \con|Mux5~0_combout\);

-- Location: LCCOMB_X52_Y25_N28
\dp|rf_data[15]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[15]~30_combout\ = (\con|Mux5~0_combout\ & ((\dp|pc\(15)) # ((\con|Mux6~0_combout\)))) # (!\con|Mux5~0_combout\ & (((!\con|Mux6~0_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux5~0_combout\,
	datab => \dp|pc\(15),
	datac => \con|Mux6~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\,
	combout => \dp|rf_data[15]~30_combout\);

-- Location: LCCOMB_X51_Y25_N6
\dp|rf_data[15]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[15]~31_combout\ = (\con|Mux6~0_combout\ & ((\dp|rf_data[15]~30_combout\ & (\dp|ir\(8))) # (!\dp|rf_data[15]~30_combout\ & ((\dp|tr[15]~15_combout\))))) # (!\con|Mux6~0_combout\ & (((\dp|rf_data[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \con|Mux6~0_combout\,
	datac => \dp|tr[15]~15_combout\,
	datad => \dp|rf_data[15]~30_combout\,
	combout => \dp|rf_data[15]~31_combout\);

-- Location: LCCOMB_X50_Y24_N30
\dp|rf_instance|regfile[3][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[3][15]~feeder_combout\ = \dp|rf_data[15]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[15]~31_combout\,
	combout => \dp|rf_instance|regfile[3][15]~feeder_combout\);

-- Location: FF_X50_Y24_N31
\dp|rf_instance|regfile[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[3][15]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[3][15]~q\);

-- Location: LCCOMB_X46_Y25_N28
\dp|rf_instance|Mux16~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux16~0_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile[1][15]~q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][15]~q\,
	datab => \dp|ir\(7),
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile[0][15]~q\,
	combout => \dp|rf_instance|Mux16~0_combout\);

-- Location: LCCOMB_X46_Y25_N14
\dp|rf_instance|Mux16~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux16~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux16~0_combout\ & (\dp|rf_instance|regfile[3][15]~q\)) # (!\dp|rf_instance|Mux16~0_combout\ & ((\dp|rf_instance|regfile[2][15]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][15]~q\,
	datab => \dp|rf_instance|regfile[2][15]~q\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|Mux16~0_combout\,
	combout => \dp|rf_instance|Mux16~1_combout\);

-- Location: LCCOMB_X48_Y25_N2
\dp|rf_instance|Mux16~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux16~2_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile[6][15]~q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile[4][15]~q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[4][15]~q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[6][15]~q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|Mux16~2_combout\);

-- Location: LCCOMB_X49_Y25_N2
\dp|rf_instance|Mux16~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux16~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux16~2_combout\ & (\dp|rf_instance|regfile[7][15]~q\)) # (!\dp|rf_instance|Mux16~2_combout\ & ((\dp|rf_instance|regfile[5][15]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[7][15]~q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile[5][15]~q\,
	datad => \dp|rf_instance|Mux16~2_combout\,
	combout => \dp|rf_instance|Mux16~3_combout\);

-- Location: LCCOMB_X49_Y25_N30
\dp|pc[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[15]~15_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|Mux16~3_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|Mux16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datac => \dp|rf_instance|Mux16~1_combout\,
	datad => \dp|rf_instance|Mux16~3_combout\,
	combout => \dp|pc[15]~15_combout\);

-- Location: LCCOMB_X49_Y25_N20
\dp|pc[15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[15]~feeder_combout\ = \dp|pc[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc[15]~15_combout\,
	combout => \dp|pc[15]~feeder_combout\);

-- Location: FF_X49_Y25_N21
\dp|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[15]~feeder_combout\,
	asdata => \dp|tr[15]~15_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(15));

-- Location: LCCOMB_X52_Y25_N30
\dp|m_read[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[15]~15_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(15)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(15),
	datab => \con|Mux19~0_combout\,
	datad => \dp|tr\(15),
	combout => \dp|m_read[15]~15_combout\);

-- Location: LCCOMB_X56_Y28_N24
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ = \dp|m_read[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|m_read[15]~15_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\);

-- Location: FF_X56_Y28_N25
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: IOIBUF_X77_Y34_N22
\inst[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(12),
	o => \inst[12]~input_o\);

-- Location: LCCOMB_X53_Y26_N22
\dp|m_data[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[12]~12_combout\ = (\mem_w~input_o\ & ((\inst[12]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|Mux3~4_combout\,
	datab => \inst[12]~input_o\,
	datac => \mem_w~input_o\,
	combout => \dp|m_data[12]~12_combout\);

-- Location: M9K_X68_Y41_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y42_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~75\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\);

-- Location: M9K_X61_Y34_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y35_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~76\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\);

-- Location: M9K_X68_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y38_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y24_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~72\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\);

-- Location: M9K_X61_Y16_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y24_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~73\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\);

-- Location: LCCOMB_X56_Y24_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~74\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\);

-- Location: LCCOMB_X55_Y28_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\);

-- Location: FF_X55_Y28_N5
\dp|ir[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\,
	sload => VCC,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(12));

-- Location: LCCOMB_X55_Y28_N24
\con|Equal0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~4_combout\ = (\dp|ir\(14) & (!\dp|ir\(15) & (!\dp|ir\(13) & \dp|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(15),
	datac => \dp|ir\(13),
	datad => \dp|ir\(12),
	combout => \con|Equal0~4_combout\);

-- Location: LCCOMB_X53_Y28_N18
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\ = (\con|Mux9~3_combout\ & ((\con|state\(2) & (\con|state\(0))) # (!\con|state\(2) & (!\con|state\(0) & \con|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(0),
	datac => \con|Mux9~3_combout\,
	datad => \con|Equal0~4_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\);

-- Location: LCCOMB_X53_Y25_N4
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\) # (\mem_w~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0_combout\);

-- Location: LCCOMB_X52_Y25_N18
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0_combout\ & (!\dp|m_write[14]~2_combout\ & ((!\dp|tr[14]~14_combout\) # 
-- (!\dp|m_write[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~0_combout\,
	datab => \dp|m_write[14]~2_combout\,
	datac => \dp|m_write[15]~0_combout\,
	datad => \dp|tr[14]~14_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\);

-- Location: LCCOMB_X52_Y25_N24
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3) = (!\dp|m_write[13]~4_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\ & \dp|m_write[15]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~4_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\,
	datad => \dp|m_write[15]~6_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3));

-- Location: IOIBUF_X52_Y0_N8
\inst[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(15),
	o => \inst[15]~input_o\);

-- Location: LCCOMB_X52_Y24_N2
\dp|m_data[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[15]~15_combout\ = (\mem_w~input_o\ & (\inst[15]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst[15]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|rf_instance|Mux0~4_combout\,
	combout => \dp|m_data[15]~15_combout\);

-- Location: M9K_X27_Y34_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y39_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~93\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\);

-- Location: M9K_X27_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~94\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\);

-- Location: M9K_X61_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y36_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~91\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\);

-- Location: M9K_X61_Y14_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N6
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~90\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\);

-- Location: LCCOMB_X56_Y28_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~92\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\);

-- Location: LCCOMB_X56_Y28_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\);

-- Location: FF_X55_Y28_N3
\dp|ir[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\,
	sload => VCC,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(15));

-- Location: LCCOMB_X55_Y28_N12
\con|alu_ac~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_ac~1_combout\ = (\dp|ir\(14) & (!\dp|ir\(13) & !\dp|ir\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(13),
	datad => \dp|ir\(15),
	combout => \con|alu_ac~1_combout\);

-- Location: LCCOMB_X50_Y28_N20
\con|Mux12~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux12~0_combout\ = (\con|Mux9~3_combout\ & ((\con|state\(2) & (\con|state\(0))) # (!\con|state\(2) & (!\con|state\(0) & \con|alu_ac~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(0),
	datac => \con|alu_ac~1_combout\,
	datad => \con|Mux9~3_combout\,
	combout => \con|Mux12~0_combout\);

-- Location: LCCOMB_X50_Y28_N30
\con|Mux12~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux12~1_combout\ = (\con|Mux12~0_combout\) # ((!\con|state\(1) & (\con|state\(3) & !\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~0_combout\,
	datab => \con|state\(1),
	datac => \con|state\(3),
	datad => \con|state\(2),
	combout => \con|Mux12~1_combout\);

-- Location: LCCOMB_X51_Y29_N12
\dp|alu_a[6]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[6]~12_combout\ = (\con|Mux12~1_combout\ & (\con|Mux11~1_combout\)) # (!\con|Mux12~1_combout\ & ((\con|Mux11~1_combout\ & (\dp|pc\(6))) # (!\con|Mux11~1_combout\ & ((\dp|rf_instance|Mux9~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \con|Mux11~1_combout\,
	datac => \dp|pc\(6),
	datad => \dp|rf_instance|Mux9~4_combout\,
	combout => \dp|alu_a[6]~12_combout\);

-- Location: LCCOMB_X51_Y29_N6
\dp|alu_a[6]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[6]~13_combout\ = (\con|Mux12~1_combout\ & ((\dp|alu_a[6]~12_combout\ & ((\dp|tr\(6)))) # (!\dp|alu_a[6]~12_combout\ & (\dp|ir\(5))))) # (!\con|Mux12~1_combout\ & (((\dp|alu_a[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux12~1_combout\,
	datab => \dp|ir\(5),
	datac => \dp|tr\(6),
	datad => \dp|alu_a[6]~12_combout\,
	combout => \dp|alu_a[6]~13_combout\);

-- Location: LCCOMB_X51_Y29_N16
\dp|alu_instance|add|lvl2:6:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ = (\dp|alu_a[6]~13_combout\ & (!\dp|alu_instance|add|bx\(6) & (\dp|alu_instance|add|bx\(5) $ (\dp|alu_a[5]~11_combout\)))) # (!\dp|alu_a[6]~13_combout\ & (\dp|alu_instance|add|bx\(6) & 
-- (\dp|alu_instance|add|bx\(5) $ (\dp|alu_a[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[6]~13_combout\,
	datab => \dp|alu_instance|add|bx\(5),
	datac => \dp|alu_instance|add|bx\(6),
	datad => \dp|alu_a[5]~11_combout\,
	combout => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\);

-- Location: LCCOMB_X53_Y29_N8
\dp|alu_instance|add|c~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c~15_combout\ = (\dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ & (\dp|alu_instance|add|c[3]~38_combout\ & (\dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\,
	datab => \dp|alu_instance|add|c[3]~38_combout\,
	datac => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl3:6:GP3|G~0_combout\,
	combout => \dp|alu_instance|add|c~15_combout\);

-- Location: LCCOMB_X53_Y24_N2
\dp|alu_instance|add|lvl3:14:GP3|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:14:GP3|p0~0_combout\ = (\dp|alu_instance|add|p_0\(13) & (\dp|alu_instance|add|c[13]~26_combout\ & (\dp|alu_a[14]~29_combout\ $ (\dp|alu_instance|add|bx\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(13),
	datab => \dp|alu_a[14]~29_combout\,
	datac => \dp|alu_instance|add|bx\(14),
	datad => \dp|alu_instance|add|c[13]~26_combout\,
	combout => \dp|alu_instance|add|lvl3:14:GP3|p0~0_combout\);

-- Location: LCCOMB_X50_Y29_N28
\dp|alu_instance|add|c[15]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[15]~33_combout\ = (\dp|alu_instance|add|lvl3:14:GP3|p0~0_combout\ & ((\dp|alu_instance|add|lvl1:10:GP1|G~0_combout\) # ((\dp|alu_instance|add|c~15_combout\ & \dp|alu_instance|add|lvl2:10:GP2|P~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c~15_combout\,
	datab => \dp|alu_instance|add|lvl3:14:GP3|p0~0_combout\,
	datac => \dp|alu_instance|add|lvl2:10:GP2|P~0_combout\,
	datad => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[15]~33_combout\);

-- Location: LCCOMB_X53_Y24_N12
\dp|alu_instance|add|lvl2:14:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\ = (\dp|alu_instance|add|bx\(13) & (!\dp|alu_a[13]~27_combout\ & (\dp|alu_a[14]~29_combout\ $ (\dp|alu_instance|add|bx\(14))))) # (!\dp|alu_instance|add|bx\(13) & (\dp|alu_a[13]~27_combout\ & 
-- (\dp|alu_a[14]~29_combout\ $ (\dp|alu_instance|add|bx\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(13),
	datab => \dp|alu_a[14]~29_combout\,
	datac => \dp|alu_instance|add|bx\(14),
	datad => \dp|alu_a[13]~27_combout\,
	combout => \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y26_N20
\dp|alu_instance|add|lvl1:12:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\ = (\dp|alu_instance|add|bx\(12) & ((\dp|alu_a[12]~25_combout\) # ((\dp|alu_a[11]~23_combout\ & \dp|alu_instance|add|bx\(11))))) # (!\dp|alu_instance|add|bx\(12) & (\dp|alu_a[12]~25_combout\ & 
-- (\dp|alu_a[11]~23_combout\ & \dp|alu_instance|add|bx\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|bx\(12),
	datab => \dp|alu_a[12]~25_combout\,
	datac => \dp|alu_a[11]~23_combout\,
	datad => \dp|alu_instance|add|bx\(11),
	combout => \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\);

-- Location: LCCOMB_X50_Y26_N4
\dp|alu_instance|add|c[15]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[15]~34_combout\ = (\dp|alu_instance|add|lvl1:12:GP1|G~0_combout\ & ((\dp|alu_instance|add|bx\(13)) # (\dp|alu_a[13]~27_combout\))) # (!\dp|alu_instance|add|lvl1:12:GP1|G~0_combout\ & (\dp|alu_instance|add|bx\(13) & 
-- \dp|alu_a[13]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|bx\(13),
	datad => \dp|alu_a[13]~27_combout\,
	combout => \dp|alu_instance|add|c[15]~34_combout\);

-- Location: LCCOMB_X53_Y24_N6
\dp|alu_instance|add|c[15]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[15]~35_combout\ = (\dp|alu_instance|add|c[15]~34_combout\ & ((\dp|alu_instance|add|bx\(14)) # (\dp|alu_a[14]~29_combout\))) # (!\dp|alu_instance|add|c[15]~34_combout\ & (\dp|alu_instance|add|bx\(14) & \dp|alu_a[14]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[15]~34_combout\,
	datab => \dp|alu_instance|add|bx\(14),
	datad => \dp|alu_a[14]~29_combout\,
	combout => \dp|alu_instance|add|c[15]~35_combout\);

-- Location: LCCOMB_X50_Y24_N22
\dp|alu_instance|add|c[15]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[15]~36_combout\ = (\dp|alu_instance|add|c[15]~35_combout\) # ((\dp|alu_instance|add|c[13]~27_combout\ & (\dp|alu_instance|add|lvl1:8:GP1|G~0_combout\ & \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[13]~27_combout\,
	datab => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|c[15]~35_combout\,
	combout => \dp|alu_instance|add|c[15]~36_combout\);

-- Location: LCCOMB_X50_Y25_N8
\dp|alu_instance|add|lvl4:14:GP4|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl4:14:GP4|p0~0_combout\ = (\dp|alu_instance|add|p_0\(10) & (\dp|alu_instance|add|p_0\(7) & (\dp|alu_instance|add|lvl3:14:GP3|p0~0_combout\ & \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(10),
	datab => \dp|alu_instance|add|p_0\(7),
	datac => \dp|alu_instance|add|lvl3:14:GP3|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|lvl4:14:GP4|p0~0_combout\);

-- Location: LCCOMB_X50_Y25_N30
\dp|alu_instance|add|c[15]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[15]~37_combout\ = (\dp|alu_instance|add|c[15]~33_combout\) # ((\dp|alu_instance|add|c[15]~36_combout\) # ((\dp|alu_instance|add|lvl4:14:GP4|p0~0_combout\ & \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[15]~33_combout\,
	datab => \dp|alu_instance|add|c[15]~36_combout\,
	datac => \dp|alu_instance|add|lvl4:14:GP4|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\,
	combout => \dp|alu_instance|add|c[15]~37_combout\);

-- Location: LCCOMB_X50_Y24_N0
\dp|alu_instance|add|sum[15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(15) = \dp|alu_instance|add|c[15]~37_combout\ $ (\dp|alu_a[15]~31_combout\ $ (\dp|alu_instance|add|bx\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[15]~37_combout\,
	datac => \dp|alu_a[15]~31_combout\,
	datad => \dp|alu_instance|add|bx\(15),
	combout => \dp|alu_instance|add|sum\(15));

-- Location: LCCOMB_X50_Y24_N18
\dp|alu_instance|logic|o~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~14_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|alu_b[6]~11_combout\) # (!\dp|pc[15]~15_combout\)))) # (!\dp|alu_a[15]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[8]~10_combout\,
	datab => \dp|pc[15]~15_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|alu_a[15]~31_combout\,
	combout => \dp|alu_instance|logic|o~14_combout\);

-- Location: LCCOMB_X53_Y25_N18
\dp|tr[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~15_combout\ = (\con|Mux8~1_combout\ & ((\dp|alu_instance|logic|o~14_combout\))) # (!\con|Mux8~1_combout\ & (\dp|alu_instance|add|sum\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|sum\(15),
	datab => \con|Mux8~1_combout\,
	datad => \dp|alu_instance|logic|o~14_combout\,
	combout => \dp|tr[15]~15_combout\);

-- Location: FF_X53_Y25_N19
\dp|tr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[15]~15_combout\,
	asdata => \dp|rf_instance|Mux0~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(15));

-- Location: IOIBUF_X77_Y25_N8
\wa[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(15),
	o => \wa[15]~input_o\);

-- Location: LCCOMB_X53_Y25_N12
\dp|m_write[15]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[15]~5_combout\ = (\dp|tr\(15) & ((\dp|m_write[15]~1_combout\) # ((\mem_w~input_o\ & \wa[15]~input_o\)))) # (!\dp|tr\(15) & (\mem_w~input_o\ & (\wa[15]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(15),
	datab => \mem_w~input_o\,
	datac => \wa[15]~input_o\,
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[15]~5_combout\);

-- Location: LCCOMB_X53_Y25_N26
\dp|m_write[15]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[15]~6_combout\ = (\dp|m_write[15]~5_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[15]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~5_combout\,
	datac => \dp|m_write[15]~0_combout\,
	datad => \dp|tr[15]~15_combout\,
	combout => \dp|m_write[15]~6_combout\);

-- Location: LCCOMB_X53_Y25_N14
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3) = (\dp|m_write[15]~6_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ & !\dp|m_write[13]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[15]~6_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	datad => \dp|m_write[13]~4_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3));

-- Location: IOIBUF_X77_Y39_N1
\inst[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(13),
	o => \inst[13]~input_o\);

-- Location: LCCOMB_X69_Y30_N22
\dp|m_data[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[13]~13_combout\ = (\mem_w~input_o\ & (\inst[13]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \inst[13]~input_o\,
	datad => \dp|rf_instance|Mux2~4_combout\,
	combout => \dp|m_data[13]~13_combout\);

-- Location: M9K_X68_Y34_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y43_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~82\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\);

-- Location: M9K_X68_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y41_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~78\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\);

-- Location: M9K_X68_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y36_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~79\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\);

-- Location: LCCOMB_X56_Y28_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~80\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\);

-- Location: M9K_X61_Y42_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y28_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~81\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\);

-- Location: LCCOMB_X56_Y28_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\);

-- Location: FF_X55_Y28_N1
\dp|ir[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\,
	sload => VCC,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(13));

-- Location: LCCOMB_X55_Y27_N22
\con|Mux8~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux8~1_combout\ = (\con|Mux8~0_combout\ & (\dp|ir\(13) & !\con|p1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~0_combout\,
	datac => \dp|ir\(13),
	datad => \con|p1~1_combout\,
	combout => \con|Mux8~1_combout\);

-- Location: LCCOMB_X50_Y26_N30
\dp|alu_instance|logic|o~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~12_combout\ = ((!\dp|alu_b[8]~10_combout\ & ((!\dp|pc[13]~13_combout\) # (!\dp|alu_b[6]~11_combout\)))) # (!\dp|alu_a[13]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[13]~27_combout\,
	datab => \dp|alu_b[8]~10_combout\,
	datac => \dp|alu_b[6]~11_combout\,
	datad => \dp|pc[13]~13_combout\,
	combout => \dp|alu_instance|logic|o~12_combout\);

-- Location: LCCOMB_X50_Y29_N14
\dp|alu_instance|add|sum[13]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[13]~12_combout\ = (\dp|alu_instance|add|lvl1:8:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:8:GP2|p0~0_combout\) # ((\dp|alu_instance|add|c[5]~12_combout\ & \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[5]~12_combout\,
	datab => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:8:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|sum[13]~12_combout\);

-- Location: LCCOMB_X52_Y24_N0
\dp|alu_instance|add|sum[13]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[13]~11_combout\ = (\dp|alu_instance|add|lvl1:12:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[13]~26_combout\ & \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|c[13]~26_combout\,
	datac => \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|sum[13]~11_combout\);

-- Location: LCCOMB_X50_Y26_N8
\dp|alu_instance|add|sum[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[13]~13_combout\ = \dp|alu_instance|add|p_0\(13) $ (((\dp|alu_instance|add|sum[13]~11_combout\) # ((\dp|alu_instance|add|sum[13]~12_combout\ & \dp|alu_instance|add|c[13]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|sum[13]~12_combout\,
	datab => \dp|alu_instance|add|sum[13]~11_combout\,
	datac => \dp|alu_instance|add|p_0\(13),
	datad => \dp|alu_instance|add|c[13]~27_combout\,
	combout => \dp|alu_instance|add|sum[13]~13_combout\);

-- Location: LCCOMB_X53_Y25_N0
\dp|tr[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[13]~13_combout\ = (\con|Mux8~1_combout\ & (\dp|alu_instance|logic|o~12_combout\)) # (!\con|Mux8~1_combout\ & ((\dp|alu_instance|add|sum[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~1_combout\,
	datab => \dp|alu_instance|logic|o~12_combout\,
	datad => \dp|alu_instance|add|sum[13]~13_combout\,
	combout => \dp|tr[13]~13_combout\);

-- Location: FF_X53_Y25_N1
\dp|tr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[13]~13_combout\,
	asdata => \dp|rf_instance|Mux2~4_combout\,
	sload => \con|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(13));

-- Location: LCCOMB_X53_Y25_N16
\dp|m_write[13]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[13]~3_combout\ = (\wa[13]~input_o\ & ((\mem_w~input_o\) # ((\dp|tr\(13) & \dp|m_write[15]~1_combout\)))) # (!\wa[13]~input_o\ & (((\dp|tr\(13) & \dp|m_write[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wa[13]~input_o\,
	datab => \mem_w~input_o\,
	datac => \dp|tr\(13),
	datad => \dp|m_write[15]~1_combout\,
	combout => \dp|m_write[13]~3_combout\);

-- Location: LCCOMB_X53_Y25_N6
\dp|m_write[13]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[13]~4_combout\ = (\dp|m_write[13]~3_combout\) # ((\dp|m_write[15]~0_combout\ & \dp|tr[13]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|m_write[13]~3_combout\,
	datac => \dp|m_write[15]~0_combout\,
	datad => \dp|tr[13]~13_combout\,
	combout => \dp|m_write[13]~4_combout\);

-- Location: LCCOMB_X53_Y25_N30
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3) = (\dp|m_write[13]~4_combout\ & (\dp|m_write[15]~6_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~4_combout\,
	datac => \dp|m_write[15]~6_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[2]~1_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3));

-- Location: IOIBUF_X77_Y25_N1
\inst[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(6),
	o => \inst[6]~input_o\);

-- Location: LCCOMB_X55_Y25_N12
\dp|m_data[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[6]~6_combout\ = (\mem_w~input_o\ & (\inst[6]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst[6]~input_o\,
	datac => \dp|rf_instance|Mux9~4_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_data[6]~6_combout\);

-- Location: M9K_X61_Y13_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y8_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\);

-- Location: M9K_X61_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\);

-- Location: M9K_X27_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\);

-- Location: M9K_X61_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y8_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\);

-- Location: LCCOMB_X55_Y24_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\);

-- Location: LCCOMB_X55_Y24_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\);

-- Location: LCCOMB_X55_Y24_N10
\dp|ir[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[6]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\,
	combout => \dp|ir[6]~feeder_combout\);

-- Location: FF_X55_Y24_N11
\dp|ir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[6]~feeder_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(6));

-- Location: LCCOMB_X50_Y25_N28
\dp|rf_instance|Mux18~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux18~2_combout\ = (\dp|ir\(7) & ((\dp|ir\(6)) # ((\dp|rf_instance|regfile[6][13]~q\)))) # (!\dp|ir\(7) & (!\dp|ir\(6) & (\dp|rf_instance|regfile[4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile[4][13]~q\,
	datad => \dp|rf_instance|regfile[6][13]~q\,
	combout => \dp|rf_instance|Mux18~2_combout\);

-- Location: LCCOMB_X50_Y25_N26
\dp|rf_instance|Mux18~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux18~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux18~2_combout\ & (\dp|rf_instance|regfile[7][13]~q\)) # (!\dp|rf_instance|Mux18~2_combout\ & ((\dp|rf_instance|regfile[5][13]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[7][13]~q\,
	datac => \dp|rf_instance|regfile[5][13]~q\,
	datad => \dp|rf_instance|Mux18~2_combout\,
	combout => \dp|rf_instance|Mux18~3_combout\);

-- Location: LCCOMB_X48_Y26_N6
\dp|rf_instance|Mux18~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux18~0_combout\ = (\dp|ir\(6) & (((\dp|rf_instance|regfile[1][13]~q\) # (\dp|ir\(7))))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile[0][13]~q\ & ((!\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[0][13]~q\,
	datac => \dp|rf_instance|regfile[1][13]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux18~0_combout\);

-- Location: LCCOMB_X48_Y26_N16
\dp|rf_instance|Mux18~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux18~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux18~0_combout\ & (\dp|rf_instance|regfile[3][13]~q\)) # (!\dp|rf_instance|Mux18~0_combout\ & ((\dp|rf_instance|regfile[2][13]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[3][13]~q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile[2][13]~q\,
	datad => \dp|rf_instance|Mux18~0_combout\,
	combout => \dp|rf_instance|Mux18~1_combout\);

-- Location: LCCOMB_X49_Y25_N10
\dp|pc[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[13]~13_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux18~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_instance|Mux18~3_combout\,
	datac => \dp|ir\(8),
	datad => \dp|rf_instance|Mux18~1_combout\,
	combout => \dp|pc[13]~13_combout\);

-- Location: LCCOMB_X49_Y25_N0
\dp|pc[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[13]~feeder_combout\ = \dp|pc[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[13]~13_combout\,
	combout => \dp|pc[13]~feeder_combout\);

-- Location: FF_X49_Y25_N1
\dp|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[13]~feeder_combout\,
	asdata => \dp|tr[13]~13_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(13));

-- Location: LCCOMB_X50_Y26_N24
\dp|m_read[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[13]~13_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(13)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(13),
	datab => \dp|tr\(13),
	datad => \con|Mux19~0_combout\,
	combout => \dp|m_read[13]~13_combout\);

-- Location: FF_X55_Y28_N9
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|m_read[13]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: IOIBUF_X77_Y24_N1
\inst[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(8),
	o => \inst[8]~input_o\);

-- Location: LCCOMB_X60_Y24_N22
\dp|m_data[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[8]~8_combout\ = (\mem_w~input_o\ & (\inst[8]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \inst[8]~input_o\,
	datad => \dp|rf_instance|Mux7~4_combout\,
	combout => \dp|m_data[8]~8_combout\);

-- Location: M9K_X47_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~51\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\);

-- Location: M9K_X61_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~52\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\);

-- Location: M9K_X61_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y26_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~49\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\);

-- Location: M9K_X68_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y26_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~48\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\);

-- Location: LCCOMB_X59_Y26_N2
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~50\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\);

-- Location: LCCOMB_X51_Y28_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\);

-- Location: FF_X51_Y28_N21
\dp|ir[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(8));

-- Location: LCCOMB_X56_Y25_N20
\dp|rf_instance|Mux17~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux17~2_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & (\dp|rf_instance|regfile[6][14]~q\)) # (!\dp|ir\(7) & ((\dp|rf_instance|regfile[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[6][14]~q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile[4][14]~q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux17~2_combout\);

-- Location: LCCOMB_X49_Y25_N8
\dp|rf_instance|Mux17~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux17~3_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|Mux17~2_combout\ & (\dp|rf_instance|regfile[7][14]~q\)) # (!\dp|rf_instance|Mux17~2_combout\ & ((\dp|rf_instance|regfile[5][14]~q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile[7][14]~q\,
	datac => \dp|rf_instance|regfile[5][14]~q\,
	datad => \dp|rf_instance|Mux17~2_combout\,
	combout => \dp|rf_instance|Mux17~3_combout\);

-- Location: LCCOMB_X53_Y29_N18
\dp|rf_instance|Mux17~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux17~0_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile[1][14]~q\) # ((\dp|ir\(7))))) # (!\dp|ir\(6) & (((\dp|rf_instance|regfile[0][14]~q\ & !\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile[1][14]~q\,
	datab => \dp|rf_instance|regfile[0][14]~q\,
	datac => \dp|ir\(6),
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|Mux17~0_combout\);

-- Location: LCCOMB_X53_Y29_N28
\dp|rf_instance|Mux17~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|Mux17~1_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|Mux17~0_combout\ & (\dp|rf_instance|regfile[3][14]~q\)) # (!\dp|rf_instance|Mux17~0_combout\ & ((\dp|rf_instance|regfile[2][14]~q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile[3][14]~q\,
	datac => \dp|rf_instance|regfile[2][14]~q\,
	datad => \dp|rf_instance|Mux17~0_combout\,
	combout => \dp|rf_instance|Mux17~1_combout\);

-- Location: LCCOMB_X49_Y25_N12
\dp|pc[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[14]~14_combout\ = (\dp|ir\(8) & (\dp|rf_instance|Mux17~3_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \dp|rf_instance|Mux17~3_combout\,
	datac => \dp|rf_instance|Mux17~1_combout\,
	combout => \dp|pc[14]~14_combout\);

-- Location: LCCOMB_X49_Y25_N14
\dp|pc[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[14]~feeder_combout\ = \dp|pc[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[14]~14_combout\,
	combout => \dp|pc[14]~feeder_combout\);

-- Location: FF_X49_Y25_N15
\dp|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[14]~feeder_combout\,
	asdata => \dp|tr[14]~14_combout\,
	sload => \con|Mux18~0_combout\,
	ena => \con|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(14));

-- Location: LCCOMB_X53_Y24_N10
\dp|m_read[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[14]~14_combout\ = (\con|Mux19~0_combout\ & ((\dp|tr\(14)))) # (!\con|Mux19~0_combout\ & (\dp|pc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux19~0_combout\,
	datab => \dp|pc\(14),
	datad => \dp|tr\(14),
	combout => \dp|m_read[14]~14_combout\);

-- Location: LCCOMB_X56_Y24_N24
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ = \dp|m_read[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|m_read[14]~14_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\);

-- Location: FF_X56_Y24_N25
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: IOIBUF_X77_Y15_N1
\inst[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(14),
	o => \inst[14]~input_o\);

-- Location: LCCOMB_X53_Y24_N22
\dp|m_data[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[14]~14_combout\ = (\mem_w~input_o\ & ((\inst[14]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|Mux1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \dp|rf_instance|Mux1~4_combout\,
	datad => \inst[14]~input_o\,
	combout => \dp|m_data[14]~14_combout\);

-- Location: M9K_X61_Y44_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y44_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~87\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\);

-- Location: M9K_X47_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~84\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\);

-- Location: M9K_X47_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y28_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~85\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\);

-- Location: LCCOMB_X48_Y28_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~86\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\);

-- Location: M9K_X27_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y38_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~88\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\);

-- Location: LCCOMB_X55_Y28_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\);

-- Location: FF_X55_Y28_N11
\dp|ir[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\,
	sload => VCC,
	ena => \con|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(14));

-- Location: LCCOMB_X55_Y28_N2
\con|Mux32~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux32~1_combout\ = (\dp|ir\(14) & (!\dp|ir\(13) & (!\dp|ir\(15) & !\dp|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(13),
	datac => \dp|ir\(15),
	datad => \dp|ir\(12),
	combout => \con|Mux32~1_combout\);

-- Location: LCCOMB_X55_Y27_N14
\con|Mux32~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux32~2_combout\ = (!\con|state\(0) & ((\con|state\(2) & (!\con|state\(1))) # (!\con|state\(2) & ((\con|Mux32~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(1),
	datab => \con|state\(2),
	datac => \con|state\(0),
	datad => \con|Mux32~1_combout\,
	combout => \con|Mux32~2_combout\);

-- Location: LCCOMB_X55_Y27_N8
\con|Equal0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~1_combout\ = (!\dp|ir\(15) & (!\dp|ir\(14) & (\dp|ir\(13) & \dp|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(15),
	datab => \dp|ir\(14),
	datac => \dp|ir\(13),
	datad => \dp|ir\(12),
	combout => \con|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y27_N2
\con|Mux32~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux32~0_combout\ = (!\con|alu_ac~1_combout\ & (!\con|Equal0~1_combout\ & \con|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|alu_ac~1_combout\,
	datac => \con|Equal0~1_combout\,
	datad => \con|Mux7~0_combout\,
	combout => \con|Mux32~0_combout\);

-- Location: LCCOMB_X55_Y27_N4
\con|Mux32~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux32~3_combout\ = (\con|Mux32~2_combout\ & ((\con|state\(2)) # ((\con|Mux9~3_combout\ & !\con|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux9~3_combout\,
	datab => \con|Mux32~2_combout\,
	datac => \con|Mux32~0_combout\,
	datad => \con|state\(2),
	combout => \con|Mux32~3_combout\);

-- Location: LCCOMB_X56_Y27_N26
\con|next_state~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|next_state~0_combout\ = (\dp|ir\(14) & ((\dp|ir\(13) & (\dp|ir\(12) & !\dp|ir\(15))) # (!\dp|ir\(13) & (!\dp|ir\(12) & \dp|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(13),
	datac => \dp|ir\(12),
	datad => \dp|ir\(15),
	combout => \con|next_state~0_combout\);

-- Location: LCCOMB_X55_Y27_N18
\con|Mux32~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux32~4_combout\ = (\con|Mux32~3_combout\) # ((\con|Mux32~0_combout\ & (!\con|state\(2) & \con|next_state~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux32~3_combout\,
	datab => \con|Mux32~0_combout\,
	datac => \con|state\(2),
	datad => \con|next_state~0_combout\,
	combout => \con|Mux32~4_combout\);

-- Location: LCCOMB_X50_Y28_N28
\con|Mux30~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux30~0_combout\ = (\con|state\(0) & ((\con|state\(1) & (\con|state\(2) & !\con|state\(3))) # (!\con|state\(1) & (!\con|state\(2) & \con|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(1),
	datab => \con|state\(0),
	datac => \con|state\(2),
	datad => \con|state\(3),
	combout => \con|Mux30~0_combout\);

-- Location: CLKCTRL_G7
\con|Mux30~0clkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \con|Mux30~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \con|Mux30~0clkctrl_outclk\);

-- Location: LCCOMB_X55_Y27_N30
\con|next_state[2]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|next_state\(2) = (GLOBAL(\con|Mux30~0clkctrl_outclk\) & ((\con|next_state\(2)))) # (!GLOBAL(\con|Mux30~0clkctrl_outclk\) & (\con|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux32~4_combout\,
	datac => \con|next_state\(2),
	datad => \con|Mux30~0clkctrl_outclk\,
	combout => \con|next_state\(2));

-- Location: LCCOMB_X50_Y28_N10
\con|state[2]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[2]~9_combout\ = (!\rst~input_o\ & ((\con|state\(3) $ (!\con|state\(1))) # (!\con|state[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state[2]~0_combout\,
	datab => \con|state\(3),
	datac => \con|state\(1),
	datad => \rst~input_o\,
	combout => \con|state[2]~9_combout\);

-- Location: LCCOMB_X50_Y28_N14
\con|state[2]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[2]~12_combout\ = (\con|state[2]~5_combout\ & (((\con|state\(2))))) # (!\con|state[2]~5_combout\ & (\con|next_state\(2) & ((\con|state[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|next_state\(2),
	datab => \con|state[2]~5_combout\,
	datac => \con|state\(2),
	datad => \con|state[2]~9_combout\,
	combout => \con|state[2]~12_combout\);

-- Location: FF_X50_Y28_N15
\con|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(2));

-- Location: LCCOMB_X49_Y28_N8
\con|Mux12~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux12~2_combout\ = (!\con|state\(0) & !\con|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(0),
	datac => \con|state\(2),
	combout => \con|Mux12~2_combout\);

-- Location: LCCOMB_X55_Y28_N0
\con|Equal0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~5_combout\ = (\dp|ir\(14) & (!\dp|ir\(15) & (\dp|ir\(13) & !\dp|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(15),
	datac => \dp|ir\(13),
	datad => \dp|ir\(12),
	combout => \con|Equal0~5_combout\);

-- Location: LCCOMB_X49_Y28_N18
\con|Mux33~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux33~2_combout\ = ((\con|state\(3) & (\con|state\(1))) # (!\con|state\(3) & ((!\con|Equal0~5_combout\) # (!\con|state\(1))))) # (!\con|Mux12~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|Mux12~2_combout\,
	datac => \con|state\(1),
	datad => \con|Equal0~5_combout\,
	combout => \con|Mux33~2_combout\);

-- Location: LCCOMB_X49_Y28_N24
\con|next_state[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|next_state\(3) = (GLOBAL(\con|Mux30~0clkctrl_outclk\) & ((\con|next_state\(3)))) # (!GLOBAL(\con|Mux30~0clkctrl_outclk\) & (!\con|Mux33~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux33~2_combout\,
	datac => \con|Mux30~0clkctrl_outclk\,
	datad => \con|next_state\(3),
	combout => \con|next_state\(3));

-- Location: LCCOMB_X49_Y28_N6
\con|state[3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[3]~7_combout\ = (\con|state\(0) & ((\con|state\(2) & (\con|state\(1) & \con|next_state\(3))) # (!\con|state\(2) & (!\con|state\(1) & !\con|next_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(2),
	datac => \con|state\(1),
	datad => \con|next_state\(3),
	combout => \con|state[3]~7_combout\);

-- Location: LCCOMB_X50_Y28_N8
\con|state[3]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[3]~8_combout\ = (!\rst~input_o\ & ((\con|state[3]~7_combout\ & ((\con|state\(3)))) # (!\con|state[3]~7_combout\ & (\con|next_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state[3]~7_combout\,
	datab => \con|next_state\(3),
	datac => \con|state\(3),
	datad => \rst~input_o\,
	combout => \con|state[3]~8_combout\);

-- Location: FF_X50_Y28_N9
\con|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(3));

-- Location: LCCOMB_X55_Y27_N0
\con|Mux31~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux31~0_combout\ = (!\dp|ir\(15) & ((\dp|ir\(12) & (!\dp|ir\(14) & \dp|ir\(13))) # (!\dp|ir\(12) & (\dp|ir\(14) & !\dp|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(14),
	datac => \dp|ir\(13),
	datad => \dp|ir\(15),
	combout => \con|Mux31~0_combout\);

-- Location: LCCOMB_X55_Y27_N10
\con|Mux31~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux31~1_combout\ = (\con|state\(1) & ((\con|state\(3)) # ((!\con|state\(0) & !\con|Mux31~0_combout\)))) # (!\con|state\(1) & (!\con|state\(3) & (\con|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(1),
	datab => \con|state\(3),
	datac => \con|state\(0),
	datad => \con|Mux31~0_combout\,
	combout => \con|Mux31~1_combout\);

-- Location: LCCOMB_X55_Y27_N16
\con|Mux31~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux31~2_combout\ = (\con|Mux32~0_combout\ & (((\con|next_state~0_combout\)))) # (!\con|Mux32~0_combout\ & (\con|Mux31~1_combout\ & (!\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux31~1_combout\,
	datab => \con|state\(2),
	datac => \con|Mux32~0_combout\,
	datad => \con|next_state~0_combout\,
	combout => \con|Mux31~2_combout\);

-- Location: LCCOMB_X55_Y27_N20
\con|next_state[1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|next_state\(1) = (GLOBAL(\con|Mux30~0clkctrl_outclk\) & (\con|next_state\(1))) # (!GLOBAL(\con|Mux30~0clkctrl_outclk\) & ((\con|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|next_state\(1),
	datac => \con|Mux31~2_combout\,
	datad => \con|Mux30~0clkctrl_outclk\,
	combout => \con|next_state\(1));

-- Location: LCCOMB_X50_Y28_N12
\con|state[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[1]~2_combout\ = (!\rst~input_o\ & ((\con|next_state\(1)) # ((\con|state[2]~1_combout\ & \con|state[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \con|next_state\(1),
	datac => \con|state[2]~1_combout\,
	datad => \con|state[2]~0_combout\,
	combout => \con|state[1]~2_combout\);

-- Location: LCCOMB_X50_Y28_N6
\con|state[1]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[1]~6_combout\ = (\con|state[2]~5_combout\ & ((\con|state\(1)))) # (!\con|state[2]~5_combout\ & (\con|state[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state[1]~2_combout\,
	datab => \con|state[2]~5_combout\,
	datac => \con|state\(1),
	combout => \con|state[1]~6_combout\);

-- Location: FF_X50_Y28_N7
\con|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(1));

-- Location: LCCOMB_X49_Y27_N8
\con|state[2]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[2]~3_combout\ = (\con|rf_master\(1) & \con|rf_master\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_master\(1),
	datac => \con|rf_master\(2),
	combout => \con|state[2]~3_combout\);

-- Location: LCCOMB_X49_Y27_N14
\con|state[2]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[2]~4_combout\ = (\con|state\(1) & (!\con|state\(3) & ((!\con|rf_master\(0)) # (!\con|state[2]~3_combout\)))) # (!\con|state\(1) & (\con|state\(3) & ((\con|rf_master\(0)) # (!\con|state[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(1),
	datab => \con|state[2]~3_combout\,
	datac => \con|rf_master\(0),
	datad => \con|state\(3),
	combout => \con|state[2]~4_combout\);

-- Location: LCCOMB_X49_Y28_N4
\con|state[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[2]~5_combout\ = (\con|state[2]~4_combout\ & (!\rst~input_o\ & \con|state[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state[2]~4_combout\,
	datac => \rst~input_o\,
	datad => \con|state[2]~0_combout\,
	combout => \con|state[2]~5_combout\);

-- Location: LCCOMB_X55_Y28_N14
\con|Mux29~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux29~1_combout\ = (\dp|ir\(12) & (((\dp|ir\(14))) # (!\dp|ir\(13)))) # (!\dp|ir\(12) & (((!\dp|ir\(14) & \con|p1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \con|p1~0_combout\,
	combout => \con|Mux29~1_combout\);

-- Location: LCCOMB_X50_Y28_N24
\con|Mux29~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux29~2_combout\ = (!\con|state\(2) & ((\con|state\(3)) # ((\con|Mux29~1_combout\ & !\dp|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|state\(2),
	datac => \con|Mux29~1_combout\,
	datad => \dp|ir\(15),
	combout => \con|Mux29~2_combout\);

-- Location: LCCOMB_X50_Y28_N22
\con|Mux29~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux29~0_combout\ = (!\con|state\(0) & ((\con|Mux29~2_combout\) # ((!\con|state\(3) & !\con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|state\(0),
	datac => \con|state\(1),
	datad => \con|Mux29~2_combout\,
	combout => \con|Mux29~0_combout\);

-- Location: LCCOMB_X50_Y28_N26
\con|next_state[0]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|next_state\(0) = (GLOBAL(\con|Mux30~0clkctrl_outclk\) & ((\con|next_state\(0)))) # (!GLOBAL(\con|Mux30~0clkctrl_outclk\) & (\con|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux29~0_combout\,
	datac => \con|next_state\(0),
	datad => \con|Mux30~0clkctrl_outclk\,
	combout => \con|next_state\(0));

-- Location: LCCOMB_X50_Y28_N18
\con|state[0]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[0]~10_combout\ = (\con|state[2]~9_combout\ & (((\con|next_state\(0))))) # (!\con|state[2]~9_combout\ & (!\rst~input_o\ & (!\con|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \con|state\(3),
	datac => \con|next_state\(0),
	datad => \con|state[2]~9_combout\,
	combout => \con|state[0]~10_combout\);

-- Location: LCCOMB_X50_Y28_N16
\con|state[0]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[0]~11_combout\ = (\con|state[2]~5_combout\ & (\con|state\(0))) # (!\con|state[2]~5_combout\ & ((\con|state[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state[2]~5_combout\,
	datac => \con|state\(0),
	datad => \con|state[0]~10_combout\,
	combout => \con|state[0]~11_combout\);

-- Location: FF_X51_Y28_N27
\con|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \con|state[0]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(0));

-- Location: LCCOMB_X55_Y27_N24
\con|Mux8~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux8~0_combout\ = (!\con|state\(0) & (!\con|state\(3) & (\con|state\(1) & !\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(3),
	datac => \con|state\(1),
	datad => \con|state\(2),
	combout => \con|Mux8~0_combout\);

-- Location: LCCOMB_X55_Y27_N26
\con|Mux6~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux6~0_combout\ = (\con|Mux8~0_combout\ & ((\con|Equal0~0_combout\) # ((\con|Equal0~1_combout\) # (!\con|p1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux8~0_combout\,
	datab => \con|Equal0~0_combout\,
	datac => \con|Equal0~1_combout\,
	datad => \con|p1~1_combout\,
	combout => \con|Mux6~0_combout\);

-- Location: LCCOMB_X52_Y26_N4
\dp|rf_data[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[0]~0_combout\ = (!\con|Mux6~0_combout\ & ((\con|Mux5~0_combout\ & (\dp|pc\(0))) # (!\con|Mux5~0_combout\ & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(0),
	datab => \con|Mux5~0_combout\,
	datac => \con|Mux6~0_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\,
	combout => \dp|rf_data[0]~0_combout\);

-- Location: LCCOMB_X52_Y26_N26
\dp|rf_data[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[0]~1_combout\ = (\dp|rf_data[0]~0_combout\) # ((\con|Mux6~0_combout\ & (!\con|Mux5~0_combout\ & \dp|tr[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux6~0_combout\,
	datab => \con|Mux5~0_combout\,
	datac => \dp|rf_data[0]~0_combout\,
	datad => \dp|tr[0]~0_combout\,
	combout => \dp|rf_data[0]~1_combout\);

-- Location: LCCOMB_X53_Y28_N12
\dp|rf_instance|regfile[0][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile[0][0]~feeder_combout\ = \dp|rf_data[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[0]~1_combout\,
	combout => \dp|rf_instance|regfile[0][0]~feeder_combout\);

-- Location: FF_X53_Y28_N13
\dp|rf_instance|regfile[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile[0][0]~feeder_combout\,
	ena => \dp|rf_instance|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile[0][0]~q\);

ww_o(0) <= \o[0]~output_o\;

ww_o(1) <= \o[1]~output_o\;

ww_o(2) <= \o[2]~output_o\;

ww_o(3) <= \o[3]~output_o\;

ww_o(4) <= \o[4]~output_o\;

ww_o(5) <= \o[5]~output_o\;

ww_o(6) <= \o[6]~output_o\;

ww_o(7) <= \o[7]~output_o\;

ww_o(8) <= \o[8]~output_o\;

ww_o(9) <= \o[9]~output_o\;

ww_o(10) <= \o[10]~output_o\;

ww_o(11) <= \o[11]~output_o\;

ww_o(12) <= \o[12]~output_o\;

ww_o(13) <= \o[13]~output_o\;

ww_o(14) <= \o[14]~output_o\;

ww_o(15) <= \o[15]~output_o\;
END structure;


