$date
	Sat Sep 24 14:26:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#1000
1!
#2000
0!
#3000
1!
#4000
0!
#5000
1!
#6000
0!
#7000
1!
#8000
0!
#9000
1!
#10000
0!
#11000
1!
#12000
0!
#13000
1!
#14000
0!
#15000
1!
#16000
0!
#17000
1!
#18000
0!
#19000
1!
#20000
0!
0"
#21000
1!
#22000
0!
#23000
1!
#24000
0!
#25000
1!
#26000
0!
#27000
1!
#28000
0!
#29000
1!
#30000
0!
#31000
1!
#32000
0!
#33000
1!
#34000
0!
#35000
1!
#36000
0!
#37000
1!
#38000
0!
#39000
1!
#40000
0!
#41000
1!
#42000
0!
#43000
1!
#44000
0!
#45000
1!
#46000
0!
#47000
1!
#48000
0!
#49000
1!
#50000
0!
#51000
1!
#52000
0!
#53000
1!
#54000
0!
#55000
1!
#56000
0!
#57000
1!
#58000
0!
#59000
1!
#60000
0!
#61000
1!
#62000
0!
#63000
1!
#64000
0!
#65000
1!
#66000
0!
#67000
1!
#68000
0!
#69000
1!
#70000
0!
#71000
1!
#72000
0!
#73000
1!
#74000
0!
#75000
1!
#76000
0!
#77000
1!
#78000
0!
#79000
1!
#80000
0!
#81000
1!
#82000
0!
#83000
1!
#84000
0!
#85000
1!
#86000
0!
#87000
1!
#88000
0!
#89000
1!
#90000
0!
#91000
1!
#92000
0!
#93000
1!
#94000
0!
#95000
1!
#96000
0!
#97000
1!
#98000
0!
#99000
1!
#100000
0!
