#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005C9EB0 .scope module, "teste" "teste" 2 10;
 .timescale 0 0;
v005EF4D0_0 .net "clock", 0 0, v005EF478_0; 1 drivers
v005EF528_0 .var "clr", 0 0;
v005EF580_0 .var "notp1", 0 0;
v005EF5D8_0 .var "p1", 0 0;
RS_005CC21C/0/0 .resolv tri, L_005EF6E0, L_005EF840, L_005EF9A0, L_005EFB00;
RS_005CC21C/0/4 .resolv tri, L_005EFC60, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CC21C .resolv tri, RS_005CC21C/0/0, RS_005CC21C/0/4, C4<zzzzz>, C4<zzzzz>;
v005EF630_0 .net8 "s", 4 0, RS_005CC21C; 5 drivers
RS_005CC234/0/0 .resolv tri, L_005EF738, L_005EF898, L_005EF9F8, L_005EFB58;
RS_005CC234/0/4 .resolv tri, L_005EFCB8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CC234 .resolv tri, RS_005CC234/0/0, RS_005CC234/0/4, C4<zzzzz>, C4<zzzzz>;
v005EF688_0 .net8 "snot", 4 0, RS_005CC234; 5 drivers
L_005EF6E0 .part/pv v005EF3C8_0, 0, 1, 5;
L_005EF738 .part/pv v005EF420_0, 0, 1, 5;
L_005EF790 .part RS_005CC234, 4, 1;
L_005EF7E8 .part RS_005CC21C, 4, 1;
L_005EF840 .part/pv v005EF1B8_0, 1, 1, 5;
L_005EF898 .part/pv v005EF210_0, 1, 1, 5;
L_005EF8F0 .part RS_005CC21C, 0, 1;
L_005EF948 .part RS_005CC234, 0, 1;
L_005EF9A0 .part/pv v003DDEE8_0, 2, 1, 5;
L_005EF9F8 .part/pv v005EF000_0, 2, 1, 5;
L_005EFA50 .part RS_005CC21C, 1, 1;
L_005EFAA8 .part RS_005CC234, 1, 1;
L_005EFB00 .part/pv v003DD7C0_0, 3, 1, 5;
L_005EFB58 .part/pv v003DD818_0, 3, 1, 5;
L_005EFBB0 .part RS_005CC21C, 2, 1;
L_005EFC08 .part RS_005CC234, 2, 1;
L_005EFC60 .part/pv v003D39D0_0, 4, 1, 5;
L_005EFCB8 .part/pv v003D3A28_0, 4, 1, 5;
L_005EFD10 .part RS_005CC21C, 3, 1;
L_005EFD68 .part RS_005CC234, 3, 1;
S_005CA510 .scope module, "clk" "clock" 2 12, 3 1, S_005C9EB0;
 .timescale 0 0;
v005EF478_0 .var "clk", 0 0;
S_005CA598 .scope module, "j1" "jkff" 2 18, 4 1, S_005C9EB0;
 .timescale 0 0;
v005EF268_0 .alias "clk", 0 0, v005EF4D0_0;
v005EF2C0_0 .net "clr", 0 0, v005EF528_0; 1 drivers
v005EF318_0 .net "j", 0 0, L_005EF790; 1 drivers
v005EF370_0 .net "k", 0 0, L_005EF7E8; 1 drivers
v005EF3C8_0 .var "q", 0 0;
v005EF420_0 .var "qnot", 0 0;
S_005CA620 .scope module, "j2" "jkff" 2 19, 4 1, S_005C9EB0;
 .timescale 0 0;
v005EF058_0 .alias "clk", 0 0, v005EF4D0_0;
v005EF0B0_0 .alias "clr", 0 0, v005EF2C0_0;
v005EF108_0 .net "j", 0 0, L_005EF8F0; 1 drivers
v005EF160_0 .net "k", 0 0, L_005EF948; 1 drivers
v005EF1B8_0 .var "q", 0 0;
v005EF210_0 .var "qnot", 0 0;
S_005CA6A8 .scope module, "j3" "jkff" 2 20, 4 1, S_005C9EB0;
 .timescale 0 0;
v003DD870_0 .alias "clk", 0 0, v005EF4D0_0;
v003DD8C8_0 .alias "clr", 0 0, v005EF2C0_0;
v003DDE38_0 .net "j", 0 0, L_005EFA50; 1 drivers
v003DDE90_0 .net "k", 0 0, L_005EFAA8; 1 drivers
v003DDEE8_0 .var "q", 0 0;
v005EF000_0 .var "qnot", 0 0;
S_005CA730 .scope module, "j4" "jkff" 2 21, 4 1, S_005C9EB0;
 .timescale 0 0;
v003D3A80_0 .alias "clk", 0 0, v005EF4D0_0;
v003D2FE8_0 .alias "clr", 0 0, v005EF2C0_0;
v003D3040_0 .net "j", 0 0, L_005EFBB0; 1 drivers
v003D3098_0 .net "k", 0 0, L_005EFC08; 1 drivers
v003DD7C0_0 .var "q", 0 0;
v003DD818_0 .var "qnot", 0 0;
S_005C9E28 .scope module, "j5" "jkff" 2 22, 4 1, S_005C9EB0;
 .timescale 0 0;
v005CB960_0 .alias "clk", 0 0, v005EF4D0_0;
v003DAA08_0 .alias "clr", 0 0, v005EF2C0_0;
v003DC020_0 .net "j", 0 0, L_005EFD10; 1 drivers
v003DC238_0 .net "k", 0 0, L_005EFD68; 1 drivers
v003D39D0_0 .var "q", 0 0;
v003D3A28_0 .var "qnot", 0 0;
E_005CB3B8 .event posedge, v005CB960_0;
    .scope S_005CA510;
T_0 ;
    %set/v v005EF478_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005CA510;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005EF478_0, 1;
    %inv 8, 1;
    %set/v v005EF478_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005CA598;
T_2 ;
    %wait E_005CB3B8;
    %load/v 8, v005EF2C0_0, 1;
    %load/v 9, v005EF318_0, 1;
    %inv 9, 1;
    %load/v 10, v005EF370_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF3C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF420_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005EF318_0, 1;
    %load/v 9, v005EF370_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF3C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF420_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005EF318_0, 1;
    %load/v 9, v005EF370_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005EF3C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF3C8_0, 0, 8;
    %load/v 8, v005EF420_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF420_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005CA620;
T_3 ;
    %wait E_005CB3B8;
    %load/v 8, v005EF0B0_0, 1;
    %load/v 9, v005EF108_0, 1;
    %inv 9, 1;
    %load/v 10, v005EF160_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF1B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF210_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005EF108_0, 1;
    %load/v 9, v005EF160_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF1B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF210_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005EF108_0, 1;
    %load/v 9, v005EF160_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005EF1B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF1B8_0, 0, 8;
    %load/v 8, v005EF210_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF210_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005CA6A8;
T_4 ;
    %wait E_005CB3B8;
    %load/v 8, v003DD8C8_0, 1;
    %load/v 9, v003DDE38_0, 1;
    %inv 9, 1;
    %load/v 10, v003DDE90_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003DDEE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF000_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v003DDE38_0, 1;
    %load/v 9, v003DDE90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003DDEE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF000_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v003DDE38_0, 1;
    %load/v 9, v003DDE90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v003DDEE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003DDEE8_0, 0, 8;
    %load/v 8, v005EF000_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF000_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005CA730;
T_5 ;
    %wait E_005CB3B8;
    %load/v 8, v003D2FE8_0, 1;
    %load/v 9, v003D3040_0, 1;
    %inv 9, 1;
    %load/v 10, v003D3098_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003DD7C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003DD818_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v003D3040_0, 1;
    %load/v 9, v003D3098_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003DD7C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003DD818_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v003D3040_0, 1;
    %load/v 9, v003D3098_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v003DD7C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003DD7C0_0, 0, 8;
    %load/v 8, v003DD818_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003DD818_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005C9E28;
T_6 ;
    %wait E_005CB3B8;
    %load/v 8, v003DAA08_0, 1;
    %load/v 9, v003DC020_0, 1;
    %inv 9, 1;
    %load/v 10, v003DC238_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003D39D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003D3A28_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v003DC020_0, 1;
    %load/v 9, v003DC238_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003D39D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003D3A28_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v003DC020_0, 1;
    %load/v 9, v003DC238_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v003D39D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003D39D0_0, 0, 8;
    %load/v 8, v003D3A28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003D3A28_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005C9EB0;
T_7 ;
    %set/v v005EF528_0, 1, 1;
    %set/v v005EF5D8_0, 0, 1;
    %set/v v005EF580_0, 1, 1;
    %delay 13, 0;
    %set/v v005EF528_0, 0, 1;
    %delay 23, 0;
    %vpi_call 2 31 "$monitor", "%b, %b, %b, %b, %b", &PV<v005EF630_0, 4, 1>, &PV<v005EF630_0, 3, 1>, &PV<v005EF630_0, 2, 1>, &PV<v005EF630_0, 1, 1>, &PV<v005EF630_0, 0, 1>;
    %delay 896, 0;
    %vpi_call 2 33 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio04.v";
    "./Clock.v";
    "./FlipFlopJK.v";
