Timing Analyzer report for nios2_SG_DMA_test
Sat Oct 12 17:52:12 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Recovery: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Recovery: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Recovery: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Removal: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; nios2_SG_DMA_test                                       ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22E22C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; src/nios2_SG_DMA_test.sdc ; OK     ; Sat Oct 12 17:52:06 2019 ;
+---------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                         ; { altera_reserved_tck }                                   ;
; i_sys_clk                                             ; Base      ; 41.666    ; 24.0 MHz  ; 0.000 ; 20.833    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                         ; { i_sys_clk }                                             ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4999.920  ; 0.2 MHz   ; 0.000 ; 2499.960  ; 50.00      ; 120       ; 1           ;       ;        ;           ;            ; false    ; i_sys_clk ; m_clk_gen|altpll_component|auto_generated|pll1|inclk[0] ; { m_clk_gen|altpll_component|auto_generated|pll1|clk[0] } ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39999.360 ; 0.03 MHz  ; 0.000 ; 19999.680 ; 50.00      ; 960       ; 1           ;       ;        ;           ;            ; false    ; i_sys_clk ; m_clk_gen|altpll_component|auto_generated|pll1|inclk[0] ; { m_clk_gen|altpll_component|auto_generated|pll1|clk[1] } ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 156.247   ; 6.4 MHz   ; 0.000 ; 78.123    ; 50.00      ; 15        ; 4           ;       ;        ;           ;            ; false    ; i_sys_clk ; m_clk_gen|altpll_component|auto_generated|pll1|inclk[0] ; { m_clk_gen|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 36.5 MHz   ; 36.5 MHz        ; altera_reserved_tck                                   ;      ;
; 100.77 MHz ; 100.77 MHz      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 125.33 MHz ; 125.33 MHz      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 158.08 MHz ; 158.08 MHz      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; altera_reserved_tck                                   ; 36.300    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 148.268   ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2496.829  ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39993.034 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.407 ; 0.000         ;
; altera_reserved_tck                                   ; 0.453 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+-------------------------------------------------------+----------+---------------+
; Clock                                                 ; Slack    ; End Point TNS ;
+-------------------------------------------------------+----------+---------------+
; altera_reserved_tck                                   ; 95.355   ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4996.998 ; 0.000         ;
+-------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.131 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 1.874 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; i_sys_clk                                             ; 20.691    ; 0.000         ;
; altera_reserved_tck                                   ; 49.489    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 77.809    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.645  ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 19999.368 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 36.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 13.875     ;
; 36.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 13.515     ;
; 36.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 13.293     ;
; 37.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 12.639     ;
; 38.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 11.924     ;
; 38.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 11.830     ;
; 38.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 11.485     ;
; 39.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 11.146     ;
; 39.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 10.724     ;
; 39.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 10.584     ;
; 39.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 10.252     ;
; 40.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 9.430      ;
; 41.267 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 8.878      ;
; 41.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 8.806      ;
; 41.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 8.582      ;
; 41.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 8.326      ;
; 42.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 8.066      ;
; 42.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 7.907      ;
; 42.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 7.876      ;
; 42.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 7.806      ;
; 42.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 7.676      ;
; 42.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 7.610      ;
; 42.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 7.598      ;
; 42.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 7.548      ;
; 42.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 7.495      ;
; 42.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 7.426      ;
; 42.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 7.384      ;
; 42.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 7.299      ;
; 43.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 7.157      ;
; 43.043 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 7.133      ;
; 43.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.993      ;
; 43.332 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 6.838      ;
; 43.340 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 6.830      ;
; 43.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.606      ;
; 43.604 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.564      ;
; 43.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.496      ;
; 43.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.400      ;
; 43.848 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.303      ;
; 43.855 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.296      ;
; 43.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.299      ;
; 43.872 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 6.302      ;
; 44.416 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.736      ;
; 44.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 5.738      ;
; 44.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.427      ;
; 45.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.762      ;
; 45.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.388      ;
; 45.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.387      ;
; 45.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 4.297      ;
; 45.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 4.281      ;
; 45.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.196      ;
; 46.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.994      ;
; 46.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.821      ;
; 46.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.543      ;
; 47.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.237      ;
; 48.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 1.870      ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 10.047     ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.901      ;
; 90.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.720      ;
; 90.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.711      ;
; 90.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.679      ;
; 90.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.673      ;
; 90.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.672      ;
; 90.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.670      ;
; 90.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.669      ;
; 90.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.667      ;
; 90.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.666      ;
; 90.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.661      ;
; 90.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.481      ;
; 90.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.480      ;
; 90.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.477      ;
; 90.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.472      ;
; 90.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 9.470      ;
; 90.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.431      ;
; 90.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.424      ;
; 90.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.422      ;
; 90.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.416      ;
; 90.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.412      ;
; 90.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.411      ;
; 90.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.409      ;
; 90.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.404      ;
; 90.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.395      ;
; 90.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 9.389      ;
; 90.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 9.339      ;
; 90.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 9.333      ;
; 90.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 9.333      ;
; 90.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 9.333      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.268 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.866      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.281 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.853      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.283 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.851      ;
; 148.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.079     ; 7.722      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.543 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.591      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.591 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.543      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.650 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.484      ;
; 148.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.079     ; 7.475      ;
; 148.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.104     ; 7.408      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.783 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.351      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.792 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.342      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.805 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.329      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.807 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.327      ;
; 148.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.079     ; 7.327      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.891 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.243      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
; 148.899 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.114     ; 7.235      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2496.829 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 3.003      ;
; 2496.829 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[7]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 3.003      ;
; 2496.829 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[8]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 3.003      ;
; 2496.829 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[2]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 3.003      ;
; 2496.829 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 3.003      ;
; 2497.206 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[3]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.629      ;
; 2497.206 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[4]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.629      ;
; 2497.206 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.629      ;
; 2497.206 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[6]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.629      ;
; 2497.206 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.629      ;
; 2497.206 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[0]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.629      ;
; 2497.206 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[1]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.629      ;
; 2497.287 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.039     ; 2.635      ;
; 2497.302 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.534      ;
; 2497.302 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[28]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.534      ;
; 2497.302 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[25]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.534      ;
; 2497.302 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.534      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[30]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[33]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.526      ;
; 2497.354 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 2.478      ;
; 2497.354 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[7]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 2.478      ;
; 2497.354 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[8]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 2.478      ;
; 2497.354 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[2]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 2.478      ;
; 2497.354 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.129     ; 2.478      ;
; 2497.385 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.130     ; 2.446      ;
; 2497.543 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.293      ;
; 2497.543 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[28]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.293      ;
; 2497.543 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[25]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.293      ;
; 2497.543 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.293      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[18]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[13]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.548 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.288      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[30]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[33]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.549 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.285      ;
; 2497.592 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.039     ; 2.330      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[18]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[13]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.629 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.207      ;
; 2497.636 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.039     ; 2.286      ;
; 2497.650 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.039     ; 2.272      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[3]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.104      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[4]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.104      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.104      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[6]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.104      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.104      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[0]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.104      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[1]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 2.104      ;
; 2497.802 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.036     ; 2.123      ;
; 2497.844 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.036     ; 2.081      ;
; 2497.865 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.039     ; 2.057      ;
; 2498.088 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.036     ; 1.837      ;
; 2498.092 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.747      ;
; 2498.156 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 1.679      ;
; 2498.156 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 1.679      ;
; 2498.189 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.038     ; 1.734      ;
; 2498.226 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.038     ; 1.697      ;
; 2498.241 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.038     ; 1.682      ;
; 2498.244 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.035     ; 1.682      ;
; 2498.256 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.039     ; 1.666      ;
; 2498.256 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[2]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.583      ;
; 2498.258 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[10]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.581      ;
; 2498.260 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.123     ; 1.578      ;
; 2498.260 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.577      ;
; 2498.262 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[3]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.577      ;
; 2498.263 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[3]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.576      ;
; 2498.275 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[9]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.126     ; 1.560      ;
; 2498.278 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.036     ; 1.647      ;
; 2498.289 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.036     ; 1.636      ;
; 2498.291 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[2]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.546      ;
; 2498.301 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[8]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.536      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                           ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 39993.034 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 6.247      ;
; 39993.411 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 5.870      ;
; 39994.388 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.091     ; 4.882      ;
; 39994.398 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.091     ; 4.872      ;
; 39994.989 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.091     ; 4.281      ;
; 39995.535 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.091     ; 3.735      ;
; 39995.645 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.636      ;
; 39995.646 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.089     ; 3.626      ;
; 39995.655 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.089     ; 3.617      ;
; 39995.731 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.550      ;
; 39995.734 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.547      ;
; 39995.754 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.094     ; 3.513      ;
; 39995.839 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.442      ;
; 39995.894 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.090     ; 3.377      ;
; 39995.925 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.356      ;
; 39995.928 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.353      ;
; 39996.052 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.091     ; 3.218      ;
; 39996.109 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.172      ;
; 39996.195 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.086      ;
; 39996.198 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.083      ;
; 39996.267 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.091     ; 3.003      ;
; 39996.577 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.704      ;
; 39996.696 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.585      ;
; 39996.709 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.572      ;
; 39996.771 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.510      ;
; 39996.851 ; count_clk_16[0]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.430      ;
; 39996.851 ; count_clk_16[0]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.430      ;
; 39996.851 ; count_clk_16[0]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.430      ;
; 39996.851 ; count_clk_16[0]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.430      ;
; 39996.851 ; count_clk_16[0]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.430      ;
; 39996.864 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.417      ;
; 39996.876 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.405      ;
; 39997.011 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.270      ;
; 39997.041 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.240      ;
; 39997.057 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.224      ;
; 39997.150 ; count_clk_16[3]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.131      ;
; 39997.150 ; count_clk_16[3]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.131      ;
; 39997.150 ; count_clk_16[3]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.131      ;
; 39997.150 ; count_clk_16[3]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.131      ;
; 39997.150 ; count_clk_16[3]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.131      ;
; 39997.179 ; count_clk_16[1]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.102      ;
; 39997.184 ; count_clk_16[4]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.097      ;
; 39997.184 ; count_clk_16[4]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.097      ;
; 39997.184 ; count_clk_16[4]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.097      ;
; 39997.184 ; count_clk_16[4]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.097      ;
; 39997.184 ; count_clk_16[4]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.097      ;
; 39997.205 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.076      ;
; 39997.207 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.074      ;
; 39997.209 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.072      ;
; 39997.268 ; count_clk_16[1]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.013      ;
; 39997.268 ; count_clk_16[1]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.013      ;
; 39997.268 ; count_clk_16[1]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.013      ;
; 39997.268 ; count_clk_16[1]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.013      ;
; 39997.291 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.990      ;
; 39997.318 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[11]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.090     ; 1.953      ;
; 39997.361 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.920      ;
; 39997.404 ; count_clk_16[2]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.877      ;
; 39997.404 ; count_clk_16[2]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.877      ;
; 39997.404 ; count_clk_16[2]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.877      ;
; 39997.404 ; count_clk_16[2]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.877      ;
; 39997.404 ; count_clk_16[2]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.877      ;
; 39997.480 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.801      ;
; 39997.509 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.772      ;
; 39997.512 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.769      ;
; 39997.569 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[9]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.090     ; 1.702      ;
; 39997.598 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[7]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.090     ; 1.673      ;
; 39997.605 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[15]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.090     ; 1.666      ;
; 39997.612 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.669      ;
; 39997.615 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.666      ;
; 39997.617 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.664      ;
; 39997.628 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[5]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.090     ; 1.643      ;
; 39997.650 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[1]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.090     ; 1.621      ;
; 39997.866 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.415      ;
; 39997.948 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_out         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.077     ; 1.336      ;
; 39997.973 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.308      ;
; 39997.986 ; count_clk_16[3]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.295      ;
; 39998.019 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.262      ;
; 39998.025 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[2]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.257      ;
; 39998.028 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[4]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.254      ;
; 39998.034 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[0]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.248      ;
; 39998.189 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.092      ;
; 39998.190 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[10]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.092      ;
; 39998.192 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[14]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.089      ;
; 39998.221 ; count_clk_16[4]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.060      ;
; 39998.399 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[13]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 0.883      ;
; 39998.400 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[12]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 0.882      ;
; 39998.400 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[6]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 0.881      ;
; 39998.400 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[3]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 0.881      ;
; 39998.402 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[8]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 0.880      ;
; 39998.423 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 0.858      ;
; 39998.423 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 0.858      ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.407 ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_datain_reg0                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.144      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.143      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.145      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.145      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.149      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a68~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.149      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.151      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.151      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.150      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.154      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a68~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.153      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.158      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.158      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.163      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a4~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.160      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a60~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.161      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a20~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.162      ;
; 0.433 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[3]                                                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a3~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.472      ; 1.159      ;
; 0.434 ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a6~porta_datain_reg0                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.171      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.174      ;
; 0.436 ; UART:uart_BAUD_RATE_9600|oRDATA[2]                                                                                                                                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_datain_reg0                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.169      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.170      ;
; 0.438 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[8]                                                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.472      ; 1.164      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.175      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.177      ;
; 0.443 ; UART:uart_BAUD_RATE_9600|oRDATA[4]                                                                                                                                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a1~porta_datain_reg0                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.469      ; 1.166      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.185      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.181      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a12~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.182      ;
; 0.452 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[8]                                                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a0~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.184      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sta_rd.P_RD_STA_1                                                                                                                                                                                                        ; sta_rd.P_RD_STA_1                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sta_rd.P_RD_STA_0                                                                                                                                                                                                        ; sta_rd.P_RD_STA_0                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sta_rd.P_RD_STA_2                                                                                                                                                                                                        ; sta_rd.P_RD_STA_2                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_1                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_1                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_0                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_0                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_3                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_3                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|rTBitCnt[1]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rTBitCnt[1]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|rTBitCnt[2]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rTBitCnt[2]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_2                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_2                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|oR                                                                                                                                                                                              ; UART:uart_BAUD_RATE_9600|oR                                                                                                                                                                                                ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_3                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_3                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_1                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_1                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|rRBitCnt[2]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rRBitCnt[2]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_2                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_2                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_9600|rRBitCnt[1]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rRBitCnt[1]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_115200|oR                                                                                                                                                                                            ; UART:uart_BAUD_RATE_115200|oR                                                                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_3                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_3                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_1                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_1                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_115200|rRBitCnt[1]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rRBitCnt[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_115200|rRBitCnt[2]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rRBitCnt[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_2                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_2                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_continuous_zeros_cnt[0]                                                                                                                                            ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_continuous_zeros_cnt[0]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_IDLE                                                                                                                                                  ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_IDLE                                                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_RECOGNIZED                                                                                                                                            ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_RECOGNIZED                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[0]                                                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.472      ; 1.181      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                         ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                         ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                         ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_1                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_1                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_0                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_0                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_3                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_3                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UART:uart_BAUD_RATE_115200|rTBitCnt[2]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rTBitCnt[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_2                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_2                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.779      ;
; 0.492 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.787      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.788      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                      ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_flag_p_n                                                                                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_flag_p_n                                                                                                                                               ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                        ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[13]                                                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[13]                                                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[12]                                                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[12]                                                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                        ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[16]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data                                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.498 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.791      ;
; 0.501 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[11]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[12]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[3]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[4]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|filter_out[8]                                                                                                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[3]     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|filter_out[6]                                                                                                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_in_d2                                                                                                                                                              ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_in_d3                                                                                                                                                        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[12]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[13]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[10]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[11]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[2]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[3]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[13]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[14]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[9]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[10]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[7]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[8]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[6]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[7]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.506 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[5]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[6]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.797      ;
; 0.506 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[324][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[81][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.798      ;
; 0.506 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[76][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[19][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[21][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[5][3]                                                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.798      ;
; 0.507 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[64][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[16][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[49][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[12][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_found_p                                                                                                                                                      ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_flag_p_n                                                                                                                                               ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[397][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[99][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[349][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[87][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[305][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[76][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[288][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[72][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[276][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[69][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[44][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[11][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[469][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[117][3]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[360][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[90][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[357][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[89][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[496][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[124][1]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[429][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[107][2]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[365][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[91][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[323][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[80][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[309][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[77][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[309][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[77][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[276][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[69][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[272][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[68][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[265][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[66][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[261][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[65][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[256][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[64][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[221][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[55][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[219][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[54][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[187][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[46][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[180][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[45][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[149][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[37][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[129][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[32][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[116][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[29][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[116][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[29][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[113][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[28][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[108][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[27][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[108][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[27][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[101][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[25][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[89][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[22][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[57][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[14][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[44][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[11][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[41][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[10][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[41][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[10][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[28][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[7][1]                                                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[12][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[3][3]                                                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[12][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[3][2]                                                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[189][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[47][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[488][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[122][3]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[488][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[122][2]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[488][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[122][1]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[485][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[121][1]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[461][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[115][3]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[461][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[115][1]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[397][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[99][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[493][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[123][3]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[352][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[88][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[352][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[88][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[342][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[85][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[317][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[79][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[313][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[78][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[305][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[76][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[285][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[71][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[272][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[68][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[221][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[55][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[200][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[50][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[201][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[50][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[169][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[42][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[157][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[39][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[157][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[39][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[149][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[37][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[141][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[35][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[129][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[32][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[125][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[31][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[101][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[25][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.454 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[8]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[3]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[6]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[12]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[13]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.643 ; count_clk_16[4]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.699 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[14]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.991      ;
; 0.702 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[10]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.993      ;
; 0.721 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.013      ;
; 0.721 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.013      ;
; 0.743 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.747 ; count_clk_16[1]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; count_clk_16[2]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.754 ; count_clk_16[3]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.046      ;
; 0.756 ; count_clk_16[4]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.048      ;
; 0.773 ; count_clk_16[0]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.777 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.069      ;
; 0.787 ; count_clk_16[3]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.897 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[0]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.188      ;
; 0.906 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.198      ;
; 0.909 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[2]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.200      ;
; 0.911 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[4]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.202      ;
; 0.927 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_out         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.222      ;
; 1.034 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.326      ;
; 1.038 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.330      ;
; 1.089 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.381      ;
; 1.101 ; count_clk_16[1]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.393      ;
; 1.108 ; count_clk_16[3]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; count_clk_16[2]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.400      ;
; 1.111 ; count_clk_16[0]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.403      ;
; 1.117 ; count_clk_16[2]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; count_clk_16[0]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.412      ;
; 1.146 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.438      ;
; 1.148 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.440      ;
; 1.157 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.449      ;
; 1.231 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[1]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.551      ;
; 1.232 ; count_clk_16[1]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.524      ;
; 1.241 ; count_clk_16[1]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.533      ;
; 1.244 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.536      ;
; 1.251 ; count_clk_16[0]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.543      ;
; 1.253 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.545      ;
; 1.260 ; count_clk_16[0]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.552      ;
; 1.260 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[5]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.580      ;
; 1.262 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.554      ;
; 1.272 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[15]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.592      ;
; 1.289 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[7]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 1.608      ;
; 1.311 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.603      ;
; 1.316 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[9]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 1.635      ;
; 1.389 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.681      ;
; 1.457 ; count_clk_16[2]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.749      ;
; 1.457 ; count_clk_16[2]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.749      ;
; 1.478 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.770      ;
; 1.502 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[11]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 1.822      ;
; 1.544 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.836      ;
; 1.561 ; count_clk_16[4]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.853      ;
; 1.561 ; count_clk_16[4]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.853      ;
; 1.561 ; count_clk_16[4]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.853      ;
; 1.561 ; count_clk_16[4]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.853      ;
; 1.610 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.902      ;
; 1.619 ; count_clk_16[1]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.911      ;
; 1.709 ; count_clk_16[3]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.001      ;
; 1.709 ; count_clk_16[3]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.001      ;
; 1.709 ; count_clk_16[3]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.001      ;
; 1.747 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.039      ;
; 1.781 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.073      ;
; 1.801 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.093      ;
; 1.879 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.171      ;
; 1.879 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.171      ;
; 1.925 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.217      ;
; 2.028 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.320      ;
; 2.086 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.378      ;
; 2.134 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.426      ;
; 2.367 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.685      ;
; 2.374 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.666      ;
; 2.602 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.920      ;
; 2.643 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.935      ;
; 2.652 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.944      ;
; 2.836 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.155      ;
; 2.852 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.173      ;
; 2.862 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 3.178      ;
; 2.932 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.253      ;
; 3.042 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.360      ;
; 3.575 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.893      ;
; 3.921 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.239      ;
; 4.002 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.320      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.560      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.560      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.560      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.560      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.560      ;
; 95.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.417      ;
; 95.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.417      ;
; 95.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.417      ;
; 95.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.417      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.410      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.410      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.410      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.410      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.410      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.410      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.410      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.312      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.313      ;
; 95.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.313      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.312      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.312      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.299      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.308      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.295      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.295      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.295      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.295      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.295      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.295      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.295      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.300      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.300      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.300      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.300      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.300      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.300      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.307      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.306      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.298      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.298      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.298      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.298      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.298      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.291      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.291      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.291      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.291      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                          ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4996.998 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.081     ; 2.842      ;
; 4996.998 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.081     ; 2.842      ;
; 4997.367 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.478      ;
; 4997.367 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.478      ;
; 4997.367 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.478      ;
; 4997.367 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.478      ;
; 4997.367 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.478      ;
; 4997.369 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.476      ;
; 4997.369 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.476      ;
; 4997.369 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.076     ; 2.476      ;
; 4997.463 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.073     ; 2.385      ;
; 4997.463 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.073     ; 2.385      ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.424      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.993      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.258      ;
; 2.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.555      ;
; 2.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.555      ;
; 2.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.555      ;
; 2.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.555      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.592      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.592      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.592      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.592      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.592      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.646      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.883      ;
; 2.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.910      ;
; 2.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.910      ;
; 2.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.910      ;
; 2.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.910      ;
; 2.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.910      ;
; 2.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.910      ;
; 2.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.197      ;
; 2.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.242      ;
; 2.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.242      ;
; 2.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.242      ;
; 2.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.242      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 2.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.253      ;
; 3.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.594      ;
; 3.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.594      ;
; 3.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.594      ;
; 3.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.594      ;
; 3.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.594      ;
; 3.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.594      ;
; 3.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.613      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.727      ;
; 3.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.753      ;
; 3.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.753      ;
; 3.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.753      ;
; 3.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.753      ;
; 3.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.740      ;
; 3.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.987      ;
; 3.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.987      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.988      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.988      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.988      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.988      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.988      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.874 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.174      ;
; 1.874 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.174      ;
; 1.978 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.274      ;
; 1.978 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.274      ;
; 1.978 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.274      ;
; 1.980 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.276      ;
; 1.980 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.276      ;
; 1.980 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.276      ;
; 1.980 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.276      ;
; 1.980 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.276      ;
; 2.299 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.590      ;
; 2.299 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.590      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.465
Worst Case Available Settling Time: 305.647 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 38.4 MHz   ; 38.4 MHz        ; altera_reserved_tck                                   ;      ;
; 107.48 MHz ; 107.48 MHz      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.65 MHz ; 133.65 MHz      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 165.89 MHz ; 165.89 MHz      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; altera_reserved_tck                                   ; 36.978    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 148.765   ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2497.042  ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39993.332 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.391 ; 0.000         ;
; altera_reserved_tck                                   ; 0.402 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+-------------------------------------------------------+----------+---------------+
; Clock                                                 ; Slack    ; End Point TNS ;
+-------------------------------------------------------+----------+---------------+
; altera_reserved_tck                                   ; 95.691   ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4997.168 ; 0.000         ;
+-------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.035 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 1.675 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; i_sys_clk                                             ; 20.688    ; 0.000         ;
; altera_reserved_tck                                   ; 49.341    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 77.811    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.648  ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 19999.372 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 36.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 13.328     ;
; 37.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 12.981     ;
; 37.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 12.638     ;
; 38.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 12.130     ;
; 38.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 11.425     ;
; 38.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 11.341     ;
; 39.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 10.853     ;
; 39.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 10.539     ;
; 40.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 10.273     ;
; 40.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 10.144     ;
; 40.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 9.845      ;
; 41.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 9.049      ;
; 41.761 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 8.516      ;
; 41.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 8.458      ;
; 42.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 8.221      ;
; 42.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 7.940      ;
; 42.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 7.729      ;
; 42.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 7.554      ;
; 42.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 7.479      ;
; 42.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 7.414      ;
; 42.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 7.320      ;
; 42.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 7.314      ;
; 43.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 7.244      ;
; 43.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 7.190      ;
; 43.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 7.178      ;
; 43.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 7.116      ;
; 43.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 7.036      ;
; 43.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 7.030      ;
; 43.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 6.858      ;
; 43.461 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 6.846      ;
; 43.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 6.664      ;
; 43.761 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 6.539      ;
; 43.788 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 6.512      ;
; 44.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 6.295      ;
; 44.038 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 6.266      ;
; 44.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 6.138      ;
; 44.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 6.116      ;
; 44.231 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 6.056      ;
; 44.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 6.045      ;
; 44.258 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 6.029      ;
; 44.265 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 6.044      ;
; 44.797 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 5.490      ;
; 44.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 5.494      ;
; 45.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 5.168      ;
; 45.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 4.562      ;
; 46.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 4.095      ;
; 46.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.075      ;
; 46.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 4.066      ;
; 46.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.061      ;
; 46.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 3.891      ;
; 46.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 3.703      ;
; 46.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.648      ;
; 46.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.375      ;
; 48.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.021      ;
; 48.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.767      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.542      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.407      ;
; 90.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.204      ;
; 90.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.192      ;
; 90.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.176      ;
; 90.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.171      ;
; 90.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.168      ;
; 90.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.165      ;
; 90.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.164      ;
; 90.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.163      ;
; 90.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.161      ;
; 90.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 9.157      ;
; 90.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.993      ;
; 90.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.991      ;
; 90.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.988      ;
; 90.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.982      ;
; 90.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.979      ;
; 90.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.953      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.905      ;
; 91.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.796      ;
; 91.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.829      ;
; 91.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.824      ;
; 91.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.784      ;
; 91.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.768      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.765 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.384      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.767 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.382      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.777 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.372      ;
; 148.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.072     ; 7.245      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.023 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.126      ;
; 149.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.094     ; 7.097      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.061 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.088      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.099 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 7.050      ;
; 149.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.072     ; 7.051      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.223 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.926      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.304 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.845      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.306 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.843      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.316 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.833      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.328 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.821      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.356 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.100     ; 6.793      ;
; 149.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.072     ; 6.810      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2497.042 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.793      ;
; 2497.042 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[7]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.793      ;
; 2497.042 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[8]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.793      ;
; 2497.042 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[2]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.793      ;
; 2497.042 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.793      ;
; 2497.412 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[3]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.426      ;
; 2497.412 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[4]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.426      ;
; 2497.412 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.426      ;
; 2497.412 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[6]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.426      ;
; 2497.412 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.426      ;
; 2497.412 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[0]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.426      ;
; 2497.412 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[1]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.426      ;
; 2497.432 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 2.508      ;
; 2497.458 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.380      ;
; 2497.458 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[28]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.380      ;
; 2497.458 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[25]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.380      ;
; 2497.458 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.380      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[30]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[33]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.460 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.377      ;
; 2497.492 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.128     ; 2.342      ;
; 2497.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.333      ;
; 2497.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[7]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.333      ;
; 2497.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[8]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.333      ;
; 2497.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[2]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.333      ;
; 2497.502 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.127     ; 2.333      ;
; 2497.674 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.164      ;
; 2497.674 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[28]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.164      ;
; 2497.674 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[25]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.164      ;
; 2497.674 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.164      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[30]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[33]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.676 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 2.161      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[18]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[13]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.681 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.157      ;
; 2497.731 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 2.209      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[18]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[13]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.758 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 2.080      ;
; 2497.776 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 2.164      ;
; 2497.793 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 2.147      ;
; 2497.872 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[3]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.966      ;
; 2497.872 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[4]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.966      ;
; 2497.872 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.966      ;
; 2497.872 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[6]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.966      ;
; 2497.872 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.966      ;
; 2497.872 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[0]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.966      ;
; 2497.872 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[1]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.966      ;
; 2497.976 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.967      ;
; 2497.981 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 1.959      ;
; 2498.019 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.924      ;
; 2498.168 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.121     ; 1.673      ;
; 2498.223 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 1.614      ;
; 2498.223 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.125     ; 1.614      ;
; 2498.247 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.696      ;
; 2498.304 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.020     ; 1.638      ;
; 2498.308 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[10]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.121     ; 1.533      ;
; 2498.313 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[3]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.121     ; 1.528      ;
; 2498.314 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[3]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.121     ; 1.527      ;
; 2498.339 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.017     ; 1.606      ;
; 2498.341 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.121     ; 1.500      ;
; 2498.341 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.499      ;
; 2498.342 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.020     ; 1.600      ;
; 2498.342 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[2]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.121     ; 1.499      ;
; 2498.357 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.020     ; 1.585      ;
; 2498.360 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[9]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.478      ;
; 2498.378 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 1.562      ;
; 2498.379 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[2]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.461      ;
; 2498.390 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[8]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.122     ; 1.450      ;
; 2498.395 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[3]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[3]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.121     ; 1.446      ;
; 2498.395 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[10]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.124     ; 1.443      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 39993.332 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 5.958      ;
; 39993.699 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 5.591      ;
; 39994.626 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 4.656      ;
; 39994.655 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 4.627      ;
; 39995.209 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 4.073      ;
; 39995.765 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.517      ;
; 39995.847 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.078     ; 3.437      ;
; 39995.875 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.078     ; 3.409      ;
; 39995.884 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 3.406      ;
; 39995.982 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.082     ; 3.298      ;
; 39996.021 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 3.269      ;
; 39996.024 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 3.266      ;
; 39996.054 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 3.236      ;
; 39996.116 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 3.167      ;
; 39996.191 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 3.099      ;
; 39996.194 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 3.096      ;
; 39996.219 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 3.063      ;
; 39996.288 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 3.002      ;
; 39996.425 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.865      ;
; 39996.428 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.862      ;
; 39996.455 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 2.827      ;
; 39996.778 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.512      ;
; 39996.915 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.375      ;
; 39996.928 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.362      ;
; 39996.948 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.342      ;
; 39997.059 ; count_clk_16[0]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.231      ;
; 39997.059 ; count_clk_16[0]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.231      ;
; 39997.059 ; count_clk_16[0]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.231      ;
; 39997.059 ; count_clk_16[0]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.231      ;
; 39997.059 ; count_clk_16[0]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.231      ;
; 39997.067 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.223      ;
; 39997.070 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.220      ;
; 39997.182 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.108      ;
; 39997.239 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.051      ;
; 39997.278 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 2.012      ;
; 39997.320 ; count_clk_16[3]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.970      ;
; 39997.320 ; count_clk_16[3]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.970      ;
; 39997.320 ; count_clk_16[3]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.970      ;
; 39997.320 ; count_clk_16[3]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.970      ;
; 39997.320 ; count_clk_16[3]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.970      ;
; 39997.367 ; count_clk_16[4]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.923      ;
; 39997.367 ; count_clk_16[4]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.923      ;
; 39997.367 ; count_clk_16[4]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.923      ;
; 39997.367 ; count_clk_16[4]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.923      ;
; 39997.367 ; count_clk_16[4]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.923      ;
; 39997.394 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.896      ;
; 39997.397 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.893      ;
; 39997.398 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.892      ;
; 39997.405 ; count_clk_16[1]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.885      ;
; 39997.422 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[11]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.861      ;
; 39997.435 ; count_clk_16[1]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.855      ;
; 39997.435 ; count_clk_16[1]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.855      ;
; 39997.435 ; count_clk_16[1]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.855      ;
; 39997.435 ; count_clk_16[1]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.855      ;
; 39997.466 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.824      ;
; 39997.503 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.787      ;
; 39997.562 ; count_clk_16[2]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.728      ;
; 39997.562 ; count_clk_16[2]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.728      ;
; 39997.562 ; count_clk_16[2]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.728      ;
; 39997.562 ; count_clk_16[2]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.728      ;
; 39997.562 ; count_clk_16[2]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.728      ;
; 39997.619 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.671      ;
; 39997.670 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[9]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.612      ;
; 39997.699 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.591      ;
; 39997.702 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.588      ;
; 39997.702 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[7]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.080     ; 1.580      ;
; 39997.708 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[15]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.575      ;
; 39997.727 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[5]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.556      ;
; 39997.756 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[1]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.079     ; 1.527      ;
; 39997.793 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.497      ;
; 39997.796 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.494      ;
; 39997.798 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.492      ;
; 39997.979 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.311      ;
; 39998.019 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_out         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.069     ; 1.274      ;
; 39998.113 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.177      ;
; 39998.124 ; count_clk_16[3]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.166      ;
; 39998.128 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.162      ;
; 39998.128 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[4]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 1.163      ;
; 39998.129 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[2]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 1.162      ;
; 39998.143 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[0]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 1.148      ;
; 39998.283 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 1.007      ;
; 39998.288 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[10]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 1.003      ;
; 39998.290 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[14]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 1.001      ;
; 39998.321 ; count_clk_16[4]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 0.969      ;
; 39998.494 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[13]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 0.797      ;
; 39998.495 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[12]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 0.796      ;
; 39998.496 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[6]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 0.795      ;
; 39998.496 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[3]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 0.795      ;
; 39998.497 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[8]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.071     ; 0.794      ;
; 39998.520 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 0.770      ;
; 39998.520 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.072     ; 0.770      ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.391 ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_datain_reg0                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.047      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.047      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.049      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.048      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.052      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a68~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.056      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.055      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.057      ;
; 0.401 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a68~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.059      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.054      ;
; 0.402 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.059      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sta_rd.P_RD_STA_1                                                                                                                                                                                                        ; sta_rd.P_RD_STA_1                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sta_rd.P_RD_STA_0                                                                                                                                                                                                        ; sta_rd.P_RD_STA_0                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sta_rd.P_RD_STA_2                                                                                                                                                                                                        ; sta_rd.P_RD_STA_2                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_1                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_1                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_0                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_0                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_3                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_3                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|rTBitCnt[1]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rTBitCnt[1]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|rTBitCnt[2]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rTBitCnt[2]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_2                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Tsta.Tsta_2                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|oR                                                                                                                                                                                              ; UART:uart_BAUD_RATE_9600|oR                                                                                                                                                                                                ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_3                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_3                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_1                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_1                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|rRBitCnt[2]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rRBitCnt[2]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_2                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|Rsta.Rsta_2                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_9600|rRBitCnt[1]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rRBitCnt[1]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_115200|oR                                                                                                                                                                                            ; UART:uart_BAUD_RATE_115200|oR                                                                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_3                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_3                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_1                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_1                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_115200|rRBitCnt[1]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rRBitCnt[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_115200|rRBitCnt[2]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rRBitCnt[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_2                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Rsta.Rsta_2                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_IDLE                                                                                                                                                  ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_IDLE                                                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_RECOGNIZED                                                                                                                                            ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_curr_state.P_RECOGNIZED                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                         ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                         ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                         ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_1                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_1                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_0                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_0                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_3                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_3                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UART:uart_BAUD_RATE_115200|rTBitCnt[2]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rTBitCnt[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_2                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_2                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UART:uart_BAUD_RATE_115200|rTBitCnt[1]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rTBitCnt[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.061      ;
; 0.403 ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_continuous_zeros_cnt[0]                                                                                                                                            ; uart_buad_rate_recognize:m_uart_buad_rate_recognize|r_continuous_zeros_cnt[0]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.062      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.065      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a4~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.062      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a60~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.061      ;
; 0.410 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[3]                                                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a3~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.057      ;
; 0.415 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[8]                                                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.416      ; 1.061      ;
; 0.415 ; UART:uart_BAUD_RATE_9600|oRDATA[2]                                                                                                                                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_datain_reg0                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.068      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a20~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.068      ;
; 0.416 ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a6~porta_datain_reg0                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.072      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.075      ;
; 0.417 ; UART:uart_BAUD_RATE_9600|rTBitCnt[0]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rTBitCnt[0]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; UART:uart_BAUD_RATE_9600|rRBitCnt[0]                                                                                                                                                                                     ; UART:uart_BAUD_RATE_9600|rRBitCnt[0]                                                                                                                                                                                       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; UART:uart_BAUD_RATE_115200|rRBitCnt[0]                                                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rRBitCnt[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.071      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.717      ;
; 0.457 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.724      ;
; 0.459 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.459 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.726      ;
; 0.460 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.725      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_flag_p_n                                                                              ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_flag_p_n                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[13]                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[13]                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[12]                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[12]                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.450 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[16]                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.462 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.729      ;
; 0.465 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.467 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[349][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[87][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.734      ;
; 0.467 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[288][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[72][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.734      ;
; 0.467 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[276][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[69][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.734      ;
; 0.467 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[113][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[28][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.467 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[108][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[27][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.467 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[76][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[19][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.734      ;
; 0.467 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[49][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[12][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[365][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[91][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[324][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[81][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[276][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[69][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[265][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[66][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[256][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[64][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[221][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[55][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[149][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[37][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[129][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[32][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[129][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[32][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[116][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[29][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[108][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[27][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[57][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[14][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[44][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[11][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[41][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[10][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[488][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[122][2]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[488][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[122][1]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[485][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[121][1]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[461][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[115][3]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[461][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[115][1]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[436][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[109][3]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[436][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[109][2]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[436][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[109][1]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[397][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[99][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[360][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[90][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[357][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[89][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[352][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[88][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[352][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[88][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[309][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[77][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.735      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[305][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[76][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[285][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[71][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[261][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[65][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[221][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[55][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[180][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[45][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[157][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[39][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[141][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[35][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[125][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[31][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[116][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[29][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[89][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[22][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[64][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[16][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[44][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[11][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[41][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[10][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[28][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[7][1]                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[21][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[5][3]                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[12][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[3][3]                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[11]                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[12]                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[3]                                                                             ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[4]                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[189][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[47][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[488][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[122][3]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[457][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[114][3]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[397][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[99][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[376][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[94][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[376][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[94][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[376][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[94][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[500][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[125][2]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[500][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[125][1]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[496][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[124][1]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[493][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[123][3]                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[352][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[88][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[317][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[79][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[317][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[79][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[317][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[79][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[313][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[78][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[309][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[77][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[285][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[71][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[282][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[70][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[272][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[68][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[232][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[58][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[232][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[58][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[201][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[50][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[157][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[39][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[149][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[37][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[146][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[36][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[129][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[32][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[101][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[25][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[101][1]                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[25][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[93][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[23][1]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[89][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[22][3]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[57][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[14][2]                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[12][1]                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[3][2]                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[12]                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[13]                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[10]                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[11]                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[7]                                                                             ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[8]                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.471 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[8]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[12]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[6]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[3]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[13]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.598 ; count_clk_16[4]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.646 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[14]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.912      ;
; 0.648 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[10]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.914      ;
; 0.670 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.937      ;
; 0.673 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.940      ;
; 0.673 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.940      ;
; 0.695 ; count_clk_16[2]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; count_clk_16[1]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.702 ; count_clk_16[3]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; count_clk_16[4]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.971      ;
; 0.723 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; count_clk_16[0]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.991      ;
; 0.734 ; count_clk_16[3]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.823 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_out         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.093      ;
; 0.838 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[0]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.104      ;
; 0.841 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[4]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.107      ;
; 0.843 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[2]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.109      ;
; 0.845 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.112      ;
; 0.922 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.189      ;
; 0.938 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.205      ;
; 0.984 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.251      ;
; 1.009 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.276      ;
; 1.014 ; count_clk_16[2]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.281      ;
; 1.019 ; count_clk_16[0]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; count_clk_16[1]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.287      ;
; 1.026 ; count_clk_16[3]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.293      ;
; 1.029 ; count_clk_16[2]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.034 ; count_clk_16[0]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.301      ;
; 1.056 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.323      ;
; 1.059 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.326      ;
; 1.062 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.329      ;
; 1.117 ; count_clk_16[1]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.384      ;
; 1.118 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[1]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.410      ;
; 1.141 ; count_clk_16[0]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.408      ;
; 1.141 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[5]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.433      ;
; 1.142 ; count_clk_16[1]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.409      ;
; 1.152 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.419      ;
; 1.156 ; count_clk_16[0]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.423      ;
; 1.160 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[15]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.452      ;
; 1.164 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.431      ;
; 1.165 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.432      ;
; 1.168 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.435      ;
; 1.170 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[7]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.461      ;
; 1.191 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[9]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.482      ;
; 1.248 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.515      ;
; 1.345 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.612      ;
; 1.358 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[11]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.650      ;
; 1.369 ; count_clk_16[2]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.636      ;
; 1.369 ; count_clk_16[2]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.636      ;
; 1.385 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.652      ;
; 1.445 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.712      ;
; 1.464 ; count_clk_16[4]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.731      ;
; 1.464 ; count_clk_16[4]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.731      ;
; 1.464 ; count_clk_16[4]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.731      ;
; 1.464 ; count_clk_16[4]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.731      ;
; 1.514 ; count_clk_16[1]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.781      ;
; 1.593 ; count_clk_16[3]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.860      ;
; 1.593 ; count_clk_16[3]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.860      ;
; 1.593 ; count_clk_16[3]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.860      ;
; 1.611 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.878      ;
; 1.627 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.894      ;
; 1.644 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.911      ;
; 1.703 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.970      ;
; 1.728 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.995      ;
; 1.759 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.026      ;
; 1.822 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.089      ;
; 1.875 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.142      ;
; 1.949 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.216      ;
; 2.115 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.405      ;
; 2.161 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.428      ;
; 2.326 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.616      ;
; 2.419 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.686      ;
; 2.422 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.689      ;
; 2.544 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.836      ;
; 2.546 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.837      ;
; 2.569 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.857      ;
; 2.621 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.913      ;
; 2.721 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.011      ;
; 3.195 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.485      ;
; 3.490 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.780      ;
; 3.568 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.858      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.237      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.237      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.237      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.237      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.237      ;
; 95.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.084      ;
; 95.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.084      ;
; 95.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.084      ;
; 95.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.084      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.068      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.068      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.068      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.068      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.068      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.068      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.068      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.956      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.956      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.956      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.956      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.959      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.959      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.959      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.959      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.959      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.959      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.947      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.947      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.947      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.947      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.947      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.947      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.947      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.955      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.954      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.959      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.959      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.959      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.959      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.959      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.959      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.952      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                          ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4997.168 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.074     ; 2.680      ;
; 4997.168 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.074     ; 2.680      ;
; 4997.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.068     ; 2.345      ;
; 4997.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.068     ; 2.345      ;
; 4997.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.068     ; 2.345      ;
; 4997.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.068     ; 2.345      ;
; 4997.509 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.068     ; 2.345      ;
; 4997.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.069     ; 2.343      ;
; 4997.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.069     ; 2.343      ;
; 4997.510 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.069     ; 2.343      ;
; 4997.612 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.065     ; 2.245      ;
; 4997.612 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.065     ; 2.245      ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.302      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.806      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.303      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.303      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.303      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.303      ;
; 2.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.336      ;
; 2.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.336      ;
; 2.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.336      ;
; 2.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.336      ;
; 2.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.336      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.380      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.590      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.621      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.621      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.621      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.621      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.621      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.621      ;
; 2.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.870      ;
; 2.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.917      ;
; 2.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.917      ;
; 2.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.917      ;
; 2.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.917      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.928      ;
; 2.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.233      ;
; 2.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.233      ;
; 2.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.233      ;
; 2.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.233      ;
; 2.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.233      ;
; 2.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.233      ;
; 3.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.336      ;
; 3.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.467      ;
; 3.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.467      ;
; 3.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.467      ;
; 3.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.467      ;
; 3.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.457      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.449      ;
; 3.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.585      ;
; 3.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.585      ;
; 3.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.585      ;
; 3.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.585      ;
; 3.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.585      ;
; 3.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.585      ;
; 3.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.585      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.675 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.951      ;
; 1.675 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.951      ;
; 1.766 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.038      ;
; 1.766 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.038      ;
; 1.766 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.038      ;
; 1.768 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.040      ;
; 1.768 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.040      ;
; 1.768 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.040      ;
; 1.768 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.040      ;
; 1.768 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.040      ;
; 2.059 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.325      ;
; 2.059 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.325      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.465
Worst Case Available Settling Time: 306.034 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; altera_reserved_tck                                   ; 43.984    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 152.771   ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2498.682  ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39996.534 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.137 ; 0.000         ;
; altera_reserved_tck                                   ; 0.186 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+-------------------------------------------------------+----------+---------------+
; Clock                                                 ; Slack    ; End Point TNS ;
+-------------------------------------------------------+----------+---------------+
; altera_reserved_tck                                   ; 97.898   ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4998.576 ; 0.000         ;
+-------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.495 ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; i_sys_clk                                             ; 20.250    ; 0.000         ;
; altera_reserved_tck                                   ; 49.465    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 77.874    ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.732  ; 0.000         ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 19999.461 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 6.289      ;
; 44.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 6.095      ;
; 44.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 5.910      ;
; 44.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 5.647      ;
; 44.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 5.300      ;
; 45.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 5.254      ;
; 45.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 5.066      ;
; 45.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 4.910      ;
; 45.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 4.775      ;
; 45.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 4.708      ;
; 45.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 4.544      ;
; 46.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 4.130      ;
; 46.289 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.963      ;
; 46.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 3.908      ;
; 46.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.818      ;
; 46.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.657      ;
; 46.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.576      ;
; 46.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.466      ;
; 46.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.410      ;
; 46.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 3.404      ;
; 46.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.382      ;
; 46.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.346      ;
; 46.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.330      ;
; 46.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.296      ;
; 47.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.261      ;
; 47.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.255      ;
; 47.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.210      ;
; 47.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.208      ;
; 47.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.187      ;
; 47.140 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 3.134      ;
; 47.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.011      ;
; 47.284 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.984      ;
; 47.305 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.963      ;
; 47.410 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.862      ;
; 47.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.833      ;
; 47.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.789      ;
; 47.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.771      ;
; 47.505 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.770      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.746      ;
; 47.583 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.673      ;
; 47.604 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.652      ;
; 47.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.570      ;
; 47.773 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.484      ;
; 47.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.358      ;
; 48.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.056      ;
; 48.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.902      ;
; 48.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.901      ;
; 48.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.892      ;
; 48.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.862      ;
; 48.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.775      ;
; 48.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.739      ;
; 48.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.701      ;
; 48.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.511      ;
; 49.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.953      ;
; 49.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.802      ;
; 95.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.557      ;
; 95.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.552      ;
; 95.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.550      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.548      ;
; 95.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.544      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.542      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.542      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.539      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.537      ;
; 95.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.535      ;
; 95.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.463      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.461      ;
; 95.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.457      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.451      ;
; 95.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.447      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.401      ;
; 95.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.321      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.340      ;
; 95.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.311      ;
; 95.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.300      ;
; 95.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.295      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.293      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.290      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.288      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.286      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.307      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.283      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.263      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.261      ;
; 95.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.220      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.771 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.412      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.773 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.410      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.776 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.407      ;
; 152.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.050     ; 3.351      ;
; 152.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.036     ; 3.339      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.900 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[13]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.283      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.919 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[15]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.264      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.935 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[9]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.248      ;
; 152.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.036     ; 3.258      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.987 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[11]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.196      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.989 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[6]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.194      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 152.992 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[10]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|oRDATA[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.191      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.000 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[8]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.183      ;
; 153.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.036     ; 3.189      ;
; 153.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.050     ; 3.166      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.046 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[7]                                                                                                                                                                                                                                                                                                       ; UART:uart_BAUD_RATE_115200|rRData[0]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.137      ;
; 153.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.036     ; 3.148      ;
; 153.051 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[7]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.132      ;
; 153.051 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[6]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.132      ;
; 153.051 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[5]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.132      ;
; 153.051 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[4]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.132      ;
; 153.051 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[3]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.132      ;
; 153.051 ; UART:uart_BAUD_RATE_115200|rRBaudCnt[12]                                                                                                                                                                                                                                                                                                      ; UART:uart_BAUD_RATE_115200|rRData[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 156.247      ; -0.051     ; 3.132      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2498.682 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 1.243      ;
; 2498.682 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[7]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 1.243      ;
; 2498.682 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[8]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 1.243      ;
; 2498.682 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[2]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 1.243      ;
; 2498.682 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 1.243      ;
; 2498.737 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.060     ; 1.150      ;
; 2498.826 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[3]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.102      ;
; 2498.826 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[4]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.102      ;
; 2498.826 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.102      ;
; 2498.826 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[6]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.102      ;
; 2498.826 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.102      ;
; 2498.826 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[0]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.102      ;
; 2498.826 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[1]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.102      ;
; 2498.854 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.060     ; 1.033      ;
; 2498.870 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.060     ; 1.017      ;
; 2498.877 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.060     ; 1.010      ;
; 2498.891 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.023     ; 1.033      ;
; 2498.897 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 1.032      ;
; 2498.897 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[28]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 1.032      ;
; 2498.897 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[25]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 1.032      ;
; 2498.897 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 1.032      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[30]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[33]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.902 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 1.026      ;
; 2498.927 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 0.998      ;
; 2498.927 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[7]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 0.998      ;
; 2498.927 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[8]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 0.998      ;
; 2498.927 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[2]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 0.998      ;
; 2498.927 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.022     ; 0.998      ;
; 2498.962 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.928      ;
; 2498.972 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.918      ;
; 2498.978 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[27]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.951      ;
; 2498.978 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[28]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.951      ;
; 2498.978 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[25]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.951      ;
; 2498.978 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.951      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[29]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[30]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[33]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.982 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.946      ;
; 2498.989 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.060     ; 0.898      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[18]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[13]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.010 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.919      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[18]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[22]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[19]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[20]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[14]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[12]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[13]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.028 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[0] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.018     ; 0.901      ;
; 2499.071 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[3]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.857      ;
; 2499.071 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[4]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.857      ;
; 2499.071 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.857      ;
; 2499.071 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[6]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.857      ;
; 2499.071 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[9]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.857      ;
; 2499.071 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[0]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.857      ;
; 2499.071 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|address_reg[1] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[1]          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.857      ;
; 2499.089 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[16]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.801      ;
; 2499.117 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[32]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.059     ; 0.771      ;
; 2499.135 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[34]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.059     ; 0.753      ;
; 2499.138 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[31]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.059     ; 0.750      ;
; 2499.146 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.060     ; 0.741      ;
; 2499.158 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[24]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.056     ; 0.733      ;
; 2499.179 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[15]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.711      ;
; 2499.187 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[21]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.703      ;
; 2499.190 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[35]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.738      ;
; 2499.190 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[11]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[23]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.019     ; 0.738      ;
; 2499.191 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[18]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.699      ;
; 2499.197 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[5]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.693      ;
; 2499.200 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[4]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.690      ;
; 2499.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[17]         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.015     ; 0.729      ;
; 2499.229 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[7]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.661      ;
; 2499.230 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[11]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.660      ;
; 2499.230 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[0]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.660      ;
; 2499.231 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[10]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.659      ;
; 2499.231 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[8]   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.057     ; 0.659      ;
; 2499.249 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|ram_block[26]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2499.960     ; -0.059     ; 0.639      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 39996.534 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 2.777      ;
; 39996.715 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 2.596      ;
; 39997.167 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.042     ; 2.138      ;
; 39997.192 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.042     ; 2.113      ;
; 39997.404 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.042     ; 1.901      ;
; 39997.644 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.042     ; 1.661      ;
; 39997.714 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.039     ; 1.594      ;
; 39997.736 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.039     ; 1.572      ;
; 39997.784 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.527      ;
; 39997.789 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.044     ; 1.514      ;
; 39997.793 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.041     ; 1.513      ;
; 39997.833 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.478      ;
; 39997.836 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.475      ;
; 39997.871 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.440      ;
; 39997.880 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.042     ; 1.425      ;
; 39997.924 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.387      ;
; 39997.927 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.384      ;
; 39997.982 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.042     ; 1.323      ;
; 39997.986 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.325      ;
; 39998.043 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.268      ;
; 39998.046 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.265      ;
; 39998.190 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.121      ;
; 39998.201 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.110      ;
; 39998.235 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.076      ;
; 39998.274 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.037      ;
; 39998.288 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.023      ;
; 39998.295 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 1.016      ;
; 39998.314 ; count_clk_16[0]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.996      ;
; 39998.314 ; count_clk_16[0]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.996      ;
; 39998.314 ; count_clk_16[0]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.996      ;
; 39998.314 ; count_clk_16[0]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.996      ;
; 39998.314 ; count_clk_16[0]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.996      ;
; 39998.339 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.972      ;
; 39998.362 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.949      ;
; 39998.403 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.908      ;
; 39998.412 ; count_clk_16[1]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.898      ;
; 39998.437 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.874      ;
; 39998.440 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.871      ;
; 39998.441 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.870      ;
; 39998.445 ; count_clk_16[4]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.865      ;
; 39998.445 ; count_clk_16[4]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.865      ;
; 39998.445 ; count_clk_16[4]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.865      ;
; 39998.445 ; count_clk_16[4]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.865      ;
; 39998.445 ; count_clk_16[4]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.865      ;
; 39998.447 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.864      ;
; 39998.450 ; count_clk_16[3]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.860      ;
; 39998.450 ; count_clk_16[3]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.860      ;
; 39998.450 ; count_clk_16[3]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.860      ;
; 39998.450 ; count_clk_16[3]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.860      ;
; 39998.450 ; count_clk_16[3]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.860      ;
; 39998.467 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[11]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.040     ; 0.840      ;
; 39998.476 ; count_clk_16[1]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.834      ;
; 39998.480 ; count_clk_16[1]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.830      ;
; 39998.485 ; count_clk_16[1]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.825      ;
; 39998.485 ; count_clk_16[1]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.825      ;
; 39998.528 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.783      ;
; 39998.529 ; count_clk_16[2]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.781      ;
; 39998.545 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.766      ;
; 39998.545 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.766      ;
; 39998.548 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.763      ;
; 39998.549 ; count_clk_16[2]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.761      ;
; 39998.549 ; count_clk_16[2]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.761      ;
; 39998.549 ; count_clk_16[2]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.761      ;
; 39998.549 ; count_clk_16[2]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.761      ;
; 39998.556 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[9]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.041     ; 0.750      ;
; 39998.568 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[7]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.041     ; 0.738      ;
; 39998.577 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[15]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.040     ; 0.730      ;
; 39998.585 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[5]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.040     ; 0.722      ;
; 39998.597 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.714      ;
; 39998.600 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[1]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.040     ; 0.707      ;
; 39998.600 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.711      ;
; 39998.601 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.710      ;
; 39998.697 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.614      ;
; 39998.740 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_out         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.034     ; 0.573      ;
; 39998.752 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.559      ;
; 39998.754 ; count_clk_16[3]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.556      ;
; 39998.789 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.522      ;
; 39998.790 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[2]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.520      ;
; 39998.792 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[4]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.518      ;
; 39998.794 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[0]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.516      ;
; 39998.845 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.466      ;
; 39998.871 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[10]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.439      ;
; 39998.872 ; count_clk_16[4]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.438      ;
; 39998.874 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[14]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.437      ;
; 39998.937 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[12]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.373      ;
; 39998.937 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[13]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.374      ;
; 39998.938 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[6]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.373      ;
; 39998.938 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[8]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.372      ;
; 39998.938 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[3]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.037     ; 0.372      ;
; 39998.952 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.359      ;
; 39998.952 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39999.360    ; -0.036     ; 0.359      ;
+-----------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.466      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a68~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.468      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.470      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.467      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.471      ;
; 0.143 ; UART:uart_BAUD_RATE_115200|oRDATA[3]                                                                                                                                                     ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_datain_reg0                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a68~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.473      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a20~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[8]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a0~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a44~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[8]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.474      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.476      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a48~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; UART:uart_BAUD_RATE_9600|oRDATA[2]                                                                                                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_datain_reg0                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a60~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; UART:uart_BAUD_RATE_115200|oRDATA[7]                                                                                                                                                     ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a6~porta_datain_reg0                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; UART:uart_BAUD_RATE_115200|oRDATA[6]                                                                                                                                                     ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a6~porta_datain_reg0                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a8~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a4~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; UART:uart_BAUD_RATE_9600|oRDATA[4]                                                                                                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a1~porta_datain_reg0                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[10]                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a1~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[3]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a3~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.481      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a24~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.496      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a4~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[9]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a3~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[5]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a0~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[0]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[7]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a56~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.491      ;
; 0.164 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[10]                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a64~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a12~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a0~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.490      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a24~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.503      ;
; 0.168 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[5]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a3~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[7]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a1~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[3]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[4]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a4~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[7]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a4~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[5]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a0~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.510      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a0~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.496      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a4~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[7]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a0~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.513      ;
; 0.174 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[8]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a1~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[9]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a1~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.498      ;
; 0.177 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[4]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a6~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.501      ;
; 0.177 ; UART:uart_BAUD_RATE_9600|oRDATA[7]                                                                                                                                                       ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_datain_reg0                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[4]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.502      ;
; 0.183 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[5]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a1~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.507      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a0~porta_datain_reg0  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.508      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ram_block1a12~porta_datain_reg0 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[8]                                                                        ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.511      ;
; 0.186 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|wrptr_g[9]                                                                      ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|altsyncram_ev61:fifo_ram|ram_block11a2~porta_address_reg0                                                         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.512      ;
; 0.186 ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                          ; fifo_tx:fifo_tx_115200_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_1                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_1                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_0                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_0                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_3                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_3                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART:uart_BAUD_RATE_115200|rTBitCnt[2]                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rTBitCnt[2]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_2                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|Tsta.Tsta_2                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART:uart_BAUD_RATE_115200|rTBitCnt[1]                                                                                                                                                   ; UART:uart_BAUD_RATE_115200|rTBitCnt[1]                                                                                                                                                                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sta_rd.P_RD_STA_1                                                                                                                                                                        ; sta_rd.P_RD_STA_1                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sta_rd.P_RD_STA_0                                                                                                                                                                        ; sta_rd.P_RD_STA_0                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sta_rd.P_RD_STA_2                                                                                                                                                                        ; sta_rd.P_RD_STA_2                                                                                                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                ; fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                           ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                            ; fifo_tx:fifo_tx_9600_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hm1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                  ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                                                                                            ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                               ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                           ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                      ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_flag_p_n                                                                                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|syn_header_flag_p_n                                                                                                                                               ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                        ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[13]                                                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[13]                                                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[12]                                                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_temp[12]                                                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[16]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data                                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[11]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[12]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[3]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[4]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_in_d2                                                                                                                                                              ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_in_d3                                                                                                                                                        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                        ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[12]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[13]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[10]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[11]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[7]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[8]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[2]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[3]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|filter_out[8]                                                                                                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[3]     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|filter_out[6]                                                                                                                                  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|data_reg[5]     ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[7]  ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|rd_data_out_latch[11] ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[13]                                                                                                                                                   ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[14]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[9]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[10]                                                                                                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[6]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[7]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[5]                                                                                                                                                    ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|data_delay_vector[6]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.200 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[2]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|max_shiftreg[9][10]                                                                                                                                                     ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|max_shiftreg[10][10]                                                                                                                                              ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[453][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[113][3]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[349][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[87][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[276][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[69][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[76][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[19][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[0]                                                                                                                                                            ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|count_s2p[1]                                                                                                                                                      ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[381][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[382][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[364][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[365][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[288][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[72][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[276][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[69][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[265][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[66][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[265][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[266][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[256][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[64][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[256][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[257][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[180][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[45][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[149][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[37][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[129][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[32][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[129][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[130][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[116][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[29][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[93][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[94][1]                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[84][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[85][1]                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[62][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[63][1]                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[61][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[62][1]                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[41][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[10][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[193][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[194][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[461][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[115][1]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[457][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[458][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[436][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[437][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[397][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[99][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[397][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[99][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[397][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[398][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[387][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[388][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[360][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[90][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[496][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[124][1]                                                                                                                          ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[493][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[494][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[365][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[91][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[365][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[366][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[352][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[88][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[349][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[87][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[317][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[79][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[317][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[79][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[309][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[77][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[309][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[77][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[272][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[68][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[272][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[68][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[272][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[273][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[261][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[65][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[256][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[64][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[254][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[255][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[253][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[254][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[252][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[253][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[229][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[230][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[221][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[55][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[180][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[45][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[180][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[181][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[149][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[150][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[141][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[35][3]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[141][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[35][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[141][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[142][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[125][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[31][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[116][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[29][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[113][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[114][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[101][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[25][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[101][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[25][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[57][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[14][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[56][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[57][1]                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[44][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[11][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[41][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[10][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[41][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[10][1]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[28][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[7][1]                                                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[27][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[28][1]                                                                                                                    ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[12][1]                                                                                                                          ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[3][2]                                                                                                                            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[208][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[52][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[189][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|sum_buf[47][2]                                                                                                                           ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[189][1]                                                                                                                         ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|fir:matching_filter_inst|delay_pipeline[190][1]                                                                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.187 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[8]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[12]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[3]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[6]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[13]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.263 ; count_clk_16[4]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[14]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[10]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.283 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.288 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.299 ; count_clk_16[1]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; count_clk_16[2]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; count_clk_16[4]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; count_clk_16[3]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.311 ; count_clk_16[0]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; count_clk_16[3]                                                             ; s_clk_16d                                                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.332 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[0]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.453      ;
; 0.336 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[4]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.457      ;
; 0.338 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[2]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.459      ;
; 0.365 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_out         ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.488      ;
; 0.406 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.526      ;
; 0.418 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.438 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.558      ;
; 0.448 ; count_clk_16[1]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.569      ;
; 0.451 ; count_clk_16[3]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.457 ; count_clk_16[2]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; count_clk_16[0]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; count_clk_16[2]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; count_clk_16[0]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.469 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.476 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp        ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.597      ;
; 0.482 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[1]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 0.618      ;
; 0.489 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[5]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 0.625      ;
; 0.500 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[15]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 0.636      ;
; 0.501 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[7]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.636      ;
; 0.502 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[9]   ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.643      ;
; 0.511 ; count_clk_16[1]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.514 ; count_clk_16[1]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.635      ;
; 0.524 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_en_temp1       ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; count_clk_16[0]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; count_clk_16[0]                                                             ; count_clk_16[4]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.542 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.662      ;
; 0.551 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.671      ;
; 0.569 ; count_clk_16[2]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.690      ;
; 0.569 ; count_clk_16[2]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.690      ;
; 0.587 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
; 0.596 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp[11]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 0.732      ;
; 0.616 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[15] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.736      ;
; 0.616 ; count_clk_16[4]                                                             ; count_clk_16[3]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.737      ;
; 0.616 ; count_clk_16[4]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.737      ;
; 0.616 ; count_clk_16[4]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.737      ;
; 0.616 ; count_clk_16[4]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.737      ;
; 0.638 ; count_clk_16[1]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.759      ;
; 0.685 ; count_clk_16[3]                                                             ; count_clk_16[0]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; count_clk_16[3]                                                             ; count_clk_16[1]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; count_clk_16[3]                                                             ; count_clk_16[2]                                                             ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.806      ;
; 0.689 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[9]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.809      ;
; 0.704 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.824      ;
; 0.712 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.832      ;
; 0.731 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.851      ;
; 0.750 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.870      ;
; 0.770 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[5]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.890      ;
; 0.805 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[1]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.925      ;
; 0.811 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.931      ;
; 0.821 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[7]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.941      ;
; 0.897 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[3]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.017      ;
; 0.970 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[10] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.105      ;
; 1.027 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.147      ;
; 1.043 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[8]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.178      ;
; 1.126 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[13] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.261      ;
; 1.132 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[2]            ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|count_p2s[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.252      ;
; 1.149 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[3]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.282      ;
; 1.182 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[14] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.319      ;
; 1.189 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[6]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.326      ;
; 1.222 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[0]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.357      ;
; 1.420 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[2]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.555      ;
; 1.614 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[4]  ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.749      ;
; 1.622 ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|parallel_data_temp1[12] ; PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|data_p2s:data_p2s|serial_data_temp        ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.757      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.052      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.052      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.052      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.052      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.052      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.002      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.002      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.002      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.002      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.000      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.000      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.000      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.000      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.000      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.000      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.000      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.986      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.985      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.985      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.985      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.985      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.985      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.985      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.986      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.986      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.976      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.976      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.976      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.976      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.976      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.976      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.981      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.982      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.972      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.972      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.972      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.972      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.972      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.972      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.972      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
; 97.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.977      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                          ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4998.576 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.035     ; 1.296      ;
; 4998.576 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.035     ; 1.296      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.032     ; 1.118      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.032     ; 1.118      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.032     ; 1.118      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.032     ; 1.118      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.032     ; 1.118      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.033     ; 1.117      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.033     ; 1.117      ;
; 4998.757 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.033     ; 1.117      ;
; 4998.802 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.030     ; 1.075      ;
; 4998.802 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 4999.920     ; -0.030     ; 1.075      ;
+----------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.615      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.843      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.110      ;
; 0.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.110      ;
; 0.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.110      ;
; 0.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.110      ;
; 0.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.114      ;
; 0.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.114      ;
; 0.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.114      ;
; 0.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.114      ;
; 0.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.114      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.127      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.235      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.261      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.261      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.261      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.261      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.261      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.261      ;
; 1.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.374      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.404      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.404      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.404      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.404      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.421      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.556      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.556      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.556      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.556      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.556      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.556      ;
; 1.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.578      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.653      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.653      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.653      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.653      ;
; 1.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; syn_threshold:m_syn_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.643      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; wait_time_threshold:m_wait_time_threshold|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.655      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; manual_rst:m_manual_rst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.769      ;
; 1.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.810      ;
; 1.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.810      ;
; 1.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.810      ;
; 1.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.810      ;
; 1.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.810      ;
; 1.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.810      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_clk_gen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.799 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[9]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.927      ;
; 0.799 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[10] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.927      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[3]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.948      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[4]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.948      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[5]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.948      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[6]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.948      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[8]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.948      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[2]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[0]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[1]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.947      ;
; 0.984 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[7]  ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.107      ;
; 0.984 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|dffe6 ; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|altshift_taps:max_shiftreg_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|altsyncram:ram_block7a0|altsyncram_05i3:auto_generated|outdata_reg[11] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.107      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.465
Worst Case Available Settling Time: 309.551 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 36.300    ; 0.137 ; 95.355   ; 0.495   ; 20.250              ;
;  altera_reserved_tck                                   ; 36.300    ; 0.186 ; 95.355   ; 0.495   ; 49.341              ;
;  i_sys_clk                                             ; N/A       ; N/A   ; N/A      ; N/A     ; 20.250              ;
;  m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 2496.829  ; 0.186 ; 4996.998 ; 0.799   ; 2499.645            ;
;  m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 39993.034 ; 0.187 ; N/A      ; N/A     ; 19999.368           ;
;  m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 148.268   ; 0.137 ; N/A      ; N/A     ; 77.809              ;
; Design-wide TNS                                        ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_sys_clk                                             ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; arm_rx              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vlc_tx              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pwm_64k           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; arm_tx                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PB4                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PB3                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_LED1                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_LED2                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_sys_clk               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; vlc_rx                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; arm_rx              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vlc_tx              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_pwm_64k           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; arm_rx              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vlc_tx              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_pwm_64k           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; arm_rx              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vlc_tx              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_pwm_64k           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 8949       ; 0        ; 145      ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 23705      ; 36       ; 108      ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 1          ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 134        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 10749      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 8949       ; 0        ; 145      ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 23705      ; 36       ; 108      ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 1          ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 134        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; 10749      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 470        ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 470        ; 0        ; 0        ; 0        ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 124   ; 124  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+------------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; Target                                                           ; Clock                                                 ; Type      ; Status        ;
+------------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk ;                                                       ; Base      ; Unconstrained ;
; PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8           ;                                                       ; Base      ; Unconstrained ;
; altera_reserved_tck                                              ; altera_reserved_tck                                   ; Base      ; Constrained   ;
; i_sys_clk                                                        ; i_sys_clk                                             ; Base      ; Constrained   ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[0]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[1]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; m_clk_gen|altpll_component|auto_generated|pll1|clk[2]            ; m_clk_gen|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; s_clk_16d                                                        ;                                                       ; Base      ; Unconstrained ;
+------------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vlc_rx              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pwm_64k           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vlc_tx              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vlc_rx              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pwm_64k           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vlc_tx              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Oct 12 17:52:02 2019
Info: Command: quartus_sta nios2_SG_DMA_test -c nios2_SG_DMA_test
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_1hm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7f9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_6f9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_3hm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_5f9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_4f9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'src/nios2_SG_DMA_test.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name i_sys_clk i_sys_clk
    Info (332110): create_generated_clock -source {m_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 120 -duty_cycle 50.00 -name {m_clk_gen|altpll_component|auto_generated|pll1|clk[0]} {m_clk_gen|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {m_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 960 -duty_cycle 50.00 -name {m_clk_gen|altpll_component|auto_generated|pll1|clk[1]} {m_clk_gen|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {m_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name {m_clk_gen|altpll_component|auto_generated|pll1|clk[2]} {m_clk_gen|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by s_clk_16d
Warning (332060): Node: PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|wptr_full_ga:wptr_full|wptr[2] is being clocked by PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk
Warning (332060): Node: PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.300               0.000 altera_reserved_tck 
    Info (332119):   148.268               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  2496.829               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 39993.034               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 altera_reserved_tck 
    Info (332119):     0.453               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 95.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.355               0.000 altera_reserved_tck 
    Info (332119):  4996.998               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.131               0.000 altera_reserved_tck 
    Info (332119):     1.874               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 20.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.691               0.000 i_sys_clk 
    Info (332119):    49.489               0.000 altera_reserved_tck 
    Info (332119):    77.809               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  2499.645               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 19999.368               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 71 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.465
    Info (332114): Worst Case Available Settling Time: 305.647 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by s_clk_16d
Warning (332060): Node: PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|wptr_full_ga:wptr_full|wptr[2] is being clocked by PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk
Warning (332060): Node: PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.978               0.000 altera_reserved_tck 
    Info (332119):   148.765               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  2497.042               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 39993.332               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.402               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 95.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.691               0.000 altera_reserved_tck 
    Info (332119):  4997.168               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.035               0.000 altera_reserved_tck 
    Info (332119):     1.675               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 20.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.688               0.000 i_sys_clk 
    Info (332119):    49.341               0.000 altera_reserved_tck 
    Info (332119):    77.811               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  2499.648               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 19999.372               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 71 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.465
    Info (332114): Worst Case Available Settling Time: 306.034 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_rx:fifo_rx_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1hm1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by s_clk_16d
Warning (332060): Node: PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface|ASYNCFIFOGA:m_asyncfifo|wptr_full_ga:wptr_full|wptr[2] is being clocked by PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk
Warning (332060): Node: PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 43.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    43.984               0.000 altera_reserved_tck 
    Info (332119):   152.771               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  2498.682               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 39996.534               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.898
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.898               0.000 altera_reserved_tck 
    Info (332119):  4998.576               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 altera_reserved_tck 
    Info (332119):     0.799               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 20.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.250               0.000 i_sys_clk 
    Info (332119):    49.465               0.000 altera_reserved_tck 
    Info (332119):    77.874               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  2499.732               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 19999.461               0.000 m_clk_gen|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 71 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.465
    Info (332114): Worst Case Available Settling Time: 309.551 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Sat Oct 12 17:52:12 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


