Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 44b509d3c4ab42308dec1e79f6b6b7fa --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_Bench_behav xil_defaultlib.TEST_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/execute.v" Line 2. Module Execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/fetch.v" Line 2. Module Fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/memaccess.v" Line 1. Module MemAccess doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v" Line 2. Module Decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/execute.v" Line 2. Module Execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/fetch.v" Line 2. Module Fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/memaccess.v" Line 1. Module MemAccess doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivadoprojects/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v" Line 2. Module Decode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.MemAccess
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.SimpleLC3
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.TEST_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_Bench_behav
