/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_7z & celloutsig_1_10z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z[3] | celloutsig_1_2z) & in_data[131]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | in_data[23]) & (celloutsig_0_0z | in_data[13]));
  assign celloutsig_1_7z = ~((_00_ | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_5z[3]));
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_2z) & (celloutsig_1_4z | celloutsig_1_2z));
  assign celloutsig_0_4z = celloutsig_0_0z ^ celloutsig_0_2z;
  assign celloutsig_1_15z = celloutsig_1_3z[3] ^ celloutsig_1_4z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 6'h00;
    else _01_ <= { in_data[23:19], celloutsig_0_5z };
  reg [8:0] _11_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 9'h000;
    else _11_ <= { in_data[110:105], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign { _02_[8:2], _00_, _02_[0] } = _11_;
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[99:98], celloutsig_1_0z } == in_data[123:121];
  assign celloutsig_1_19z = celloutsig_1_18z[4:0] >= { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[67:61] > in_data[45:39];
  assign celloutsig_0_11z = celloutsig_0_3z & ~(celloutsig_0_0z);
  assign celloutsig_1_5z = { celloutsig_1_3z[2:0], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[2:0] };
  assign celloutsig_1_13z = { celloutsig_1_5z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z } % { 1'h1, celloutsig_1_1z[4], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[23:15], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z } * { in_data[13:9], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_3z = - { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_9z !== celloutsig_0_7z[12:9];
  assign celloutsig_1_0z = in_data[173:164] !== in_data[178:169];
  assign celloutsig_0_2z = in_data[41:31] !== in_data[56:46];
  assign celloutsig_1_16z = | celloutsig_1_14z[20:1];
  assign celloutsig_1_4z = ~^ { in_data[171:123], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[123:118] << in_data[138:133];
  assign celloutsig_1_12z = celloutsig_1_3z << { celloutsig_1_1z[5:3], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_14z = { in_data[178:168], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z } << { celloutsig_1_1z[0], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_14z[20:17], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z } - { celloutsig_1_14z[15:6], celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } - _01_[3:0];
  assign celloutsig_1_9z = { _02_[6:2], _00_, _02_[0] } - in_data[167:161];
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_2z);
  assign celloutsig_0_1z = ~((in_data[87] & celloutsig_0_0z) | (celloutsig_0_0z & in_data[53]));
  assign _02_[1] = _00_;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
