                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP5-1 for linux64 - Feb 26, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25
read_sverilog fft.v
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Loading sverilog file '/home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v
Opening include file twiddlefactor.v
Opening include file butterfly.v
Warning:  butterfly.v:230: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:231: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:232: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:233: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:234: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:235: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:236: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:237: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:238: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:239: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:240: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:241: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:242: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:243: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:244: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:245: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:246: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:247: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:248: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:249: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:250: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:251: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:252: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:253: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:254: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:255: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:256: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:257: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:258: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:259: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:260: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:261: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:262: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:263: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:264: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:265: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:266: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:267: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:268: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:269: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:270: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:271: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:272: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:273: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:274: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:275: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:276: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:277: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:279: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:280: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:281: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:283: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:286: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:293: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:295: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:296: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:297: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:298: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:299: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:300: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:301: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:302: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:303: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:304: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:305: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:306: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:307: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:308: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:309: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:310: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:311: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:312: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:313: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:314: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:315: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:316: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:317: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:318: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:319: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  butterfly.v:320: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file state_machines.v
Warning:  state_machines.v:438: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:439: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:440: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:441: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:442: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:443: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:444: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:445: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:446: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:447: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:448: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:449: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:450: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:451: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:452: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:453: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:454: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:455: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:456: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:457: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:458: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:526: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:527: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:528: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:529: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:530: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:531: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:532: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:533: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:534: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:539: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:540: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:541: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:542: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:544: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:545: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:546: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:547: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:549: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:550: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:551: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:552: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:554: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:555: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:556: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:557: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:569: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:570: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:571: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:572: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:574: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:575: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:576: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:577: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:579: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:580: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:581: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:582: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:584: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:585: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:586: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  state_machines.v:587: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:137: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:858: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:859: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:860: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:861: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:862: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:863: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:864: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:865: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:866: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:867: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:868: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:869: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:870: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:871: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:872: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:873: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:874: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:875: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:876: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:877: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:878: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:879: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:880: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:881: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:882: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:883: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:884: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:885: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:886: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:887: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:888: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:889: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:890: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:891: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:892: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:893: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:894: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:910: The statements in initial blocks are ignored. (VER-281)
Warning:  twiddlefactor.v:10: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 7 in file
	'twiddlefactor.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine tf line 7 in file
		'twiddlefactor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     outreal_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|     outimag_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  butterfly.v:122: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:123: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:124: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:125: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:127: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:128: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:129: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:130: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:132: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:133: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:134: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:135: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:137: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:138: signed to unsigned conversion occurs. (VER-318)
Warning:  butterfly.v:171: signed to unsigned part selection occurs. (VER-318)
Warning:  butterfly.v:172: signed to unsigned part selection occurs. (VER-318)
Warning:  butterfly.v:183: signed to unsigned part selection occurs. (VER-318)
Warning:  butterfly.v:184: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine butterfly line 195 in file
		'butterfly.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x1_re_5_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      x2_re_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      x2_im_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      x1_re_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      x1_im_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tf_re_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tf_im_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     x1_re_2_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     x1_im_2_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     x1_im_3_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     x1_re_3_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     x1_im_4_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     x1_re_4_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sum1_im_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sum1_re_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s1_imag_reg     | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s2_imag_reg     | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cntrl_d_reg     | Flip-flop |  108  |  Y  | N  | N  | N  | N  | N  | N  |
|    mul1_re1_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    mul1_re2_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      s1_re_reg      | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      s2_re_reg      | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| mul1_im1_trunc_reg  | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| mul1_im2_trunc_reg  | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|     x1_im_5_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 301 in file
	'state_machines.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           319            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine state_machine line 414 in file
		'state_machines.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  outodd_index4_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  machine_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    tfenable1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    tfenable2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    tfenable3_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    tfenable4_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    bfpushin1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       rd1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    st_fullx_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    st_fully_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| outeven_index1_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| outeven_index2_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| outeven_index3_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| outeven_index4_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    done_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  which_series1_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| num_of_series1_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    rd1_prev_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  outodd_index1_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  outodd_index2_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  outodd_index3_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine state_machine line 514 in file
		'state_machines.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   buff_yimag1_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
|      push_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     fully1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     fullx1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       wr_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   buff_xreal1_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
|   buff_ximag1_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
|   buff_yreal1_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=======================================================
| block name/line   | Inputs | Outputs | # sel inputs |
=======================================================
| state_machine/284 |  256   |   80    |      8       |
| state_machine/286 |  256   |   80    |      8       |
| state_machine/288 |  256   |   80    |      8       |
| state_machine/290 |  256   |   80    |      8       |
| state_machine/292 |  256   |   80    |      8       |
| state_machine/294 |  256   |   80    |      8       |
| state_machine/296 |  256   |   80    |      8       |
| state_machine/298 |  256   |   80    |      8       |
=======================================================
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:234: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:236: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:239: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:241: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:244: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:246: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:249: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v:251: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine fft line 111 in file
		'/home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xnbuff1imag_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
|    buffindex_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       wr_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      full1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      full0_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   xnbuff0real_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
|   xnbuff0imag_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
|   xnbuff1real_reg   | Flip-flop | 5120  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fft line 845 in file
		'/home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  st_fullx_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pushout_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rd_out_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    realpipe_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imagpipe_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|  buffout_index_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  st_fully_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     fft/233      |  256   |   80    |      8       |
|     fft/235      |  256   |   80    |      8       |
|     fft/238      |  256   |   80    |      8       |
|     fft/240      |  256   |   80    |      8       |
|     fft/243      |  256   |   80    |      8       |
|     fft/245      |  256   |   80    |      8       |
|     fft/248      |  256   |   80    |      8       |
|     fft/250      |  256   |   80    |      8       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/010754159@SJSUAD.SJSU.EDU/EE287/project/tf.db:tf'
Loaded 4 designs.
Current design is 'tf'.
tf butterfly state_machine fft
current_design fft
Current design is 'fft'.
{fft}
create_clock clk -name clk -period 2.25
Information: Building the design 'state_machine' instantiated from design 'fft' with
	the parameters "|((E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%))". (HDL-193)
Warning: Cannot find the design 'state_machine' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'state_machine' in 'fft'. (LINK-5)
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_propagated_clock clk
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_propagated_clock clk
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port reset]]
{realin[19] realin[18] realin[17] realin[16] realin[15] realin[14] realin[13] realin[12] realin[11] realin[10] realin[9] realin[8] realin[7] realin[6] realin[5] realin[4] realin[3] realin[2] realin[1] realin[0] imagin[19] imagin[18] imagin[17] imagin[16] imagin[15] imagin[14] imagin[13] imagin[12] imagin[11] imagin[10] imagin[9] imagin[8] imagin[7] imagin[6] imagin[5] imagin[4] imagin[3] imagin[2] imagin[1] imagin[0] startin}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.6 -clock clk [all_outputs]
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_fix_hold [ get_clocks clk ]
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.3 -clock clk [all_outputs]
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_max_delay 2.1 -from [all_inputs] -to [all_outputs]
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
compile_ultra
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Analyzing: "/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.1 |   *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 641 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 7 instances of design 'state_machine'. (OPT-1056)
Information: Uniquified 28 instances of design 'tf'. (OPT-1056)
Information: Uniquified 28 instances of design 'butterfly'. (OPT-1056)
  Simplifying Design 'fft'

Information: Building the design 'state_machine' instantiated from design 'fft' with
	the parameters "|((E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%))". (HDL-193)
Warning: Cannot find the design 'state_machine' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'state_machine' in 'fft'. (LINK-5)
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy stage7/twiddlefactor4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage7/twiddlefactor3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage7/twiddlefactor2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage7/twiddlefactor1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/twiddlefactor4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/twiddlefactor3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/twiddlefactor2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/twiddlefactor1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/twiddlefactor4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/twiddlefactor3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/twiddlefactor2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/twiddlefactor1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/twiddlefactor4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/twiddlefactor3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/twiddlefactor2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/twiddlefactor1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/twiddlefactor4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/twiddlefactor3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/twiddlefactor2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/twiddlefactor1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/twiddlefactor4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/twiddlefactor3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/twiddlefactor2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/twiddlefactor1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/twiddlefactor4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/twiddlefactor3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/twiddlefactor2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/twiddlefactor1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage7/bfly4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage7/bfly3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage7/bfly2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage7/bfly1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/bfly4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/bfly3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/bfly2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage6/bfly1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/bfly4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/bfly3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/bfly2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage5/bfly1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/bfly4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/bfly3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/bfly2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage4/bfly1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/bfly4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/bfly3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/bfly2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage3/bfly1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/bfly4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/bfly3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/bfly2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage2/bfly1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/bfly4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/bfly3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/bfly2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy stage1/bfly1 before Pass 1 (OPT-776)
Information: Ungrouping 56 of 64 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'state_machine_0'
Information: The register 'outodd_index3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: In design 'state_machine_0', the register 'tfenable3_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_0', the register 'tfenable2_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_0', the register 'tfenable1_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_0', the register 'twiddlefactor1/outimag_reg[19]' is removed because it is merged to 'twiddlefactor1/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_0', the register 'twiddlefactor2/outimag_reg[19]' is removed because it is merged to 'twiddlefactor2/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_0', the register 'twiddlefactor3/outimag_reg[19]' is removed because it is merged to 'twiddlefactor3/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_0', the register 'twiddlefactor4/outimag_reg[19]' is removed because it is merged to 'twiddlefactor4/outimag_reg[18]'. (OPT-1215)
 Implement Synthetic for 'state_machine_0'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_0'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_1'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_2'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_3'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_4'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_5'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_6'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_7'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_8'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_9'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_10'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_11'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_12'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_13'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_14'
  Processing 'state_machine_0_DW02_mult_3_stage_J1_15'
Information: Added key list 'DesignWare' to design 'state_machine_0'. (DDB-72)
  Processing 'state_machine_1'
Information: The register 'outodd_index3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: In design 'state_machine_1', the register 'tfenable3_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_1', the register 'tfenable2_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_1', the register 'tfenable1_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_1', the register 'twiddlefactor1/outimag_reg[19]' is removed because it is merged to 'twiddlefactor1/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_1', the register 'twiddlefactor2/outimag_reg[19]' is removed because it is merged to 'twiddlefactor2/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_1', the register 'twiddlefactor3/outimag_reg[19]' is removed because it is merged to 'twiddlefactor3/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_1', the register 'twiddlefactor4/outimag_reg[19]' is removed because it is merged to 'twiddlefactor4/outimag_reg[18]'. (OPT-1215)
 Implement Synthetic for 'state_machine_1'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_0'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_1'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_2'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_3'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_4'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_5'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_6'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_7'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_8'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_9'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_10'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_11'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_12'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_13'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_14'
  Processing 'state_machine_1_DW02_mult_3_stage_J2_15'
Information: Added key list 'DesignWare' to design 'state_machine_1'. (DDB-72)
  Processing 'state_machine_2'
Information: The register 'outodd_index3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: In design 'state_machine_2', the register 'tfenable3_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_2', the register 'tfenable2_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_2', the register 'tfenable1_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_2', the register 'twiddlefactor1/outimag_reg[19]' is removed because it is merged to 'twiddlefactor1/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_2', the register 'twiddlefactor2/outimag_reg[19]' is removed because it is merged to 'twiddlefactor2/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_2', the register 'twiddlefactor3/outimag_reg[19]' is removed because it is merged to 'twiddlefactor3/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_2', the register 'twiddlefactor4/outimag_reg[19]' is removed because it is merged to 'twiddlefactor4/outimag_reg[18]'. (OPT-1215)
 Implement Synthetic for 'state_machine_2'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_0'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_1'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_2'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_3'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_4'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_5'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_6'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_7'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_8'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_9'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_10'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_11'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_12'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_13'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_14'
  Processing 'state_machine_2_DW02_mult_3_stage_J3_15'
Information: Added key list 'DesignWare' to design 'state_machine_2'. (DDB-72)
  Processing 'state_machine_3'
Information: The register 'outodd_index3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: In design 'state_machine_3', the register 'tfenable3_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_3', the register 'tfenable2_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_3', the register 'tfenable1_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_3', the register 'twiddlefactor1/outimag_reg[19]' is removed because it is merged to 'twiddlefactor1/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_3', the register 'twiddlefactor2/outimag_reg[19]' is removed because it is merged to 'twiddlefactor2/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_3', the register 'twiddlefactor3/outimag_reg[19]' is removed because it is merged to 'twiddlefactor3/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_3', the register 'twiddlefactor4/outimag_reg[19]' is removed because it is merged to 'twiddlefactor4/outimag_reg[18]'. (OPT-1215)
 Implement Synthetic for 'state_machine_3'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_0'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_1'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_2'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_3'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_4'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_5'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_6'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_7'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_8'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_9'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_10'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_11'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_12'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_13'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_14'
  Processing 'state_machine_3_DW02_mult_3_stage_J4_15'
Information: Added key list 'DesignWare' to design 'state_machine_3'. (DDB-72)
  Processing 'state_machine_4'
Information: The register 'outodd_index3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: In design 'state_machine_4', the register 'tfenable3_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_4', the register 'tfenable2_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_4', the register 'tfenable1_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_4', the register 'twiddlefactor1/outimag_reg[19]' is removed because it is merged to 'twiddlefactor1/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_4', the register 'twiddlefactor2/outimag_reg[19]' is removed because it is merged to 'twiddlefactor2/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_4', the register 'twiddlefactor3/outimag_reg[19]' is removed because it is merged to 'twiddlefactor3/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_4', the register 'twiddlefactor4/outimag_reg[19]' is removed because it is merged to 'twiddlefactor4/outimag_reg[18]'. (OPT-1215)
 Implement Synthetic for 'state_machine_4'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_0'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_1'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_2'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_3'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_4'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_5'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_6'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_7'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_8'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_9'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_10'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_11'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_12'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_13'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_14'
  Processing 'state_machine_4_DW02_mult_3_stage_J5_15'
Information: Added key list 'DesignWare' to design 'state_machine_4'. (DDB-72)
  Processing 'state_machine_5'
Information: The register 'outodd_index3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: In design 'state_machine_5', the register 'tfenable3_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_5', the register 'tfenable2_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_5', the register 'tfenable1_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_5', the register 'twiddlefactor1/outimag_reg[19]' is removed because it is merged to 'twiddlefactor1/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_5', the register 'twiddlefactor2/outimag_reg[19]' is removed because it is merged to 'twiddlefactor2/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_5', the register 'twiddlefactor3/outimag_reg[19]' is removed because it is merged to 'twiddlefactor3/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_5', the register 'twiddlefactor4/outimag_reg[19]' is removed because it is merged to 'twiddlefactor4/outimag_reg[18]'. (OPT-1215)
 Implement Synthetic for 'state_machine_5'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_0'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_1'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_2'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_3'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_4'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_5'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_6'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_7'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_8'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_9'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_10'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_11'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_12'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_13'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_14'
  Processing 'state_machine_5_DW02_mult_3_stage_J6_15'
Information: Added key list 'DesignWare' to design 'state_machine_5'. (DDB-72)
  Processing 'state_machine_6'
Information: The register 'outodd_index3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'outodd_index4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly1/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly2/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly3/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bfly4/cntrl_d_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: In design 'state_machine_6', the register 'tfenable3_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_6', the register 'tfenable2_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_6', the register 'tfenable1_reg' is removed because it is merged to 'tfenable4_reg'. (OPT-1215)
Information: In design 'state_machine_6', the register 'twiddlefactor1/outimag_reg[19]' is removed because it is merged to 'twiddlefactor1/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_6', the register 'twiddlefactor2/outimag_reg[19]' is removed because it is merged to 'twiddlefactor2/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_6', the register 'twiddlefactor3/outimag_reg[19]' is removed because it is merged to 'twiddlefactor3/outimag_reg[18]'. (OPT-1215)
Information: In design 'state_machine_6', the register 'twiddlefactor4/outimag_reg[19]' is removed because it is merged to 'twiddlefactor4/outimag_reg[18]'. (OPT-1215)
 Implement Synthetic for 'state_machine_6'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_0'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_1'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_2'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_3'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_4'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_5'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_6'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_7'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_8'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_9'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_10'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_11'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_12'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_13'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_14'
  Processing 'state_machine_6_DW02_mult_3_stage_J7_15'
Information: Added key list 'DesignWare' to design 'state_machine_6'. (DDB-72)
  Processing 'fft'
Information: Added key list 'DesignWare' to design 'fft'. (DDB-72)
 Implement Synthetic for 'fft'.
Information: Building the design 'state_machine' instantiated from design 'fft' with
	the parameters "|((E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%))". (HDL-193)
Warning: Cannot find the design 'state_machine' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'state_machine' in 'fft'. (LINK-5)
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The register 'stage1/which_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outodd_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outeven_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outodd_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outeven_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outodd_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outeven_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outodd_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/outeven_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/num_of_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/which_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/which_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/which_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/which_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/which_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/which_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/which_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_im_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_im_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_im_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_im_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outodd_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outeven_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outodd_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outeven_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outodd_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outeven_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outodd_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/outeven_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/num_of_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/which_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor1/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor2/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor3/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outreal_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/twiddlefactor4/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/tf_re_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outodd_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outeven_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outodd_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outeven_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outodd_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outeven_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outodd_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/outeven_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/num_of_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/which_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor1/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor2/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor3/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outreal_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outreal_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/twiddlefactor4/outimag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_im_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_re_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/tf_re_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outodd_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outeven_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outodd_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outeven_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outodd_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outeven_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outodd_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/outeven_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/num_of_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/which_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/twiddlefactor1/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/twiddlefactor2/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/twiddlefactor3/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/twiddlefactor4/outimag_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly4/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/tf_im_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly1/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly2/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage4/bfly3/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outodd_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outeven_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outodd_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outeven_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outodd_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outeven_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outodd_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/outeven_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/num_of_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/which_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly1/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly2/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage5/bfly3/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outodd_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outeven_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outodd_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outeven_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outodd_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outeven_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outodd_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/outeven_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/num_of_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/which_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly1/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly2/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6/bfly3/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outodd_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outeven_index1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outodd_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outeven_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outodd_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outeven_index2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outodd_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/outeven_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/num_of_series1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/which_series1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly1/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly2/cntrl_d_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage7/bfly3/cntrl_d_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d3/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d3/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d2/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d2/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d2/G4_0' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Checking pipeline property of cell stage1/bfly1/d0 (design state_machine_6_DW02_mult_3_stage_J7_0). (RTDC-137)
Information: cell stage1/bfly1/d0 (design state_machine_6_DW02_mult_3_stage_J7_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly1/d1 (design state_machine_6_DW02_mult_3_stage_J7_1). (RTDC-137)
Information: cell stage1/bfly1/d1 (design state_machine_6_DW02_mult_3_stage_J7_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly1/d2 (design state_machine_6_DW02_mult_3_stage_J7_2). (RTDC-137)
Information: cell stage1/bfly1/d2 (design state_machine_6_DW02_mult_3_stage_J7_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly1/d3 (design state_machine_6_DW02_mult_3_stage_J7_3). (RTDC-137)
Information: cell stage1/bfly1/d3 (design state_machine_6_DW02_mult_3_stage_J7_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly2/d0 (design state_machine_6_DW02_mult_3_stage_J7_4). (RTDC-137)
Information: cell stage1/bfly2/d0 (design state_machine_6_DW02_mult_3_stage_J7_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly2/d1 (design state_machine_6_DW02_mult_3_stage_J7_5). (RTDC-137)
Information: cell stage1/bfly2/d1 (design state_machine_6_DW02_mult_3_stage_J7_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly2/d2 (design state_machine_6_DW02_mult_3_stage_J7_6). (RTDC-137)
Information: cell stage1/bfly2/d2 (design state_machine_6_DW02_mult_3_stage_J7_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly2/d3 (design state_machine_6_DW02_mult_3_stage_J7_7). (RTDC-137)
Information: cell stage1/bfly2/d3 (design state_machine_6_DW02_mult_3_stage_J7_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly3/d0 (design state_machine_6_DW02_mult_3_stage_J7_8). (RTDC-137)
Information: cell stage1/bfly3/d0 (design state_machine_6_DW02_mult_3_stage_J7_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly3/d1 (design state_machine_6_DW02_mult_3_stage_J7_9). (RTDC-137)
Information: cell stage1/bfly3/d1 (design state_machine_6_DW02_mult_3_stage_J7_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly3/d2 (design state_machine_6_DW02_mult_3_stage_J7_10). (RTDC-137)
Information: cell stage1/bfly3/d2 (design state_machine_6_DW02_mult_3_stage_J7_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly3/d3 (design state_machine_6_DW02_mult_3_stage_J7_11). (RTDC-137)
Information: cell stage1/bfly3/d3 (design state_machine_6_DW02_mult_3_stage_J7_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly4/d0 (design state_machine_6_DW02_mult_3_stage_J7_12). (RTDC-137)
Information: cell stage1/bfly4/d0 (design state_machine_6_DW02_mult_3_stage_J7_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly4/d1 (design state_machine_6_DW02_mult_3_stage_J7_13). (RTDC-137)
Information: cell stage1/bfly4/d1 (design state_machine_6_DW02_mult_3_stage_J7_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly4/d2 (design state_machine_6_DW02_mult_3_stage_J7_14). (RTDC-137)
Information: cell stage1/bfly4/d2 (design state_machine_6_DW02_mult_3_stage_J7_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage1/bfly4/d3 (design state_machine_6_DW02_mult_3_stage_J7_15). (RTDC-137)
Information: cell stage1/bfly4/d3 (design state_machine_6_DW02_mult_3_stage_J7_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly1/d0 (design state_machine_5_DW02_mult_3_stage_J6_0). (RTDC-137)
Information: cell stage2/bfly1/d0 (design state_machine_5_DW02_mult_3_stage_J6_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly1/d1 (design state_machine_5_DW02_mult_3_stage_J6_1). (RTDC-137)
Information: cell stage2/bfly1/d1 (design state_machine_5_DW02_mult_3_stage_J6_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly1/d2 (design state_machine_5_DW02_mult_3_stage_J6_2). (RTDC-137)
Information: cell stage2/bfly1/d2 (design state_machine_5_DW02_mult_3_stage_J6_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly1/d3 (design state_machine_5_DW02_mult_3_stage_J6_3). (RTDC-137)
Information: cell stage2/bfly1/d3 (design state_machine_5_DW02_mult_3_stage_J6_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly2/d0 (design state_machine_5_DW02_mult_3_stage_J6_4). (RTDC-137)
Information: cell stage2/bfly2/d0 (design state_machine_5_DW02_mult_3_stage_J6_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly2/d1 (design state_machine_5_DW02_mult_3_stage_J6_5). (RTDC-137)
Information: cell stage2/bfly2/d1 (design state_machine_5_DW02_mult_3_stage_J6_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly2/d2 (design state_machine_5_DW02_mult_3_stage_J6_6). (RTDC-137)
Information: cell stage2/bfly2/d2 (design state_machine_5_DW02_mult_3_stage_J6_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly2/d3 (design state_machine_5_DW02_mult_3_stage_J6_7). (RTDC-137)
Information: cell stage2/bfly2/d3 (design state_machine_5_DW02_mult_3_stage_J6_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly3/d0 (design state_machine_5_DW02_mult_3_stage_J6_8). (RTDC-137)
Information: cell stage2/bfly3/d0 (design state_machine_5_DW02_mult_3_stage_J6_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly3/d1 (design state_machine_5_DW02_mult_3_stage_J6_9). (RTDC-137)
Information: cell stage2/bfly3/d1 (design state_machine_5_DW02_mult_3_stage_J6_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly3/d2 (design state_machine_5_DW02_mult_3_stage_J6_10). (RTDC-137)
Information: cell stage2/bfly3/d2 (design state_machine_5_DW02_mult_3_stage_J6_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly3/d3 (design state_machine_5_DW02_mult_3_stage_J6_11). (RTDC-137)
Information: cell stage2/bfly3/d3 (design state_machine_5_DW02_mult_3_stage_J6_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly4/d0 (design state_machine_5_DW02_mult_3_stage_J6_12). (RTDC-137)
Information: cell stage2/bfly4/d0 (design state_machine_5_DW02_mult_3_stage_J6_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly4/d1 (design state_machine_5_DW02_mult_3_stage_J6_13). (RTDC-137)
Information: cell stage2/bfly4/d1 (design state_machine_5_DW02_mult_3_stage_J6_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly4/d2 (design state_machine_5_DW02_mult_3_stage_J6_14). (RTDC-137)
Information: cell stage2/bfly4/d2 (design state_machine_5_DW02_mult_3_stage_J6_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage2/bfly4/d3 (design state_machine_5_DW02_mult_3_stage_J6_15). (RTDC-137)
Information: cell stage2/bfly4/d3 (design state_machine_5_DW02_mult_3_stage_J6_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly1/d0 (design state_machine_4_DW02_mult_3_stage_J5_0). (RTDC-137)
Information: cell stage3/bfly1/d0 (design state_machine_4_DW02_mult_3_stage_J5_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly1/d1 (design state_machine_4_DW02_mult_3_stage_J5_1). (RTDC-137)
Information: cell stage3/bfly1/d1 (design state_machine_4_DW02_mult_3_stage_J5_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly1/d2 (design state_machine_4_DW02_mult_3_stage_J5_2). (RTDC-137)
Information: cell stage3/bfly1/d2 (design state_machine_4_DW02_mult_3_stage_J5_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly1/d3 (design state_machine_4_DW02_mult_3_stage_J5_3). (RTDC-137)
Information: cell stage3/bfly1/d3 (design state_machine_4_DW02_mult_3_stage_J5_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly2/d0 (design state_machine_4_DW02_mult_3_stage_J5_4). (RTDC-137)
Information: cell stage3/bfly2/d0 (design state_machine_4_DW02_mult_3_stage_J5_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly2/d1 (design state_machine_4_DW02_mult_3_stage_J5_5). (RTDC-137)
Information: cell stage3/bfly2/d1 (design state_machine_4_DW02_mult_3_stage_J5_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly2/d2 (design state_machine_4_DW02_mult_3_stage_J5_6). (RTDC-137)
Information: cell stage3/bfly2/d2 (design state_machine_4_DW02_mult_3_stage_J5_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly2/d3 (design state_machine_4_DW02_mult_3_stage_J5_7). (RTDC-137)
Information: cell stage3/bfly2/d3 (design state_machine_4_DW02_mult_3_stage_J5_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly3/d0 (design state_machine_4_DW02_mult_3_stage_J5_8). (RTDC-137)
Information: cell stage3/bfly3/d0 (design state_machine_4_DW02_mult_3_stage_J5_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly3/d1 (design state_machine_4_DW02_mult_3_stage_J5_9). (RTDC-137)
Information: cell stage3/bfly3/d1 (design state_machine_4_DW02_mult_3_stage_J5_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly3/d2 (design state_machine_4_DW02_mult_3_stage_J5_10). (RTDC-137)
Information: cell stage3/bfly3/d2 (design state_machine_4_DW02_mult_3_stage_J5_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly3/d3 (design state_machine_4_DW02_mult_3_stage_J5_11). (RTDC-137)
Information: cell stage3/bfly3/d3 (design state_machine_4_DW02_mult_3_stage_J5_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly4/d0 (design state_machine_4_DW02_mult_3_stage_J5_12). (RTDC-137)
Information: cell stage3/bfly4/d0 (design state_machine_4_DW02_mult_3_stage_J5_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly4/d1 (design state_machine_4_DW02_mult_3_stage_J5_13). (RTDC-137)
Information: cell stage3/bfly4/d1 (design state_machine_4_DW02_mult_3_stage_J5_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly4/d2 (design state_machine_4_DW02_mult_3_stage_J5_14). (RTDC-137)
Information: cell stage3/bfly4/d2 (design state_machine_4_DW02_mult_3_stage_J5_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage3/bfly4/d3 (design state_machine_4_DW02_mult_3_stage_J5_15). (RTDC-137)
Information: cell stage3/bfly4/d3 (design state_machine_4_DW02_mult_3_stage_J5_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly1/d0 (design state_machine_3_DW02_mult_3_stage_J4_0). (RTDC-137)
Information: cell stage4/bfly1/d0 (design state_machine_3_DW02_mult_3_stage_J4_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly1/d1 (design state_machine_3_DW02_mult_3_stage_J4_1). (RTDC-137)
Information: cell stage4/bfly1/d1 (design state_machine_3_DW02_mult_3_stage_J4_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly1/d2 (design state_machine_3_DW02_mult_3_stage_J4_2). (RTDC-137)
Information: cell stage4/bfly1/d2 (design state_machine_3_DW02_mult_3_stage_J4_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly1/d3 (design state_machine_3_DW02_mult_3_stage_J4_3). (RTDC-137)
Information: cell stage4/bfly1/d3 (design state_machine_3_DW02_mult_3_stage_J4_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly2/d0 (design state_machine_3_DW02_mult_3_stage_J4_4). (RTDC-137)
Information: cell stage4/bfly2/d0 (design state_machine_3_DW02_mult_3_stage_J4_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly2/d1 (design state_machine_3_DW02_mult_3_stage_J4_5). (RTDC-137)
Information: cell stage4/bfly2/d1 (design state_machine_3_DW02_mult_3_stage_J4_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly2/d2 (design state_machine_3_DW02_mult_3_stage_J4_6). (RTDC-137)
Information: cell stage4/bfly2/d2 (design state_machine_3_DW02_mult_3_stage_J4_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly2/d3 (design state_machine_3_DW02_mult_3_stage_J4_7). (RTDC-137)
Information: cell stage4/bfly2/d3 (design state_machine_3_DW02_mult_3_stage_J4_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly3/d0 (design state_machine_3_DW02_mult_3_stage_J4_8). (RTDC-137)
Information: cell stage4/bfly3/d0 (design state_machine_3_DW02_mult_3_stage_J4_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly3/d1 (design state_machine_3_DW02_mult_3_stage_J4_9). (RTDC-137)
Information: cell stage4/bfly3/d1 (design state_machine_3_DW02_mult_3_stage_J4_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly3/d2 (design state_machine_3_DW02_mult_3_stage_J4_10). (RTDC-137)
Information: cell stage4/bfly3/d2 (design state_machine_3_DW02_mult_3_stage_J4_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly3/d3 (design state_machine_3_DW02_mult_3_stage_J4_11). (RTDC-137)
Information: cell stage4/bfly3/d3 (design state_machine_3_DW02_mult_3_stage_J4_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly4/d0 (design state_machine_3_DW02_mult_3_stage_J4_12). (RTDC-137)
Information: cell stage4/bfly4/d0 (design state_machine_3_DW02_mult_3_stage_J4_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly4/d1 (design state_machine_3_DW02_mult_3_stage_J4_13). (RTDC-137)
Information: cell stage4/bfly4/d1 (design state_machine_3_DW02_mult_3_stage_J4_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly4/d2 (design state_machine_3_DW02_mult_3_stage_J4_14). (RTDC-137)
Information: cell stage4/bfly4/d2 (design state_machine_3_DW02_mult_3_stage_J4_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage4/bfly4/d3 (design state_machine_3_DW02_mult_3_stage_J4_15). (RTDC-137)
Information: cell stage4/bfly4/d3 (design state_machine_3_DW02_mult_3_stage_J4_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly1/d0 (design state_machine_2_DW02_mult_3_stage_J3_0). (RTDC-137)
Information: cell stage5/bfly1/d0 (design state_machine_2_DW02_mult_3_stage_J3_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly1/d1 (design state_machine_2_DW02_mult_3_stage_J3_1). (RTDC-137)
Information: cell stage5/bfly1/d1 (design state_machine_2_DW02_mult_3_stage_J3_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly1/d2 (design state_machine_2_DW02_mult_3_stage_J3_2). (RTDC-137)
Information: cell stage5/bfly1/d2 (design state_machine_2_DW02_mult_3_stage_J3_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly1/d3 (design state_machine_2_DW02_mult_3_stage_J3_3). (RTDC-137)
Information: cell stage5/bfly1/d3 (design state_machine_2_DW02_mult_3_stage_J3_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly2/d0 (design state_machine_2_DW02_mult_3_stage_J3_4). (RTDC-137)
Information: cell stage5/bfly2/d0 (design state_machine_2_DW02_mult_3_stage_J3_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly2/d1 (design state_machine_2_DW02_mult_3_stage_J3_5). (RTDC-137)
Information: cell stage5/bfly2/d1 (design state_machine_2_DW02_mult_3_stage_J3_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly2/d2 (design state_machine_2_DW02_mult_3_stage_J3_6). (RTDC-137)
Information: cell stage5/bfly2/d2 (design state_machine_2_DW02_mult_3_stage_J3_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly2/d3 (design state_machine_2_DW02_mult_3_stage_J3_7). (RTDC-137)
Information: cell stage5/bfly2/d3 (design state_machine_2_DW02_mult_3_stage_J3_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly3/d0 (design state_machine_2_DW02_mult_3_stage_J3_8). (RTDC-137)
Information: cell stage5/bfly3/d0 (design state_machine_2_DW02_mult_3_stage_J3_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly3/d1 (design state_machine_2_DW02_mult_3_stage_J3_9). (RTDC-137)
Information: cell stage5/bfly3/d1 (design state_machine_2_DW02_mult_3_stage_J3_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly3/d2 (design state_machine_2_DW02_mult_3_stage_J3_10). (RTDC-137)
Information: cell stage5/bfly3/d2 (design state_machine_2_DW02_mult_3_stage_J3_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly3/d3 (design state_machine_2_DW02_mult_3_stage_J3_11). (RTDC-137)
Information: cell stage5/bfly3/d3 (design state_machine_2_DW02_mult_3_stage_J3_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly4/d0 (design state_machine_2_DW02_mult_3_stage_J3_12). (RTDC-137)
Information: cell stage5/bfly4/d0 (design state_machine_2_DW02_mult_3_stage_J3_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly4/d1 (design state_machine_2_DW02_mult_3_stage_J3_13). (RTDC-137)
Information: cell stage5/bfly4/d1 (design state_machine_2_DW02_mult_3_stage_J3_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly4/d2 (design state_machine_2_DW02_mult_3_stage_J3_14). (RTDC-137)
Information: cell stage5/bfly4/d2 (design state_machine_2_DW02_mult_3_stage_J3_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage5/bfly4/d3 (design state_machine_2_DW02_mult_3_stage_J3_15). (RTDC-137)
Information: cell stage5/bfly4/d3 (design state_machine_2_DW02_mult_3_stage_J3_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly1/d0 (design state_machine_1_DW02_mult_3_stage_J2_0). (RTDC-137)
Information: cell stage6/bfly1/d0 (design state_machine_1_DW02_mult_3_stage_J2_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly1/d1 (design state_machine_1_DW02_mult_3_stage_J2_1). (RTDC-137)
Information: cell stage6/bfly1/d1 (design state_machine_1_DW02_mult_3_stage_J2_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly1/d2 (design state_machine_1_DW02_mult_3_stage_J2_2). (RTDC-137)
Information: cell stage6/bfly1/d2 (design state_machine_1_DW02_mult_3_stage_J2_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly1/d3 (design state_machine_1_DW02_mult_3_stage_J2_3). (RTDC-137)
Information: cell stage6/bfly1/d3 (design state_machine_1_DW02_mult_3_stage_J2_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly2/d0 (design state_machine_1_DW02_mult_3_stage_J2_4). (RTDC-137)
Information: cell stage6/bfly2/d0 (design state_machine_1_DW02_mult_3_stage_J2_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly2/d1 (design state_machine_1_DW02_mult_3_stage_J2_5). (RTDC-137)
Information: cell stage6/bfly2/d1 (design state_machine_1_DW02_mult_3_stage_J2_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly2/d2 (design state_machine_1_DW02_mult_3_stage_J2_6). (RTDC-137)
Information: cell stage6/bfly2/d2 (design state_machine_1_DW02_mult_3_stage_J2_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly2/d3 (design state_machine_1_DW02_mult_3_stage_J2_7). (RTDC-137)
Information: cell stage6/bfly2/d3 (design state_machine_1_DW02_mult_3_stage_J2_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly3/d0 (design state_machine_1_DW02_mult_3_stage_J2_8). (RTDC-137)
Information: cell stage6/bfly3/d0 (design state_machine_1_DW02_mult_3_stage_J2_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly3/d1 (design state_machine_1_DW02_mult_3_stage_J2_9). (RTDC-137)
Information: cell stage6/bfly3/d1 (design state_machine_1_DW02_mult_3_stage_J2_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly3/d2 (design state_machine_1_DW02_mult_3_stage_J2_10). (RTDC-137)
Information: cell stage6/bfly3/d2 (design state_machine_1_DW02_mult_3_stage_J2_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly3/d3 (design state_machine_1_DW02_mult_3_stage_J2_11). (RTDC-137)
Information: cell stage6/bfly3/d3 (design state_machine_1_DW02_mult_3_stage_J2_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly4/d0 (design state_machine_1_DW02_mult_3_stage_J2_12). (RTDC-137)
Information: cell stage6/bfly4/d0 (design state_machine_1_DW02_mult_3_stage_J2_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly4/d1 (design state_machine_1_DW02_mult_3_stage_J2_13). (RTDC-137)
Information: cell stage6/bfly4/d1 (design state_machine_1_DW02_mult_3_stage_J2_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly4/d2 (design state_machine_1_DW02_mult_3_stage_J2_14). (RTDC-137)
Information: cell stage6/bfly4/d2 (design state_machine_1_DW02_mult_3_stage_J2_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage6/bfly4/d3 (design state_machine_1_DW02_mult_3_stage_J2_15). (RTDC-137)
Information: cell stage6/bfly4/d3 (design state_machine_1_DW02_mult_3_stage_J2_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly1/d0 (design state_machine_0_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell stage7/bfly1/d0 (design state_machine_0_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly1/d1 (design state_machine_0_DW02_mult_3_stage_J1_1). (RTDC-137)
Information: cell stage7/bfly1/d1 (design state_machine_0_DW02_mult_3_stage_J1_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly1/d2 (design state_machine_0_DW02_mult_3_stage_J1_2). (RTDC-137)
Information: cell stage7/bfly1/d2 (design state_machine_0_DW02_mult_3_stage_J1_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly1/d3 (design state_machine_0_DW02_mult_3_stage_J1_3). (RTDC-137)
Information: cell stage7/bfly1/d3 (design state_machine_0_DW02_mult_3_stage_J1_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly2/d0 (design state_machine_0_DW02_mult_3_stage_J1_4). (RTDC-137)
Information: cell stage7/bfly2/d0 (design state_machine_0_DW02_mult_3_stage_J1_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly2/d1 (design state_machine_0_DW02_mult_3_stage_J1_5). (RTDC-137)
Information: cell stage7/bfly2/d1 (design state_machine_0_DW02_mult_3_stage_J1_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly2/d2 (design state_machine_0_DW02_mult_3_stage_J1_6). (RTDC-137)
Information: cell stage7/bfly2/d2 (design state_machine_0_DW02_mult_3_stage_J1_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly2/d3 (design state_machine_0_DW02_mult_3_stage_J1_7). (RTDC-137)
Information: cell stage7/bfly2/d3 (design state_machine_0_DW02_mult_3_stage_J1_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly3/d0 (design state_machine_0_DW02_mult_3_stage_J1_8). (RTDC-137)
Information: cell stage7/bfly3/d0 (design state_machine_0_DW02_mult_3_stage_J1_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly3/d1 (design state_machine_0_DW02_mult_3_stage_J1_9). (RTDC-137)
Information: cell stage7/bfly3/d1 (design state_machine_0_DW02_mult_3_stage_J1_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly3/d2 (design state_machine_0_DW02_mult_3_stage_J1_10). (RTDC-137)
Information: cell stage7/bfly3/d2 (design state_machine_0_DW02_mult_3_stage_J1_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly3/d3 (design state_machine_0_DW02_mult_3_stage_J1_11). (RTDC-137)
Information: cell stage7/bfly3/d3 (design state_machine_0_DW02_mult_3_stage_J1_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly4/d0 (design state_machine_0_DW02_mult_3_stage_J1_12). (RTDC-137)
Information: cell stage7/bfly4/d0 (design state_machine_0_DW02_mult_3_stage_J1_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly4/d1 (design state_machine_0_DW02_mult_3_stage_J1_13). (RTDC-137)
Information: cell stage7/bfly4/d1 (design state_machine_0_DW02_mult_3_stage_J1_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly4/d2 (design state_machine_0_DW02_mult_3_stage_J1_14). (RTDC-137)
Information: cell stage7/bfly4/d2 (design state_machine_0_DW02_mult_3_stage_J1_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell stage7/bfly4/d3 (design state_machine_0_DW02_mult_3_stage_J1_15). (RTDC-137)
Information: cell stage7/bfly4/d3 (design state_machine_0_DW02_mult_3_stage_J1_15) is a pipeline. (RTDC-139)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Ungrouping hierarchy stage7 'state_machine_0' #insts = 106605. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
Information: The register 'stage3/bfly4/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_39' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_38' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d1/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_39' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_38' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d1/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_39' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_38' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d1/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_39' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_38' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d2/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_37' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_36' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_35' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_34' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_33' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_32' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_31' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_30' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_29' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_28' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_27' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_26' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_25' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_24' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d1/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor1/outreal_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor2/outreal_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor3/outreal_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/twiddlefactor4/outreal_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/tfenable4_reg' will be removed. (OPT-1207)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Retiming state_machine_6_DW02_mult_3_stage_J7_0 (stage1/bfly1/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.10
  Critical path length = 2.10
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_6_DW02_mult_3_stage_J7_1 (stage1/bfly1/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_2 (stage1/bfly1/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_3 (stage1/bfly1/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.08
  Critical path length = 2.08
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_6_DW02_mult_3_stage_J7_4 (stage1/bfly2/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.23
  Critical path length = 2.23
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_6_DW02_mult_3_stage_J7_5 (stage1/bfly2/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_6 (stage1/bfly2/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_7 (stage1/bfly2/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.23
  Critical path length = 2.23
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_6_DW02_mult_3_stage_J7_8 (stage1/bfly3/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.24
  Critical path length = 2.24
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_6_DW02_mult_3_stage_J7_9 (stage1/bfly3/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_10 (stage1/bfly3/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_11 (stage1/bfly3/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.25
  Critical path length = 2.25
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_6_DW02_mult_3_stage_J7_12 (stage1/bfly4/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.38
  Critical path length = 2.38
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_6_DW02_mult_3_stage_J7_13 (stage1/bfly4/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_14 (stage1/bfly4/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning final register move ...
  ... final register move done.
Registers not moved
  Retiming state_machine_6_DW02_mult_3_stage_J7_15 (stage1/bfly4/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.37
  Critical path length = 2.37
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_0 (stage2/bfly1/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.24
  Critical path length = 2.24
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_1 (stage2/bfly1/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.18
  Critical path length = 2.18
  Clock correction = 0.97 (clock-to-Q delay = 0.51, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_2 (stage2/bfly1/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.24
  Critical path length = 2.24
  Clock correction = 0.96 (clock-to-Q delay = 0.50, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_3 (stage2/bfly1/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.18
  Critical path length = 2.18
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_4 (stage2/bfly2/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.48
  Critical path length = 2.48
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_5 (stage2/bfly2/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.41
  Critical path length = 2.41
  Clock correction = 0.97 (clock-to-Q delay = 0.51, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_6 (stage2/bfly2/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_7 (stage2/bfly2/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.41
  Critical path length = 2.41
  Clock correction = 0.93 (clock-to-Q delay = 0.47, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_8 (stage2/bfly3/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_9 (stage2/bfly3/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.42
  Critical path length = 2.42
  Clock correction = 0.97 (clock-to-Q delay = 0.51, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_10 (stage2/bfly3/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_11 (stage2/bfly3/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.42
  Critical path length = 2.42
  Clock correction = 0.92 (clock-to-Q delay = 0.46, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_12 (stage2/bfly4/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  20% 40% 60% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.58
  Critical path length = 2.58
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_13 (stage2/bfly4/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.57
  Critical path length = 2.57
  Clock correction = 0.97 (clock-to-Q delay = 0.51, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_14 (stage2/bfly4/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.57
  Critical path length = 2.57
  Clock correction = 0.96 (clock-to-Q delay = 0.50, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_5_DW02_mult_3_stage_J6_15 (stage2/bfly4/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.56
  Critical path length = 2.56
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_0 (stage3/bfly1/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.25
  Critical path length = 2.25
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_1 (stage3/bfly1/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.16
  Critical path length = 2.16
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_2 (stage3/bfly1/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.52
  Critical path length = 2.52
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_3 (stage3/bfly1/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.48
  Critical path length = 2.48
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_4 (stage3/bfly2/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.24
  Critical path length = 2.24
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_5 (stage3/bfly2/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.19
  Critical path length = 2.19
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_6 (stage3/bfly2/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.49
  Critical path length = 2.49
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_7 (stage3/bfly2/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.52
  Critical path length = 2.52
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_8 (stage3/bfly3/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.25
  Critical path length = 2.25
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_9 (stage3/bfly3/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.25
  Critical path length = 2.25
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_10 (stage3/bfly3/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.53
  Critical path length = 2.53
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_11 (stage3/bfly3/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.53
  Critical path length = 2.53
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_12 (stage3/bfly4/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.32
  Critical path length = 2.32
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_13 (stage3/bfly4/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.27
  Critical path length = 2.27
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_14 (stage3/bfly4/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.53
  Critical path length = 2.53
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_4_DW02_mult_3_stage_J5_15 (stage3/bfly4/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.50
  Critical path length = 2.50
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_0 (stage4/bfly1/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.30
  Critical path length = 2.30
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_1 (stage4/bfly1/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.20
  Critical path length = 2.20
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_2 (stage4/bfly1/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_3 (stage4/bfly1/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.46
  Critical path length = 2.46
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_4 (stage4/bfly2/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.24
  Critical path length = 2.24
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_5 (stage4/bfly2/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.18
  Critical path length = 2.18
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_6 (stage4/bfly2/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_7 (stage4/bfly2/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.46
  Critical path length = 2.46
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_8 (stage4/bfly3/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.21
  Critical path length = 2.21
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_9 (stage4/bfly3/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.21
  Critical path length = 2.21
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_10 (stage4/bfly3/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.49
  Critical path length = 2.49
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_11 (stage4/bfly3/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.50
  Critical path length = 2.50
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_12 (stage4/bfly4/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.30
  Critical path length = 2.30
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_13 (stage4/bfly4/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.30
  Critical path length = 2.30
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_14 (stage4/bfly4/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.50
  Critical path length = 2.50
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_3_DW02_mult_3_stage_J4_15 (stage4/bfly4/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.49
  Critical path length = 2.49
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_0 (stage5/bfly1/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.14
  Critical path length = 2.14
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_1 (stage5/bfly1/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.19
  Critical path length = 2.19
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_2 (stage5/bfly1/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.45
  Critical path length = 2.45
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_3 (stage5/bfly1/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.48
  Critical path length = 2.48
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_4 (stage5/bfly2/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.18
  Critical path length = 2.18
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_5 (stage5/bfly2/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.17
  Critical path length = 2.17
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_6 (stage5/bfly2/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.46
  Critical path length = 2.46
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_7 (stage5/bfly2/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.49
  Critical path length = 2.49
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_8 (stage5/bfly3/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.19
  Critical path length = 2.19
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_9 (stage5/bfly3/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.16
  Critical path length = 2.16
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_10 (stage5/bfly3/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.50
  Critical path length = 2.50
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_11 (stage5/bfly3/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.46
  Critical path length = 2.46
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_12 (stage5/bfly4/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.34
  Critical path length = 2.34
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_13 (stage5/bfly4/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.34
  Critical path length = 2.34
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_14 (stage5/bfly4/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.52
  Critical path length = 2.52
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_2_DW02_mult_3_stage_J3_15 (stage5/bfly4/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.52
  Critical path length = 2.52
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_0 (stage6/bfly1/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.06
  Critical path length = 2.06
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_1 (stage6/bfly1/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.09
  Critical path length = 2.09
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_2 (stage6/bfly1/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.45
  Critical path length = 2.45
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_3 (stage6/bfly1/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.44
  Critical path length = 2.44
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_4 (stage6/bfly2/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.21
  Critical path length = 2.21
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_5 (stage6/bfly2/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.18
  Critical path length = 2.18
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_6 (stage6/bfly2/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.51
  Critical path length = 2.51
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_7 (stage6/bfly2/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.46
  Critical path length = 2.46
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_8 (stage6/bfly3/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.16
  Critical path length = 2.16
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_9 (stage6/bfly3/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.17
  Critical path length = 2.17
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_10 (stage6/bfly3/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.50
  Critical path length = 2.50
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_11 (stage6/bfly3/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.46
  Critical path length = 2.46
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_12 (stage6/bfly4/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.31
  Critical path length = 2.31
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_13 (stage6/bfly4/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.31
  Critical path length = 2.31
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_14 (stage6/bfly4/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.48
  Critical path length = 2.48
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_1_DW02_mult_3_stage_J2_15 (stage6/bfly4/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_0 (stage7/bfly1/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.16
  Critical path length = 2.16
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_1 (stage7/bfly1/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.11
  Critical path length = 2.11
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_2 (stage7/bfly1/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.45
  Critical path length = 2.45
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_3 (stage7/bfly1/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.45
  Critical path length = 2.45
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_4 (stage7/bfly2/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.18
  Critical path length = 2.18
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_5 (stage7/bfly2/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.19
  Critical path length = 2.19
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_6 (stage7/bfly2/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.46
  Critical path length = 2.46
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_7 (stage7/bfly2/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.52
  Critical path length = 2.52
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_8 (stage7/bfly3/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.23
  Critical path length = 2.23
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_9 (stage7/bfly3/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.21
  Critical path length = 2.21
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_10 (stage7/bfly3/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.48
  Critical path length = 2.48
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_11 (stage7/bfly3/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_12 (stage7/bfly4/d0)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.33
  Critical path length = 2.33
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_13 (stage7/bfly4/d1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.33
  Critical path length = 2.33
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_14 (stage7/bfly4/d2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.50
  Critical path length = 2.50
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming state_machine_0_DW02_mult_3_stage_J1_15 (stage7/bfly4/d3)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.49
  Critical path length = 2.49
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The register 'stage1/bfly1/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d2/clk_r_REG60_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly1/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d2/clk_r_REG60_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly2/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d2/clk_r_REG60_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly3/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d2/clk_r_REG60_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG43_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG44_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG45_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG46_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG47_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG48_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG49_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG50_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG51_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG52_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG53_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG54_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG55_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG56_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG57_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG58_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2/bfly4/d3/clk_r_REG59_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d2/clk_r_REG141_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly1/d3/clk_r_REG172_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d2/clk_r_REG143_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly2/d3/clk_r_REG149_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d2/clk_r_REG134_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly3/d3/clk_r_REG138_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/d2/clk_r_REG150_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'stage3/bfly4/d3/clk_r_REG165_S1' is a constant and will be removed. (OPT-1206)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    4:21:40 3983456.5     52.56 1131632.9 5924648.5                              0.0000      0.00  
    4:21:40 3983456.5     52.56 1131632.9 5924648.5                              0.0000      0.00  
    4:21:50 4017080.0     52.56  891944.1 4467543.5                              0.0000      0.00  
    4:21:59 4046643.5     52.56  761101.6 3554576.8                              0.0000      0.00  
    4:22:09 4076086.5     52.56  571273.9 2251629.8                              0.0000      0.00  
    4:22:20 4112485.5     28.17  308459.1  857889.9                              0.0000      0.00  
    4:31:35 4340681.5      1.20  102408.4       0.0 stage4/bfly4/x1_im_reg[19]/D    0.0000      0.00  
    4:31:51 4337244.0      1.15   98870.3      38.6 stage4/bfly4/x1_im_reg[0]/D    0.0000      0.00  
    4:32:05 4334171.5      1.10   96506.1      38.6 stage4/bfly4/x1_re_reg[4]/D    0.0000      0.00  
    4:32:19 4332091.5      1.07   92226.0      38.6 stage6/buff_ximag1_reg[224][15]/D    0.0000      0.00  
    4:32:35 4329810.0      1.04   91165.0      38.6 stage5/bfly1/d2/mult_x_1/clk_r_REG24_S2/D    0.0000      0.00  
    4:32:52 4327330.5      1.02   89905.4      38.6 stage4/buff_yreal1_reg[205][19]/D    0.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_im1_trunc_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_im1_trunc_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_im1_trunc_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_im1_trunc_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly1/mul1_re2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly2/mul1_re2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly3/mul1_re2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage1/bfly4/mul1_re2_reg[18]' is a constant and will be removed. (OPT-1206)

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    5:40:13 2540590.5      1.89   33240.3  320593.6                              0.0000      0.00  
    5:40:37 2543356.0      1.14   32977.8  319332.4                              0.0000      0.00  
    5:40:37 2543356.0      1.14   32977.8  319332.4                              0.0000      0.00  
    5:41:06 2543208.0      1.14   32977.7  319344.8                              0.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    6:06:01 2538481.5      1.14   32858.1  319344.8                              0.0000      0.00  
    6:06:13 2539172.5      1.12   32410.3  318544.8                              0.0000      0.00  
    6:09:19 2532078.0      1.12   29129.6  317357.9                              0.0000      0.00  
    6:09:20 2532078.0      1.12   29129.6  317357.9                              0.0000      0.00  
    6:10:10 2539871.0      0.91   28956.8  317357.9                              0.0000      0.00  
    6:10:10 2539871.0      0.91   28956.8  317357.9                              0.0000      0.00  
    6:10:11 2539902.5      0.91   28947.9  317357.9                              0.0000      0.00  
    6:10:11 2539902.5      0.91   28947.9  317357.9                              0.0000      0.00  
    6:10:58 2545855.0      0.86   28879.5  317357.9                              0.0000      0.00  
    6:10:58 2545855.0      0.86   28879.5  317357.9                              0.0000      0.00  
    6:11:45 2553383.0      0.78   29368.4  317358.6                              0.0000      0.00  
    6:11:45 2553383.0      0.78   29368.4  317358.6                              0.0000      0.00  
    6:11:55 2554251.0      0.78   29381.1  317358.6                              0.0000      0.00  
    6:11:55 2554251.0      0.78   29381.1  317358.6                              0.0000      0.00  
    6:12:34 2560321.5      0.77   29005.4  317361.2                              0.0000      0.00  
    6:12:34 2560321.5      0.77   29005.4  317361.2                              0.0000      0.00  
    6:12:39 2560778.0      0.74   28999.6  317361.2                              0.0000      0.00  
    6:12:39 2560778.0      0.74   28999.6  317361.2                              0.0000      0.00  
    6:12:52 2562833.5      0.73   28856.2  317361.2                              0.0000      0.00  
    6:12:52 2562833.5      0.73   28856.2  317361.2                              0.0000      0.00  
    6:13:03 2563649.0      0.72   28849.2  317361.2                              0.0000      0.00  


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    6:13:03 2563649.0      0.72   28849.2  317361.2                              0.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
    6:13:40 2564565.0      0.72   28642.9  150688.3 net14821862                  0.0000      0.00  
    6:13:44 2565088.5      0.72   28642.9   27419.4 net14802174                  0.0000      0.00  
    6:13:51 2565398.5      0.72   28642.9     307.2 net14818062                  0.0000      0.00  
    6:13:56 2565431.5      0.72   28603.1       0.0                              0.0000      0.00  
    6:14:02 2565786.0      0.72   28599.3       0.0                              0.0000      0.00  
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
    6:22:24 2564784.5      0.72   28605.8       0.0 stage3/bfly3/d2/clk_r_REG59_S2/D    0.0000      0.00  
    6:22:28 2564755.5      0.72   28600.9       0.0                              0.0000      0.00  
    6:22:57 2567120.5      0.71   28479.6       7.9                              0.0000      0.00  
    6:22:57 2567120.5      0.71   28479.6       7.9                              0.0000      0.00  
    6:25:06 2564328.0      0.71   28613.9       7.9                              0.0000      0.00  
    6:25:07 2564328.0      0.71   28613.9       7.9                              0.0000      0.00  
    6:25:07 2564368.5      0.71   28613.8       7.9                              0.0000      0.00  
    6:25:08 2564368.5      0.71   28613.8       7.9                              0.0000      0.00  
    6:25:08 2564395.0      0.71   28613.0       7.9                              0.0000      0.00  
    6:25:08 2564395.0      0.71   28613.0       7.9                              0.0000      0.00  
    6:25:19 2565958.5      0.71   28583.0       7.9                              0.0000      0.00  
    6:25:19 2565958.5      0.71   28583.0       7.9                              0.0000      0.00  
    6:25:29 2567212.0      0.70   28487.3       7.9                              0.0000      0.00  
    6:25:30 2567212.0      0.70   28487.3       7.9                              0.0000      0.00  
    6:25:45 2568923.0      0.70   28481.8      30.3                              0.0000      0.00  
    6:25:45 2568923.0      0.70   28481.8      30.3                              0.0000      0.00  
    6:26:29 2573009.0      0.69   28247.9       7.9                              0.0000      0.00  
    6:26:29 2573009.0      0.69   28247.9       7.9                              0.0000      0.00  
    6:26:54 2575324.0      0.67   28133.5       7.9                              0.0000      0.00  
    6:26:54 2575324.0      0.67   28133.5       7.9                              0.0000      0.00  
    6:27:00 2575726.0      0.67   28103.6       7.9                              0.0000      0.00  
    6:27:01 2575726.0      0.67   28103.6       7.9                              0.0000      0.00  
    6:27:14 2576663.0      0.67   28041.7       7.9                              0.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    6:29:54 2576662.0      0.67   28041.7       7.9                              0.0000      0.00  
    6:34:19 2535945.5      0.67   24662.4       0.0                              0.0000      0.00  
    6:34:24 2535894.0      0.67   24661.7       0.0                              0.0000      0.00  
    6:34:25 2535894.0      0.67   24661.7       0.0                              0.0000      0.00  
    6:36:26 2533074.5      0.67   24849.1       0.0                              0.0000      0.00  
    6:36:40 2532417.0      0.67   24716.3       0.0                              0.0000      0.00  
    6:36:50 2531826.5      0.67   24683.9       0.0                              0.0000      0.00  
    6:37:01 2531134.5      0.67   24639.1       0.0                              0.0000      0.00  
    6:37:15 2530341.0      0.67   24637.6       0.0                              0.0000      0.00  
    6:37:28 2529627.0      0.67   24613.2       0.0                              0.0000      0.00  
    6:37:42 2529005.0      0.67   24616.7       0.0                              0.0000      0.00  
    6:37:57 2528056.0      0.67   24601.6       0.0                              0.0000      0.00  
    6:38:12 2527006.5      0.67   24585.4       0.0                              0.0000      0.00  
    6:38:26 2526101.0      0.67   24581.1       0.0                              0.0000      0.00  
    6:38:38 2525522.0      0.67   24322.6       0.0                              0.0000      0.00  
    6:38:50 2524813.0      0.67   24206.0       0.0                              0.0000      0.00  
    6:39:05 2524139.0      0.67   24135.4       0.0                              0.0000      0.00  
    6:39:17 2523476.0      0.67   24113.2       0.0                              0.0000      0.00  
    6:39:30 2522835.0      0.67   24121.3       0.0                              0.0000      0.00  
    6:39:47 2522135.0      0.67   24115.8       0.0                              0.0000      0.00  
    6:39:59 2521468.0      0.67   24116.7       0.0                              0.0000      0.00  
    6:40:13 2520819.5      0.67   24094.8       0.0                              0.0000      0.00  
    6:40:26 2520173.5      0.67   24081.6       0.0                              0.0000      0.00  
    6:40:39 2519828.5      0.67   24073.2       0.0                              0.0000      0.00  
    6:40:53 2519222.0      0.67   24079.0       0.0                              0.0000      0.00  
    6:41:06 2519070.0      0.67   24079.0       0.0                              0.0000      0.00  
    6:41:17 2518565.5      0.67   24052.6       0.0                              0.0000      0.00  
    6:41:27 2517981.0      0.67   24034.2       0.0                              0.0000      0.00  
    6:42:06 2517461.5      0.67   23885.7       0.0                              0.0000      0.00  
    6:42:18 2517128.0      0.67   23855.7       0.0                              0.0000      0.00  
    6:42:29 2516898.5      0.67   23852.1       0.0                              0.0000      0.00  
    6:42:54 2516398.0      0.67   23813.0       0.0                              0.0000      0.00  
    6:43:10 2515409.5      0.67   23809.8       0.0                              0.0000      0.00  
    6:43:22 2514571.5      0.67   23802.4       0.0                              0.0000      0.00  
    6:43:32 2513678.5      0.67   23806.1       0.0                              0.0000      0.00  
    6:43:40 2512845.5      0.67   23681.3       0.0                              0.0000      0.00  
    6:43:55 2512260.0      0.67   23628.3       0.0                              0.0000      0.00  
    6:44:09 2511673.5      0.67   23687.5       0.0                              0.0000      0.00  
    6:44:18 2511361.0      0.67   23699.4       0.0                              0.0000      0.00  
    6:44:26 2510927.0      0.67   23750.6       0.0                              0.0000      0.00  
    6:44:38 2510232.0      0.67   23711.1       0.0                              0.0000      0.00  
    6:45:37 2509606.0      0.67   23701.7       0.0                              0.0000      0.00  
    6:45:38 2509602.5      0.67   23701.7       0.0                              0.0000      0.00  
    6:45:40 2509602.5      0.67   23701.7       0.0                              0.0000      0.00  
    6:45:41 2509599.5      0.67   23701.5       0.0                              0.0000      0.00  
    6:45:43 2509580.5      0.67   23700.1       0.0                              0.0000      0.00  
    6:45:45 2509571.5      0.67   23697.9       0.0                              0.0000      0.00  
    6:45:47 2509564.5      0.67   23693.9       0.0                              0.0000      0.00  
    6:45:48 2509537.0      0.67   23681.5       0.0                              0.0000      0.00  
    6:45:50 2509516.5      0.67   23673.1       0.0                              0.0000      0.00  
    6:45:53 2509469.0      0.67   23661.1       0.0                              0.0000      0.00  
    6:45:56 2509454.0      0.67   23649.7       0.0                              0.0000      0.00  
    6:45:58 2509401.0      0.67   23629.1       0.0                              0.0000      0.00  
    6:46:00 2509380.5      0.67   23623.0       0.0                              0.0000      0.00  
    6:46:01 2509358.0      0.67   23616.8       0.0                              0.0000      0.00  
    6:46:03 2509219.0      0.67   23600.3       0.0                              0.0000      0.00  
    6:46:04 2508999.5      0.67   23594.4       0.0                              0.0000      0.00  
    6:46:05 2508966.5      0.67   23589.1       0.0                              0.0000      0.00  
    6:46:07 2508658.5      0.67   23590.6       0.0                              0.0000      0.00  
    6:46:08 2508647.5      0.67   23590.3       0.0                              0.0000      0.00  
    6:46:09 2508361.5      0.67   23589.2       0.0                              0.0000      0.00  
    6:46:10 2508297.0      0.67   23587.2       0.0                              0.0000      0.00  
    6:46:12 2508162.5      0.67   23585.2       0.0                              0.0000      0.00  
    6:46:17 2508106.0      0.67   23581.6       0.0                              0.0000      0.00  
    6:46:40 2511564.5      0.65   23622.8       3.6                              0.0000      0.00  
    6:46:46 2511458.0      0.65   23616.4       3.6                              0.0000      0.00  
    6:46:51 2511296.5      0.65   23610.4       3.6                              0.0000      0.00  
    6:46:56 2511290.0      0.65   23599.8       3.6                              0.0000      0.00  
    6:47:01 2511243.5      0.65   23567.4       3.6                              0.0000      0.00  
    6:47:07 2511357.5      0.65   23560.1       3.6                              0.0000      0.00  
    6:47:12 2511415.0      0.65   23538.6       3.6                              0.0000      0.00  
    6:47:18 2511584.5      0.65   23471.0       3.6                              0.0000      0.00  
    6:47:24 2511652.0      0.65   23412.2       3.6                              0.0000      0.00  
    6:47:30 2511498.5      0.65   23409.1       3.6                              0.0000      0.00  
    6:47:31 2511560.5      0.64   23409.1       3.6                              0.0000      0.00  
    6:49:01 2507111.5      0.64   22973.8       3.6                              0.0000      0.00  
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fft' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'stage6/reset': 4553 load(s), 1 driver(s), 1 inout(s)
     Net 'stage7/bfly4/d3/CLK': 192661 load(s), 1 driver(s), 1 inout(s)
Information: Building the design 'state_machine' instantiated from design 'fft' with
	the parameters "|((E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%))". (HDL-193)
Warning: Cannot find the design 'state_machine' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'state_machine' in 'fft'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
create_clock clk -name clk -period 3.0
Information: Building the design 'state_machine' instantiated from design 'fft' with
	the parameters "|((E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(E%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(X%)(E%)(E%)(E%)(E%))". (HDL-193)
Warning: Cannot find the design 'state_machine' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'state_machine' in 'fft'. (LINK-5)
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
update_timing
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'fft' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 5
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : fft
Version: K-2015.06-SP5-1
Date   : Fri May 11 21:34:48 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: stage5/bfly1/d2/mult_x_1/clk_r_REG172_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage5/bfly1/d2/mult_x_1/clk_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage5/bfly1/d2/mult_x_1/clk_r_REG172_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  stage5/bfly1/d2/mult_x_1/clk_r_REG172_S1/Q (CFD1QX4)
                                                          0.32       0.32 r
  stage5/bfly1/d2/U467/Z (CENX1)                          0.17       0.49 r
  stage5/bfly1/d2/U846/Z (COND2X1)                        0.15       0.64 f
  stage5/bfly1/d2/U859/CO (CFA1X1)                        0.30       0.94 f
  stage5/bfly1/d2/U858/CO (CFA1X1)                        0.28       1.22 f
  stage5/bfly1/d2/U848/S (CFA1X1)                         0.37       1.59 r
  stage5/bfly1/d2/U857/S (CFA1X1)                         0.36       1.95 f
  stage5/bfly1/d2/U519/Z (CNR2X2)                         0.10       2.05 r
  stage5/bfly1/d2/U579/Z (COND1X2)                        0.08       2.13 f
  stage5/bfly1/d2/U536/Z (CIVX2)                          0.05       2.18 r
  stage5/bfly1/d2/U355/Z (CND2X2)                         0.07       2.25 f
  stage5/bfly1/d2/U544/Z (CANR1X1)                        0.09       2.33 r
  stage5/bfly1/d2/U528/Z (COND1X1)                        0.09       2.42 f
  stage5/bfly1/d2/mult_x_1/clk_r_REG5_S2/D (CFD1QX2)      0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  stage5/bfly1/d2/mult_x_1/clk_r_REG5_S2/CP (CFD1QX2)     0.00       2.75 r
  library setup time                                     -0.22       2.53
  data required time                                                 2.53
  --------------------------------------------------------------------------
  data required time                                                 2.53
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: stage6/bfly1/d2/mult_x_1/clk_r_REG104_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage6/bfly1/d2/mult_x_1/clk_r_REG3_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage6/bfly1/d2/mult_x_1/clk_r_REG104_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  stage6/bfly1/d2/mult_x_1/clk_r_REG104_S1/Q (CFD1QX4)
                                                          0.32       0.32 f
  stage6/bfly1/d2/U485/Z (CENX2)                          0.14       0.47 f
  stage6/bfly1/d2/U489/Z (COND2X2)                        0.14       0.61 r
  stage6/bfly1/d2/U897/S (CFA1X1)                         0.38       0.98 f
  stage6/bfly1/d2/U909/CO (CFA1X1)                        0.28       1.26 f
  stage6/bfly1/d2/U1049/S (CFA1X1)                        0.41       1.67 r
  stage6/bfly1/d2/U224/Z (CEO3X2)                         0.23       1.90 f
  stage6/bfly1/d2/U675/Z (CND2X2)                         0.05       1.96 r
  stage6/bfly1/d2/U674/Z (CIVX2)                          0.05       2.00 f
  stage6/bfly1/d2/U386/Z (CANR1X2)                        0.12       2.12 r
  stage6/bfly1/d2/U345/Z (COND1X1)                        0.09       2.21 f
  stage6/bfly1/d2/U657/Z (CANR1X1)                        0.11       2.32 r
  stage6/bfly1/d2/U122/Z (COND1XL)                        0.10       2.42 f
  stage6/bfly1/d2/mult_x_1/clk_r_REG3_S2/D (CFD1QX2)      0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  stage6/bfly1/d2/mult_x_1/clk_r_REG3_S2/CP (CFD1QX2)     0.00       2.75 r
  library setup time                                     -0.22       2.53
  data required time                                                 2.53
  --------------------------------------------------------------------------
  data required time                                                 2.53
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: stage7/bfly1/d3/mult_x_1/clk_r_REG165_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage7/bfly1/d3/mult_x_1/clk_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage7/bfly1/d3/mult_x_1/clk_r_REG165_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  stage7/bfly1/d3/mult_x_1/clk_r_REG165_S1/Q (CFD1QX4)
                                                          0.31       0.31 f
  stage7/bfly1/d3/U502/Z (CENX2)                          0.13       0.44 f
  stage7/bfly1/d3/U908/Z (COND2X1)                        0.15       0.59 r
  stage7/bfly1/d3/U916/S (CHA1X1)                         0.25       0.84 f
  stage7/bfly1/d3/U987/CO (CFA1X1)                        0.25       1.09 f
  stage7/bfly1/d3/U1001/S (CFA1X1)                        0.37       1.46 r
  stage7/bfly1/d3/U1003/S (CFA1X1)                        0.36       1.82 f
  stage7/bfly1/d3/U491/Z (CNR2X2)                         0.10       1.91 r
  stage7/bfly1/d3/U113/Z (CNR2X2)                         0.06       1.98 f
  stage7/bfly1/d3/U112/Z (CND2X2)                         0.05       2.03 r
  stage7/bfly1/d3/U358/Z (CND2X2)                         0.07       2.10 f
  stage7/bfly1/d3/U357/Z (CND2X2)                         0.05       2.15 r
  stage7/bfly1/d3/U409/Z (CND2X2)                         0.07       2.22 f
  stage7/bfly1/d3/U408/Z (CND2X2)                         0.05       2.26 r
  stage7/bfly1/d3/U499/Z (CND2X2)                         0.06       2.33 f
  stage7/bfly1/d3/U498/Z (CND2X2)                         0.04       2.37 r
  stage7/bfly1/d3/U574/Z (CND2X1)                         0.06       2.42 f
  stage7/bfly1/d3/mult_x_1/clk_r_REG5_S2/D (CFD1QX2)      0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  stage7/bfly1/d3/mult_x_1/clk_r_REG5_S2/CP (CFD1QX2)     0.00       2.75 r
  library setup time                                     -0.22       2.53
  data required time                                                 2.53
  --------------------------------------------------------------------------
  data required time                                                 2.53
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: stage6/bfly1/d3/mult_x_1/clk_r_REG81_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage6/bfly1/d3/mult_x_1/clk_r_REG51_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage6/bfly1/d3/mult_x_1/clk_r_REG81_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  stage6/bfly1/d3/mult_x_1/clk_r_REG81_S1/Q (CFD1QX4)     0.32       0.32 r
  stage6/bfly1/d3/U209/Z (CENX2)                          0.15       0.47 r
  stage6/bfly1/d3/U723/Z (COND2X1)                        0.14       0.61 f
  stage6/bfly1/d3/U751/CO (CFA1X1)                        0.28       0.89 f
  stage6/bfly1/d3/U742/S (CFA1X1)                         0.37       1.26 r
  stage6/bfly1/d3/U750/S (CFA1X1)                         0.34       1.60 f
  stage6/bfly1/d3/U761/S (CFA1X1)                         0.38       1.98 r
  stage6/bfly1/d3/U208/Z (CND2X2)                         0.08       2.06 f
  stage6/bfly1/d3/U207/Z (CND2X2)                         0.05       2.10 r
  stage6/bfly1/d3/U206/Z (CND2X2)                         0.06       2.17 f
  stage6/bfly1/d3/U133/Z (COND1X2)                        0.07       2.24 r
  stage6/bfly1/d3/U422/Z (CANR1X1)                        0.08       2.32 f
  stage6/bfly1/d3/U926/Z (COND1XL)                        0.11       2.43 r
  stage6/bfly1/d3/mult_x_1/clk_r_REG51_S2/D (CFD1QX2)     0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  stage6/bfly1/d3/mult_x_1/clk_r_REG51_S2/CP (CFD1QX2)
                                                          0.00       2.75 r
  library setup time                                     -0.21       2.54
  data required time                                                 2.54
  --------------------------------------------------------------------------
  data required time                                                 2.54
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: stage4/bfly1/d3/mult_x_1/clk_r_REG105_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage4/bfly1/d3/mult_x_1/clk_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage4/bfly1/d3/mult_x_1/clk_r_REG105_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  stage4/bfly1/d3/mult_x_1/clk_r_REG105_S1/Q (CFD1QX4)
                                                          0.30       0.30 r
  stage4/bfly1/d3/U316/Z (CENX2)                          0.14       0.44 r
  stage4/bfly1/d3/U315/Z (COND2X2)                        0.12       0.56 f
  stage4/bfly1/d3/U908/CO (CFA1X1)                        0.29       0.84 f
  stage4/bfly1/d3/U1017/CO (CFA1X1)                       0.29       1.14 f
  stage4/bfly1/d3/U1015/S (CFA1X1)                        0.40       1.54 r
  stage4/bfly1/d3/U1024/S (CFA1X1)                        0.36       1.90 f
  stage4/bfly1/d3/U365/Z (CNR2X2)                         0.10       2.00 r
  stage4/bfly1/d3/U277/Z (CND2X2)                         0.08       2.08 f
  stage4/bfly1/d3/U364/Z (CND2X2)                         0.05       2.13 r
  stage4/bfly1/d3/U563/Z (COND1X1)                        0.07       2.20 f
  stage4/bfly1/d3/U612/Z (CANR1X1)                        0.13       2.33 r
  stage4/bfly1/d3/U580/Z (COND1X1)                        0.09       2.42 f
  stage4/bfly1/d3/mult_x_1/clk_r_REG5_S2/D (CFD1QX2)      0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  stage4/bfly1/d3/mult_x_1/clk_r_REG5_S2/CP (CFD1QX2)     0.00       2.75 r
  library setup time                                     -0.22       2.53
  data required time                                                 2.53
  --------------------------------------------------------------------------
  data required time                                                 2.53
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
write -hierarchy -format verilog -output fft_gates.v
Warning: Design 'fft' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/010754159@SJSUAD.SJSU.EDU/EE287/project/fft_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 160 nets to module state_machine_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 320 nets to module state_machine_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 184 nets to module state_machine_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 168 nets to module state_machine_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 168 nets to module state_machine_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 168 nets to module state_machine_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 268 nets to module fft using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
