{
  "Top": "simple_threshold",
  "RtlTop": "simple_threshold",
  "RtlPrefix": "",
  "RtlSubPrefix": "simple_threshold_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "top_bid": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<order, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "top_bid",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "top_ask": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<order, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "top_ask",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "incoming_time": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "incoming_time",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "incoming_meta": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<metadata, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "incoming_meta",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outgoing_order": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<order, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "outgoing_order",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "outgoing_time": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "outgoing_time",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "outgoing_meta": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<metadata, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "outgoing_meta",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "simple_threshold"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "5",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "simple_threshold",
    "Version": "1.0",
    "DisplayName": "Simple_threshold",
    "Revision": "2114104233",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_simple_threshold_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/threshold_src\/simpleThreshold.hpp",
      "..\/..\/threshold_src\/simpleThreshold.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/simple_threshold_regslice_both.vhd",
      "impl\/vhdl\/simple_threshold.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/simple_threshold_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/simple_threshold_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/simple_threshold_regslice_both.v",
      "impl\/verilog\/simple_threshold.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/simple_threshold.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "top_bid:top_ask:incoming_time:incoming_meta:outgoing_order:outgoing_time:outgoing_meta",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "top_bid": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "96",
      "portPrefix": "top_bid_",
      "ports": [
        "top_bid_TDATA",
        "top_bid_TREADY",
        "top_bid_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "top_bid"
        }]
    },
    "top_ask": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "top_ask_",
      "ports": [
        "top_ask_TDATA",
        "top_ask_TREADY",
        "top_ask_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "top_ask"
        }]
    },
    "incoming_time": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "incoming_time_",
      "ports": [
        "incoming_time_TDATA",
        "incoming_time_TREADY",
        "incoming_time_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "incoming_time"
        }]
    },
    "incoming_meta": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "96",
      "portPrefix": "incoming_meta_",
      "ports": [
        "incoming_meta_TDATA",
        "incoming_meta_TREADY",
        "incoming_meta_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "incoming_meta"
        }]
    },
    "outgoing_order": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "outgoing_order_",
      "ports": [
        "outgoing_order_TDATA",
        "outgoing_order_TREADY",
        "outgoing_order_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "outgoing_order"
        }]
    },
    "outgoing_time": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "outgoing_time_",
      "ports": [
        "outgoing_time_TDATA",
        "outgoing_time_TREADY",
        "outgoing_time_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "outgoing_time"
        }]
    },
    "outgoing_meta": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "96",
      "portPrefix": "outgoing_meta_",
      "ports": [
        "outgoing_meta_TDATA",
        "outgoing_meta_TREADY",
        "outgoing_meta_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "outgoing_meta"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "top_bid_TDATA": {
      "dir": "in",
      "width": "96"
    },
    "top_bid_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "top_bid_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "top_ask_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "top_ask_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "top_ask_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "incoming_time_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "incoming_time_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "incoming_time_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "incoming_meta_TDATA": {
      "dir": "in",
      "width": "96"
    },
    "incoming_meta_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "incoming_meta_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "outgoing_order_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "outgoing_order_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outgoing_order_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outgoing_time_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "outgoing_time_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outgoing_time_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outgoing_meta_TDATA": {
      "dir": "out",
      "width": "96"
    },
    "outgoing_meta_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outgoing_meta_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "simple_threshold",
      "BindInstances": "icmp_ln60_fu_169_p2 icmp_ln65_fu_179_p2"
    },
    "Info": {"simple_threshold": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"simple_threshold": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "8",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "FF": "182",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "234",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-29 09:33:38 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
