{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543923168563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543923168564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 14:32:48 2018 " "Processing started: Tue Dec 04 14:32:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543923168564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543923168564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543923168564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1543923169307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec.v 1 1 " "Found 1 design units, including 1 entities, in source file sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec " "Found entity 1: sec" {  } { { "sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_m.v 1 1 " "Found 1 design units, including 1 entities, in source file out_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_m " "Found entity 1: out_m" {  } { { "out_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/out_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_l.v 1 1 " "Found 1 design units, including 1 entities, in source file out_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_l " "Found entity 1: out_l" {  } { { "out_l.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/out_l.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_split.v 1 1 " "Found 1 design units, including 1 entities, in source file num_split.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_split " "Found entity 1: num_split" {  } { { "num_split.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutes.v 1 1 " "Found 1 design units, including 1 entities, in source file minutes.v" { { "Info" "ISGN_ENTITY_NAME" "1 minutes " "Found entity 1: minutes" {  } { { "minutes.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/minutes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file mil_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil_sec " "Found entity 1: mil_sec" {  } { { "mil_sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 keeper " "Found entity 1: keeper" {  } { { "keeper.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/keeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file split_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_freq " "Found entity 1: split_freq" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/split_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.v 1 1 " "Found 1 design units, including 1 entities, in source file parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_split_m.v 1 1 " "Found 1 design units, including 1 entities, in source file num_split_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_split_m " "Found entity 1: num_split_m" {  } { { "num_split_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil_sec_for_min.v 1 1 " "Found 1 design units, including 1 entities, in source file mil_sec_for_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil_sec_for_min " "Found entity 1: mil_sec_for_min" {  } { { "mil_sec_for_min.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec_for_min.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_for_min.v 1 1 " "Found 1 design units, including 1 entities, in source file sec_for_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_for_min " "Found entity 1: sec_for_min" {  } { { "sec_for_min.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/sec_for_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923169514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923169514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1543923169577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:inst12 " "Elaborating entity \"parser\" for hierarchy \"parser:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 664 848 1032 776 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(30) " "Verilog HDL assignment warning at parser.v(30): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169593 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(36) " "Verilog HDL assignment warning at parser.v(36): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169594 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(38) " "Verilog HDL assignment warning at parser.v(38): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169594 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(40) " "Verilog HDL assignment warning at parser.v(40): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169594 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(42) " "Verilog HDL assignment warning at parser.v(42): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169595 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(44) " "Verilog HDL assignment warning at parser.v(44): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169595 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(46) " "Verilog HDL assignment warning at parser.v(46): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169595 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(48) " "Verilog HDL assignment warning at parser.v(48): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169596 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(50) " "Verilog HDL assignment warning at parser.v(50): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169596 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(56) " "Verilog HDL assignment warning at parser.v(56): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169597 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(59) " "Verilog HDL assignment warning at parser.v(59): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169597 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(65) " "Verilog HDL assignment warning at parser.v(65): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169597 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(68) " "Verilog HDL assignment warning at parser.v(68): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169598 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(74) " "Verilog HDL assignment warning at parser.v(74): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169598 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(77) " "Verilog HDL assignment warning at parser.v(77): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169598 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(83) " "Verilog HDL assignment warning at parser.v(83): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169599 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(86) " "Verilog HDL assignment warning at parser.v(86): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169599 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(91) " "Verilog HDL assignment warning at parser.v(91): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169600 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(95) " "Verilog HDL assignment warning at parser.v(95): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169601 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(99) " "Verilog HDL assignment warning at parser.v(99): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169601 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "parser.v(101) " "Verilog HDL Case Statement warning at parser.v(101): case item expression never matches the case expression" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 101 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1 1543923169601 "|Block1|parser:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keeper keeper:inst10 " "Elaborating entity \"keeper\" for hierarchy \"keeper:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 664 584 760 776 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_freq split_freq:inst3 " "Elaborating entity \"split_freq\" for hierarchy \"split_freq:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 680 352 504 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 split_freq.v(24) " "Verilog HDL assignment warning at split_freq.v(24): truncated value with size 32 to match size of target (13)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/split_freq.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169626 "|block|split_freq:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 split_freq.v(65) " "Verilog HDL assignment warning at split_freq.v(65): truncated value with size 32 to match size of target (4)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/split_freq.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169626 "|block|split_freq:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_l out_l:inst7 " "Elaborating entity \"out_l\" for hierarchy \"out_l:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 80 1656 1824 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst13 " "Elaborating entity \"control\" for hierarchy \"control:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 280 1184 1400 456 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(46) " "Verilog HDL assignment warning at control.v(46): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169646 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(54) " "Verilog HDL assignment warning at control.v(54): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169647 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(62) " "Verilog HDL assignment warning at control.v(62): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169647 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(76) " "Verilog HDL assignment warning at control.v(76): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169648 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(78) " "Verilog HDL assignment warning at control.v(78): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169649 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(79) " "Verilog HDL assignment warning at control.v(79): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169649 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(84) " "Verilog HDL assignment warning at control.v(84): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169649 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(86) " "Verilog HDL assignment warning at control.v(86): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169649 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(87) " "Verilog HDL assignment warning at control.v(87): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169650 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(100) " "Verilog HDL assignment warning at control.v(100): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169650 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(102) " "Verilog HDL assignment warning at control.v(102): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169651 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(107) " "Verilog HDL assignment warning at control.v(107): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169651 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(109) " "Verilog HDL assignment warning at control.v(109): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169651 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(117) " "Verilog HDL assignment warning at control.v(117): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169652 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(119) " "Verilog HDL assignment warning at control.v(119): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169652 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(124) " "Verilog HDL assignment warning at control.v(124): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169652 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(126) " "Verilog HDL assignment warning at control.v(126): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169653 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(134) " "Verilog HDL assignment warning at control.v(134): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169653 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(136) " "Verilog HDL assignment warning at control.v(136): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169654 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(141) " "Verilog HDL assignment warning at control.v(141): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169654 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(143) " "Verilog HDL assignment warning at control.v(143): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169654 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(151) " "Verilog HDL assignment warning at control.v(151): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169655 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(153) " "Verilog HDL assignment warning at control.v(153): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169655 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(158) " "Verilog HDL assignment warning at control.v(158): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169655 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(160) " "Verilog HDL assignment warning at control.v(160): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169656 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(168) " "Verilog HDL assignment warning at control.v(168): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169656 "|Block1|control:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split_m num_split_m:inst11 " "Elaborating entity \"num_split_m\" for hierarchy \"num_split_m:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 176 840 1040 352 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split_m.v(28) " "Verilog HDL assignment warning at num_split_m.v(28): truncated value with size 32 to match size of target (4)" {  } { { "num_split_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split_m.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169683 "|Block1|num_split_m:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split_m.v(44) " "Verilog HDL assignment warning at num_split_m.v(44): truncated value with size 32 to match size of target (4)" {  } { { "num_split_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split_m.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169684 "|Block1|num_split_m:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split num_split:inst4 " "Elaborating entity \"num_split\" for hierarchy \"num_split:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 360 576 776 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split.v(25) " "Verilog HDL assignment warning at num_split.v(25): truncated value with size 32 to match size of target (4)" {  } { { "num_split.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169699 "|Block1|num_split:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split.v(41) " "Verilog HDL assignment warning at num_split.v(41): truncated value with size 32 to match size of target (4)" {  } { { "num_split.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169699 "|Block1|num_split:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec sec:inst1 " "Elaborating entity \"sec\" for hierarchy \"sec:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 200 312 496 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sec.v(30) " "Verilog HDL assignment warning at sec.v(30): truncated value with size 32 to match size of target (6)" {  } { { "sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/sec.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169714 "|Block1|sec:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mil_sec mil_sec:inst " "Elaborating entity \"mil_sec\" for hierarchy \"mil_sec:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 184 72 256 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mil_sec.v(31) " "Verilog HDL assignment warning at mil_sec.v(31): truncated value with size 32 to match size of target (10)" {  } { { "mil_sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169729 "|Block1|mil_sec:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil_sec.v(34) " "Verilog HDL assignment warning at mil_sec.v(34): truncated value with size 32 to match size of target (16)" {  } { { "mil_sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923169729 "|Block1|mil_sec:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_m out_m:inst9 " "Elaborating entity \"out_m\" for hierarchy \"out_m:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 240 1664 1832 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923169746 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "resett GND " "Pin \"resett\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 808 1056 1232 824 "resett" "" } { 840 1040 1144 856 "resett" "" } { 368 -168 16 384 "resett" "" } { 166 1157 1169 328 "resett" "" } { 110 765 784 256 "resett" "" } { 424 466 576 440 "resett" "" } { 88 1456 1608 112 "resett" "" } { 432 1576 1656 444 "resett" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1543923171388 "|Block1|resett"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1543923171388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1543923171846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1543923172076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1543923172076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1543923172179 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1543923172179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1543923172179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1543923172179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1543923172235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 14:32:52 2018 " "Processing ended: Tue Dec 04 14:32:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1543923172235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1543923172235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1543923172235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543923172235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543923173923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543923173925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 14:32:53 2018 " "Processing started: Tue Dec 04 14:32:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543923173925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543923173925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543923173925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1543923174234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1543923174260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1543923174309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1543923174309 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1543923174582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1543923175111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1543923175111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1543923175111 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1543923175111 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/" { { 0 { 0 ""} 0 746 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1543923175114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/" { { 0 { 0 ""} 0 747 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1543923175114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/" { { 0 { 0 ""} 0 748 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1543923175114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1543923175114 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 37 " "No exact pin location assignment(s) for 2 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reconfig_en " "Pin reconfig_en not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { reconfig_en } } } { "Block1.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 704 1080 1256 720 "reconfig_en" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reconfig_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1543923175227 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resett " "Pin resett not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { resett } } } { "Block1.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 808 1056 1232 824 "resett" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resett } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1543923175227 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1543923175227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1543923175364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1543923175364 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1543923175373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1543923175470 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Block1.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 96 -152 16 112 "clk" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1543923175470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1543923175597 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1543923175598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1543923175598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1543923175600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1543923175602 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1543923175603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1543923175603 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1543923175604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1543923175774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1543923175775 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1543923175775 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1543923175788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1543923175788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1543923175788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 39 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 5 31 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1543923175790 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1543923175790 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1543923175790 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1543923175821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1543923176721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1543923177189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1543923177220 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1543923180322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1543923180322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1543923180902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1543923182591 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1543923182591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1543923187627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1543923187630 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1543923187630 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1543923187652 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reconfig_en 0 " "Pin \"reconfig_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resett 0 " "Pin \"resett\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_l\[6\] 0 " "Pin \"min_l\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_l\[5\] 0 " "Pin \"min_l\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_l\[4\] 0 " "Pin \"min_l\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_l\[3\] 0 " "Pin \"min_l\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_l\[2\] 0 " "Pin \"min_l\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_l\[1\] 0 " "Pin \"min_l\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_l\[0\] 0 " "Pin \"min_l\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_m\[6\] 0 " "Pin \"min_m\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_m\[5\] 0 " "Pin \"min_m\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_m\[4\] 0 " "Pin \"min_m\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_m\[3\] 0 " "Pin \"min_m\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_m\[2\] 0 " "Pin \"min_m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_m\[1\] 0 " "Pin \"min_m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_m\[0\] 0 " "Pin \"min_m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_l\[6\] 0 " "Pin \"sec_l\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_l\[5\] 0 " "Pin \"sec_l\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_l\[4\] 0 " "Pin \"sec_l\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_l\[3\] 0 " "Pin \"sec_l\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_l\[2\] 0 " "Pin \"sec_l\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_l\[1\] 0 " "Pin \"sec_l\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_l\[0\] 0 " "Pin \"sec_l\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_m\[6\] 0 " "Pin \"sec_m\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_m\[5\] 0 " "Pin \"sec_m\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_m\[4\] 0 " "Pin \"sec_m\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_m\[3\] 0 " "Pin \"sec_m\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_m\[2\] 0 " "Pin \"sec_m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_m\[1\] 0 " "Pin \"sec_m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_m\[0\] 0 " "Pin \"sec_m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1543923187678 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1543923187678 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1543923187900 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1543923188089 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1543923188335 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1543923188947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/output_files/UART.fit.smsg " "Generated suppressed messages file D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/output_files/UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1543923189226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1543923189505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 14:33:09 2018 " "Processing ended: Tue Dec 04 14:33:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1543923189505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1543923189505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1543923189505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543923189505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543923191263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543923191264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 14:33:10 2018 " "Processing started: Tue Dec 04 14:33:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543923191264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543923191264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543923191264 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1543923192722 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1543923192767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1543923193395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 14:33:13 2018 " "Processing ended: Tue Dec 04 14:33:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1543923193395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1543923193395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1543923193395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543923193395 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1543923194027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543923195394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543923195397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 14:33:14 2018 " "Processing started: Tue Dec 04 14:33:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543923195397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543923195397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART -c UART " "Command: quartus_sta UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543923195397 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1543923195558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1543923195939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1543923195991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1543923195991 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1543923196183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1543923196184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1543923196187 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1543923196187 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1543923196195 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1543923196215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1543923196317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.129 " "Worst-case setup slack is -4.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.129      -430.918 clk  " "   -4.129      -430.918 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1543923196326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1543923196366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1543923196406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1543923196445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -238.699 clk  " "   -1.631      -238.699 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1543923196456 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1543923196828 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1543923196830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1543923196894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.942 " "Worst-case setup slack is -0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942       -72.059 clk  " "   -0.942       -72.059 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1543923196904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1543923196937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1543923196963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1543923196994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -195.380 clk  " "   -1.380      -195.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1543923196998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1543923196998 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1543923197354 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1543923197381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1543923197381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1543923197455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 14:33:17 2018 " "Processing ended: Tue Dec 04 14:33:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1543923197455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1543923197455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1543923197455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543923197455 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543923198118 ""}
