<stg><name>Matrix_Vector_Activa</name>


<trans_list>

<trans id="529" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %accu_0_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_0_V_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %accu_1_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_1_V_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %accu_2_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_2_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %accu_3_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_3_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %accu_4_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_4_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %accu_5_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_5_V_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %accu_6_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_6_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %accu_7_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_7_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:8  %accu_8_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_8_V_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:9  %accu_9_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_9_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %accu_10_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_10_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %accu_11_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_11_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
entry:12  %accu_12_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_12_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
entry:13  %accu_13_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_13_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
entry:14  %accu_14_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_14_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
entry:15  %accu_15_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_15_V_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
entry:16  %accu_16_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_16_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
entry:17  %accu_17_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_17_V_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
entry:18  %accu_18_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_18_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
entry:19  %accu_19_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_19_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
entry:20  %accu_20_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_20_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
entry:21  %accu_21_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_21_V_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
entry:22  %accu_22_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_22_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
entry:23  %accu_23_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_23_V_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
entry:24  %accu_24_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_24_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
entry:25  %accu_25_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_25_V_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
entry:26  %accu_26_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_26_V_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
entry:27  %accu_27_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_27_V_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
entry:28  %accu_28_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_28_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
entry:29  %accu_29_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_29_V_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
entry:30  %accu_30_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_30_V_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
entry:31  %accu_31_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_31_V_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:32  %sf_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:33  %nf_0_i = alloca i32

]]></Node>
<StgValue><ssdm name="nf_0_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:34  %cntr_2 = alloca i32

]]></Node>
<StgValue><ssdm name="cntr_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i3* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  %empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37  %reps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:38  %neust_0_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_0_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:39  %neust_1_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_1_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:40  %neust_2_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_2_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:41  %neust_3_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_3_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:42  %neust_4_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_4_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:43  %neust_5_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_5_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:44  %neust_6_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_6_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:45  %neust_7_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_7_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:46  %neust_8_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_8_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:47  %neust_9_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_9_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:48  %neust_10_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_10_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:49  %neust_11_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_11_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:50  %neust_12_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_12_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:51  %neust_13_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_13_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:52  %neust_14_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_14_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:53  %neust_15_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_15_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:54  %neust_16_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_16_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:55  %neust_17_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_17_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:56  %neust_18_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_18_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:57  %neust_19_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_19_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:58  %neust_20_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_20_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:59  %neust_21_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_21_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:60  %neust_22_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_22_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
entry:61  %neust_23_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_23_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:62  %neust_24_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_24_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
entry:63  %neust_25_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_25_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
entry:64  %neust_26_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_26_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
entry:65  %neust_27_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_27_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:66  %neust_28_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_28_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
entry:67  %neust_29_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_29_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
entry:68  %neust_30_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_30_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
entry:69  %neust_31_V = alloca [100 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_31_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70  store i32 0, i32* %cntr_2

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71  store i32 0, i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
entry:73  br label %0

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %entry ], [ %i, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln147 = icmp eq i32 %i_0_i, %reps_read

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln147, label %"Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, 5, 3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, 5, 3, 0> >, ap_resource_dsp>.exit", label %hls_label_3_begin

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:0  %nf_0_i_load_1 = load i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="nf_0_i_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln148"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:3  %icmp_ln150 = icmp eq i32 %nf_0_i_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3_begin:4  br i1 %icmp_ln150, label %branch0.i, label %branch1.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch1.i_ifconv:32  %sf_1_load = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch1.i_ifconv:33  %cntr_2_load = load i32* %cntr_2

]]></Node>
<StgValue><ssdm name="cntr_2_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.i_ifconv:34  %icmp_ln165 = icmp eq i32 %sf_1_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
branch1.i_ifconv:35  %zext_ln169 = zext i32 %cntr_2_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:36  %neust_0_V_addr = getelementptr [100 x i16]* %neust_0_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_0_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:37  %neust_0_V_load = load i16* %neust_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_0_V_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:41  %neust_1_V_addr = getelementptr [100 x i16]* %neust_1_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_1_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:42  %neust_1_V_load = load i16* %neust_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_1_V_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:46  %neust_2_V_addr = getelementptr [100 x i16]* %neust_2_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_2_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:47  %neust_2_V_load = load i16* %neust_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_2_V_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:51  %neust_3_V_addr = getelementptr [100 x i16]* %neust_3_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_3_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:52  %neust_3_V_load = load i16* %neust_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_3_V_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:56  %neust_4_V_addr = getelementptr [100 x i16]* %neust_4_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_4_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:57  %neust_4_V_load = load i16* %neust_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_4_V_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:61  %neust_5_V_addr = getelementptr [100 x i16]* %neust_5_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_5_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:62  %neust_5_V_load = load i16* %neust_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_5_V_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:66  %neust_6_V_addr = getelementptr [100 x i16]* %neust_6_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_6_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:67  %neust_6_V_load = load i16* %neust_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_6_V_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:71  %neust_7_V_addr = getelementptr [100 x i16]* %neust_7_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_7_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:72  %neust_7_V_load = load i16* %neust_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_7_V_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:76  %neust_8_V_addr = getelementptr [100 x i16]* %neust_8_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_8_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:77  %neust_8_V_load = load i16* %neust_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_8_V_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:81  %neust_9_V_addr = getelementptr [100 x i16]* %neust_9_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_9_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:82  %neust_9_V_load = load i16* %neust_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_9_V_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:86  %neust_10_V_addr = getelementptr [100 x i16]* %neust_10_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_10_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:87  %neust_10_V_load = load i16* %neust_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_10_V_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:91  %neust_11_V_addr = getelementptr [100 x i16]* %neust_11_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_11_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:92  %neust_11_V_load = load i16* %neust_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_11_V_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:96  %neust_12_V_addr = getelementptr [100 x i16]* %neust_12_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_12_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:97  %neust_12_V_load = load i16* %neust_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_12_V_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:101  %neust_13_V_addr = getelementptr [100 x i16]* %neust_13_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_13_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:102  %neust_13_V_load = load i16* %neust_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_13_V_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:106  %neust_14_V_addr = getelementptr [100 x i16]* %neust_14_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_14_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:107  %neust_14_V_load = load i16* %neust_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_14_V_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:111  %neust_15_V_addr = getelementptr [100 x i16]* %neust_15_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_15_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:112  %neust_15_V_load = load i16* %neust_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_15_V_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:116  %neust_16_V_addr = getelementptr [100 x i16]* %neust_16_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_16_V_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:117  %neust_16_V_load = load i16* %neust_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_16_V_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:121  %neust_17_V_addr = getelementptr [100 x i16]* %neust_17_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_17_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:122  %neust_17_V_load = load i16* %neust_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_17_V_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:126  %neust_18_V_addr = getelementptr [100 x i16]* %neust_18_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_18_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:127  %neust_18_V_load = load i16* %neust_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_18_V_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:131  %neust_19_V_addr = getelementptr [100 x i16]* %neust_19_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_19_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:132  %neust_19_V_load = load i16* %neust_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_19_V_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:136  %neust_20_V_addr = getelementptr [100 x i16]* %neust_20_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_20_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:137  %neust_20_V_load = load i16* %neust_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_20_V_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:141  %neust_21_V_addr = getelementptr [100 x i16]* %neust_21_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_21_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:142  %neust_21_V_load = load i16* %neust_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_21_V_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:146  %neust_22_V_addr = getelementptr [100 x i16]* %neust_22_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_22_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:147  %neust_22_V_load = load i16* %neust_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_22_V_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:151  %neust_23_V_addr = getelementptr [100 x i16]* %neust_23_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_23_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:152  %neust_23_V_load = load i16* %neust_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_23_V_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:156  %neust_24_V_addr = getelementptr [100 x i16]* %neust_24_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_24_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:157  %neust_24_V_load = load i16* %neust_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_24_V_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:161  %neust_25_V_addr = getelementptr [100 x i16]* %neust_25_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_25_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:162  %neust_25_V_load = load i16* %neust_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_25_V_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:166  %neust_26_V_addr = getelementptr [100 x i16]* %neust_26_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_26_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:167  %neust_26_V_load = load i16* %neust_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_26_V_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:171  %neust_27_V_addr = getelementptr [100 x i16]* %neust_27_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_27_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:172  %neust_27_V_load = load i16* %neust_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_27_V_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:176  %neust_28_V_addr = getelementptr [100 x i16]* %neust_28_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_28_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:177  %neust_28_V_load = load i16* %neust_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_28_V_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:181  %neust_29_V_addr = getelementptr [100 x i16]* %neust_29_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_29_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:182  %neust_29_V_load = load i16* %neust_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_29_V_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:186  %neust_30_V_addr = getelementptr [100 x i16]* %neust_30_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_30_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:187  %neust_30_V_load = load i16* %neust_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_30_V_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:191  %neust_31_V_addr = getelementptr [100 x i16]* %neust_31_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_31_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:192  %neust_31_V_load = load i16* %neust_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_31_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="156" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0.i:0  %tmp_V_0 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:1  br label %branch1.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:0  %accu_0_V_2_load = load i16* %accu_0_V_2

]]></Node>
<StgValue><ssdm name="accu_0_V_2_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:1  %accu_1_V_2_load = load i16* %accu_1_V_2

]]></Node>
<StgValue><ssdm name="accu_1_V_2_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:2  %accu_2_V_2_load = load i16* %accu_2_V_2

]]></Node>
<StgValue><ssdm name="accu_2_V_2_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:3  %accu_3_V_2_load = load i16* %accu_3_V_2

]]></Node>
<StgValue><ssdm name="accu_3_V_2_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:4  %accu_4_V_2_load = load i16* %accu_4_V_2

]]></Node>
<StgValue><ssdm name="accu_4_V_2_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:5  %accu_5_V_2_load = load i16* %accu_5_V_2

]]></Node>
<StgValue><ssdm name="accu_5_V_2_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:6  %accu_6_V_2_load = load i16* %accu_6_V_2

]]></Node>
<StgValue><ssdm name="accu_6_V_2_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:7  %accu_7_V_2_load = load i16* %accu_7_V_2

]]></Node>
<StgValue><ssdm name="accu_7_V_2_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:8  %accu_8_V_2_load = load i16* %accu_8_V_2

]]></Node>
<StgValue><ssdm name="accu_8_V_2_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:9  %accu_9_V_2_load = load i16* %accu_9_V_2

]]></Node>
<StgValue><ssdm name="accu_9_V_2_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:10  %accu_10_V_2_load = load i16* %accu_10_V_2

]]></Node>
<StgValue><ssdm name="accu_10_V_2_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:11  %accu_11_V_2_load = load i16* %accu_11_V_2

]]></Node>
<StgValue><ssdm name="accu_11_V_2_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:12  %accu_12_V_2_load = load i16* %accu_12_V_2

]]></Node>
<StgValue><ssdm name="accu_12_V_2_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:13  %accu_13_V_2_load = load i16* %accu_13_V_2

]]></Node>
<StgValue><ssdm name="accu_13_V_2_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:14  %accu_14_V_2_load = load i16* %accu_14_V_2

]]></Node>
<StgValue><ssdm name="accu_14_V_2_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:15  %accu_15_V_2_load = load i16* %accu_15_V_2

]]></Node>
<StgValue><ssdm name="accu_15_V_2_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:16  %accu_16_V_2_load = load i16* %accu_16_V_2

]]></Node>
<StgValue><ssdm name="accu_16_V_2_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:17  %accu_17_V_2_load = load i16* %accu_17_V_2

]]></Node>
<StgValue><ssdm name="accu_17_V_2_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:18  %accu_18_V_2_load = load i16* %accu_18_V_2

]]></Node>
<StgValue><ssdm name="accu_18_V_2_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:19  %accu_19_V_2_load = load i16* %accu_19_V_2

]]></Node>
<StgValue><ssdm name="accu_19_V_2_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:20  %accu_20_V_2_load = load i16* %accu_20_V_2

]]></Node>
<StgValue><ssdm name="accu_20_V_2_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:21  %accu_21_V_2_load = load i16* %accu_21_V_2

]]></Node>
<StgValue><ssdm name="accu_21_V_2_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:22  %accu_22_V_2_load = load i16* %accu_22_V_2

]]></Node>
<StgValue><ssdm name="accu_22_V_2_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:23  %accu_23_V_2_load = load i16* %accu_23_V_2

]]></Node>
<StgValue><ssdm name="accu_23_V_2_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:24  %accu_24_V_2_load = load i16* %accu_24_V_2

]]></Node>
<StgValue><ssdm name="accu_24_V_2_load"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:25  %accu_25_V_2_load = load i16* %accu_25_V_2

]]></Node>
<StgValue><ssdm name="accu_25_V_2_load"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:26  %accu_26_V_2_load = load i16* %accu_26_V_2

]]></Node>
<StgValue><ssdm name="accu_26_V_2_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:27  %accu_27_V_2_load = load i16* %accu_27_V_2

]]></Node>
<StgValue><ssdm name="accu_27_V_2_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:28  %accu_28_V_2_load = load i16* %accu_28_V_2

]]></Node>
<StgValue><ssdm name="accu_28_V_2_load"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:29  %accu_29_V_2_load = load i16* %accu_29_V_2

]]></Node>
<StgValue><ssdm name="accu_29_V_2_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:30  %accu_30_V_2_load = load i16* %accu_30_V_2

]]></Node>
<StgValue><ssdm name="accu_30_V_2_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:31  %accu_31_V_2_load = load i16* %accu_31_V_2

]]></Node>
<StgValue><ssdm name="accu_31_V_2_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:37  %neust_0_V_load = load i16* %neust_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_0_V_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:38  %trunc_ln1333_1 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_0_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:39  %sext_ln1333 = sext i12 %trunc_ln1333_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:40  %accu_0_V = sub i16 %neust_0_V_load, %sext_ln1333

]]></Node>
<StgValue><ssdm name="accu_0_V"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:42  %neust_1_V_load = load i16* %neust_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_1_V_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:43  %trunc_ln1333_3 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_1_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:44  %sext_ln1333_1 = sext i12 %trunc_ln1333_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:45  %accu_1_V = sub i16 %neust_1_V_load, %sext_ln1333_1

]]></Node>
<StgValue><ssdm name="accu_1_V"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:47  %neust_2_V_load = load i16* %neust_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_2_V_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:48  %trunc_ln1333_5 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_2_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:49  %sext_ln1333_2 = sext i12 %trunc_ln1333_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:50  %accu_2_V = sub i16 %neust_2_V_load, %sext_ln1333_2

]]></Node>
<StgValue><ssdm name="accu_2_V"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:52  %neust_3_V_load = load i16* %neust_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_3_V_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:53  %trunc_ln1333_7 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_3_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_7"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:54  %sext_ln1333_3 = sext i12 %trunc_ln1333_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_3"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:55  %accu_3_V = sub i16 %neust_3_V_load, %sext_ln1333_3

]]></Node>
<StgValue><ssdm name="accu_3_V"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:57  %neust_4_V_load = load i16* %neust_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_4_V_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:58  %trunc_ln1333_9 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_4_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_9"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:59  %sext_ln1333_4 = sext i12 %trunc_ln1333_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_4"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:60  %accu_4_V = sub i16 %neust_4_V_load, %sext_ln1333_4

]]></Node>
<StgValue><ssdm name="accu_4_V"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:62  %neust_5_V_load = load i16* %neust_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_5_V_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:63  %trunc_ln1333_s = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_5_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_s"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:64  %sext_ln1333_5 = sext i12 %trunc_ln1333_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_5"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:65  %accu_5_V = sub i16 %neust_5_V_load, %sext_ln1333_5

]]></Node>
<StgValue><ssdm name="accu_5_V"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:67  %neust_6_V_load = load i16* %neust_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_6_V_load"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:68  %trunc_ln1333_2 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_6_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:69  %sext_ln1333_6 = sext i12 %trunc_ln1333_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_6"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:70  %accu_6_V = sub i16 %neust_6_V_load, %sext_ln1333_6

]]></Node>
<StgValue><ssdm name="accu_6_V"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:72  %neust_7_V_load = load i16* %neust_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_7_V_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:73  %trunc_ln1333_4 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_7_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_4"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:74  %sext_ln1333_7 = sext i12 %trunc_ln1333_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_7"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:75  %accu_7_V = sub i16 %neust_7_V_load, %sext_ln1333_7

]]></Node>
<StgValue><ssdm name="accu_7_V"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:77  %neust_8_V_load = load i16* %neust_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_8_V_load"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:78  %trunc_ln1333_6 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_8_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_6"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:79  %sext_ln1333_8 = sext i12 %trunc_ln1333_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_8"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:80  %accu_8_V = sub i16 %neust_8_V_load, %sext_ln1333_8

]]></Node>
<StgValue><ssdm name="accu_8_V"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:82  %neust_9_V_load = load i16* %neust_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_9_V_load"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:83  %trunc_ln1333_8 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_9_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_8"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:84  %sext_ln1333_9 = sext i12 %trunc_ln1333_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_9"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:85  %accu_9_V = sub i16 %neust_9_V_load, %sext_ln1333_9

]]></Node>
<StgValue><ssdm name="accu_9_V"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:87  %neust_10_V_load = load i16* %neust_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_10_V_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:88  %trunc_ln1333_10 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_10_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_10"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:89  %sext_ln1333_10 = sext i12 %trunc_ln1333_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_10"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:90  %accu_10_V = sub i16 %neust_10_V_load, %sext_ln1333_10

]]></Node>
<StgValue><ssdm name="accu_10_V"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:92  %neust_11_V_load = load i16* %neust_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_11_V_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:93  %trunc_ln1333_11 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_11_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_11"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:94  %sext_ln1333_11 = sext i12 %trunc_ln1333_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_11"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:95  %accu_11_V = sub i16 %neust_11_V_load, %sext_ln1333_11

]]></Node>
<StgValue><ssdm name="accu_11_V"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:97  %neust_12_V_load = load i16* %neust_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_12_V_load"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:98  %trunc_ln1333_12 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_12_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_12"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:99  %sext_ln1333_12 = sext i12 %trunc_ln1333_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_12"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:100  %accu_12_V = sub i16 %neust_12_V_load, %sext_ln1333_12

]]></Node>
<StgValue><ssdm name="accu_12_V"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:102  %neust_13_V_load = load i16* %neust_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_13_V_load"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:103  %trunc_ln1333_13 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_13_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_13"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:104  %sext_ln1333_13 = sext i12 %trunc_ln1333_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_13"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:105  %accu_13_V = sub i16 %neust_13_V_load, %sext_ln1333_13

]]></Node>
<StgValue><ssdm name="accu_13_V"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:107  %neust_14_V_load = load i16* %neust_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_14_V_load"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:108  %trunc_ln1333_14 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_14_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_14"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:109  %sext_ln1333_14 = sext i12 %trunc_ln1333_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_14"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:110  %accu_14_V = sub i16 %neust_14_V_load, %sext_ln1333_14

]]></Node>
<StgValue><ssdm name="accu_14_V"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:112  %neust_15_V_load = load i16* %neust_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_15_V_load"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:113  %trunc_ln1333_15 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_15_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_15"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:114  %sext_ln1333_15 = sext i12 %trunc_ln1333_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_15"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:115  %accu_15_V = sub i16 %neust_15_V_load, %sext_ln1333_15

]]></Node>
<StgValue><ssdm name="accu_15_V"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:117  %neust_16_V_load = load i16* %neust_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_16_V_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:118  %trunc_ln1333_16 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_16_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_16"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:119  %sext_ln1333_16 = sext i12 %trunc_ln1333_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_16"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:120  %accu_16_V = sub i16 %neust_16_V_load, %sext_ln1333_16

]]></Node>
<StgValue><ssdm name="accu_16_V"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:122  %neust_17_V_load = load i16* %neust_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_17_V_load"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:123  %trunc_ln1333_17 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_17_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_17"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:124  %sext_ln1333_17 = sext i12 %trunc_ln1333_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_17"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:125  %accu_17_V = sub i16 %neust_17_V_load, %sext_ln1333_17

]]></Node>
<StgValue><ssdm name="accu_17_V"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:127  %neust_18_V_load = load i16* %neust_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_18_V_load"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:128  %trunc_ln1333_18 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_18_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_18"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:129  %sext_ln1333_18 = sext i12 %trunc_ln1333_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_18"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:130  %accu_18_V = sub i16 %neust_18_V_load, %sext_ln1333_18

]]></Node>
<StgValue><ssdm name="accu_18_V"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:132  %neust_19_V_load = load i16* %neust_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_19_V_load"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:133  %trunc_ln1333_19 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_19_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_19"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:134  %sext_ln1333_19 = sext i12 %trunc_ln1333_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_19"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:135  %accu_19_V = sub i16 %neust_19_V_load, %sext_ln1333_19

]]></Node>
<StgValue><ssdm name="accu_19_V"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:137  %neust_20_V_load = load i16* %neust_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_20_V_load"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:138  %trunc_ln1333_20 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_20_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_20"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:139  %sext_ln1333_20 = sext i12 %trunc_ln1333_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_20"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:140  %accu_20_V = sub i16 %neust_20_V_load, %sext_ln1333_20

]]></Node>
<StgValue><ssdm name="accu_20_V"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:142  %neust_21_V_load = load i16* %neust_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_21_V_load"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:143  %trunc_ln1333_21 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_21_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_21"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:144  %sext_ln1333_21 = sext i12 %trunc_ln1333_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_21"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:145  %accu_21_V = sub i16 %neust_21_V_load, %sext_ln1333_21

]]></Node>
<StgValue><ssdm name="accu_21_V"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:147  %neust_22_V_load = load i16* %neust_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_22_V_load"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:148  %trunc_ln1333_22 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_22_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_22"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:149  %sext_ln1333_22 = sext i12 %trunc_ln1333_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_22"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:150  %accu_22_V = sub i16 %neust_22_V_load, %sext_ln1333_22

]]></Node>
<StgValue><ssdm name="accu_22_V"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:152  %neust_23_V_load = load i16* %neust_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_23_V_load"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:153  %trunc_ln1333_23 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_23_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_23"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:154  %sext_ln1333_23 = sext i12 %trunc_ln1333_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_23"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:155  %accu_23_V = sub i16 %neust_23_V_load, %sext_ln1333_23

]]></Node>
<StgValue><ssdm name="accu_23_V"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:157  %neust_24_V_load = load i16* %neust_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_24_V_load"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:158  %trunc_ln1333_24 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_24_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_24"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:159  %sext_ln1333_24 = sext i12 %trunc_ln1333_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_24"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:160  %accu_24_V = sub i16 %neust_24_V_load, %sext_ln1333_24

]]></Node>
<StgValue><ssdm name="accu_24_V"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:162  %neust_25_V_load = load i16* %neust_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_25_V_load"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:163  %trunc_ln1333_25 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_25_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_25"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:164  %sext_ln1333_25 = sext i12 %trunc_ln1333_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_25"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:165  %accu_25_V = sub i16 %neust_25_V_load, %sext_ln1333_25

]]></Node>
<StgValue><ssdm name="accu_25_V"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:167  %neust_26_V_load = load i16* %neust_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_26_V_load"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:168  %trunc_ln1333_26 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_26_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_26"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:169  %sext_ln1333_26 = sext i12 %trunc_ln1333_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_26"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:170  %accu_26_V = sub i16 %neust_26_V_load, %sext_ln1333_26

]]></Node>
<StgValue><ssdm name="accu_26_V"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:172  %neust_27_V_load = load i16* %neust_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_27_V_load"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:173  %trunc_ln1333_27 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_27_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_27"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:174  %sext_ln1333_27 = sext i12 %trunc_ln1333_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_27"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:175  %accu_27_V = sub i16 %neust_27_V_load, %sext_ln1333_27

]]></Node>
<StgValue><ssdm name="accu_27_V"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:177  %neust_28_V_load = load i16* %neust_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_28_V_load"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:178  %trunc_ln1333_28 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_28_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_28"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:179  %sext_ln1333_28 = sext i12 %trunc_ln1333_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_28"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:180  %accu_28_V = sub i16 %neust_28_V_load, %sext_ln1333_28

]]></Node>
<StgValue><ssdm name="accu_28_V"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:182  %neust_29_V_load = load i16* %neust_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_29_V_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:183  %trunc_ln1333_29 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_29_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_29"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:184  %sext_ln1333_29 = sext i12 %trunc_ln1333_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_29"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:185  %accu_29_V = sub i16 %neust_29_V_load, %sext_ln1333_29

]]></Node>
<StgValue><ssdm name="accu_29_V"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:187  %neust_30_V_load = load i16* %neust_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_30_V_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:188  %trunc_ln1333_30 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_30_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_30"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:189  %sext_ln1333_30 = sext i12 %trunc_ln1333_30 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_30"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:190  %accu_30_V = sub i16 %neust_30_V_load, %sext_ln1333_30

]]></Node>
<StgValue><ssdm name="accu_30_V"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="7">
<![CDATA[
branch1.i_ifconv:192  %neust_31_V_load = load i16* %neust_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_31_V_load"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:193  %trunc_ln1333_31 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %neust_31_V_load, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_31"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:194  %sext_ln1333_31 = sext i12 %trunc_ln1333_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_31"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:195  %accu_31_V = sub i16 %neust_31_V_load, %sext_ln1333_31

]]></Node>
<StgValue><ssdm name="accu_31_V"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:196  %accu_31_V_3 = select i1 %icmp_ln165, i16 %accu_31_V, i16 %accu_31_V_2_load

]]></Node>
<StgValue><ssdm name="accu_31_V_3"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:197  %accu_30_V_3 = select i1 %icmp_ln165, i16 %accu_30_V, i16 %accu_30_V_2_load

]]></Node>
<StgValue><ssdm name="accu_30_V_3"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:198  %accu_29_V_3 = select i1 %icmp_ln165, i16 %accu_29_V, i16 %accu_29_V_2_load

]]></Node>
<StgValue><ssdm name="accu_29_V_3"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:199  %accu_28_V_3 = select i1 %icmp_ln165, i16 %accu_28_V, i16 %accu_28_V_2_load

]]></Node>
<StgValue><ssdm name="accu_28_V_3"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:200  %accu_27_V_3 = select i1 %icmp_ln165, i16 %accu_27_V, i16 %accu_27_V_2_load

]]></Node>
<StgValue><ssdm name="accu_27_V_3"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:201  %accu_26_V_3 = select i1 %icmp_ln165, i16 %accu_26_V, i16 %accu_26_V_2_load

]]></Node>
<StgValue><ssdm name="accu_26_V_3"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:202  %accu_25_V_3 = select i1 %icmp_ln165, i16 %accu_25_V, i16 %accu_25_V_2_load

]]></Node>
<StgValue><ssdm name="accu_25_V_3"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:203  %accu_24_V_3 = select i1 %icmp_ln165, i16 %accu_24_V, i16 %accu_24_V_2_load

]]></Node>
<StgValue><ssdm name="accu_24_V_3"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:204  %accu_23_V_3 = select i1 %icmp_ln165, i16 %accu_23_V, i16 %accu_23_V_2_load

]]></Node>
<StgValue><ssdm name="accu_23_V_3"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:205  %accu_22_V_3 = select i1 %icmp_ln165, i16 %accu_22_V, i16 %accu_22_V_2_load

]]></Node>
<StgValue><ssdm name="accu_22_V_3"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:206  %accu_21_V_3 = select i1 %icmp_ln165, i16 %accu_21_V, i16 %accu_21_V_2_load

]]></Node>
<StgValue><ssdm name="accu_21_V_3"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:207  %accu_20_V_3 = select i1 %icmp_ln165, i16 %accu_20_V, i16 %accu_20_V_2_load

]]></Node>
<StgValue><ssdm name="accu_20_V_3"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:208  %accu_19_V_3 = select i1 %icmp_ln165, i16 %accu_19_V, i16 %accu_19_V_2_load

]]></Node>
<StgValue><ssdm name="accu_19_V_3"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:209  %accu_18_V_3 = select i1 %icmp_ln165, i16 %accu_18_V, i16 %accu_18_V_2_load

]]></Node>
<StgValue><ssdm name="accu_18_V_3"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:210  %accu_17_V_3 = select i1 %icmp_ln165, i16 %accu_17_V, i16 %accu_17_V_2_load

]]></Node>
<StgValue><ssdm name="accu_17_V_3"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:211  %accu_16_V_3 = select i1 %icmp_ln165, i16 %accu_16_V, i16 %accu_16_V_2_load

]]></Node>
<StgValue><ssdm name="accu_16_V_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:212  %accu_15_V_3 = select i1 %icmp_ln165, i16 %accu_15_V, i16 %accu_15_V_2_load

]]></Node>
<StgValue><ssdm name="accu_15_V_3"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:213  %accu_14_V_3 = select i1 %icmp_ln165, i16 %accu_14_V, i16 %accu_14_V_2_load

]]></Node>
<StgValue><ssdm name="accu_14_V_3"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:214  %accu_13_V_3 = select i1 %icmp_ln165, i16 %accu_13_V, i16 %accu_13_V_2_load

]]></Node>
<StgValue><ssdm name="accu_13_V_3"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:215  %accu_12_V_3 = select i1 %icmp_ln165, i16 %accu_12_V, i16 %accu_12_V_2_load

]]></Node>
<StgValue><ssdm name="accu_12_V_3"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:216  %accu_11_V_3 = select i1 %icmp_ln165, i16 %accu_11_V, i16 %accu_11_V_2_load

]]></Node>
<StgValue><ssdm name="accu_11_V_3"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:217  %accu_10_V_3 = select i1 %icmp_ln165, i16 %accu_10_V, i16 %accu_10_V_2_load

]]></Node>
<StgValue><ssdm name="accu_10_V_3"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:218  %accu_9_V_3 = select i1 %icmp_ln165, i16 %accu_9_V, i16 %accu_9_V_2_load

]]></Node>
<StgValue><ssdm name="accu_9_V_3"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:219  %accu_8_V_3 = select i1 %icmp_ln165, i16 %accu_8_V, i16 %accu_8_V_2_load

]]></Node>
<StgValue><ssdm name="accu_8_V_3"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:220  %accu_7_V_3 = select i1 %icmp_ln165, i16 %accu_7_V, i16 %accu_7_V_2_load

]]></Node>
<StgValue><ssdm name="accu_7_V_3"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:221  %accu_6_V_3 = select i1 %icmp_ln165, i16 %accu_6_V, i16 %accu_6_V_2_load

]]></Node>
<StgValue><ssdm name="accu_6_V_3"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:222  %accu_5_V_3 = select i1 %icmp_ln165, i16 %accu_5_V, i16 %accu_5_V_2_load

]]></Node>
<StgValue><ssdm name="accu_5_V_3"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:223  %accu_4_V_3 = select i1 %icmp_ln165, i16 %accu_4_V, i16 %accu_4_V_2_load

]]></Node>
<StgValue><ssdm name="accu_4_V_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:224  %accu_3_V_3 = select i1 %icmp_ln165, i16 %accu_3_V, i16 %accu_3_V_2_load

]]></Node>
<StgValue><ssdm name="accu_3_V_3"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:225  %accu_2_V_3 = select i1 %icmp_ln165, i16 %accu_2_V, i16 %accu_2_V_2_load

]]></Node>
<StgValue><ssdm name="accu_2_V_3"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:226  %accu_1_V_3 = select i1 %icmp_ln165, i16 %accu_1_V, i16 %accu_1_V_2_load

]]></Node>
<StgValue><ssdm name="accu_1_V_3"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:227  %accu_0_V_3 = select i1 %icmp_ln165, i16 %accu_0_V, i16 %accu_0_V_2_load

]]></Node>
<StgValue><ssdm name="accu_0_V_3"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.i_ifconv:228  %sf = add i32 %sf_1_load, 1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:229  store i16 %accu_31_V_3, i16* %accu_31_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:230  store i16 %accu_30_V_3, i16* %accu_30_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:231  store i16 %accu_29_V_3, i16* %accu_29_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:232  store i16 %accu_28_V_3, i16* %accu_28_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:233  store i16 %accu_27_V_3, i16* %accu_27_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:234  store i16 %accu_26_V_3, i16* %accu_26_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:235  store i16 %accu_25_V_3, i16* %accu_25_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:236  store i16 %accu_24_V_3, i16* %accu_24_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:237  store i16 %accu_23_V_3, i16* %accu_23_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:238  store i16 %accu_22_V_3, i16* %accu_22_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:239  store i16 %accu_21_V_3, i16* %accu_21_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:240  store i16 %accu_20_V_3, i16* %accu_20_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:241  store i16 %accu_19_V_3, i16* %accu_19_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:242  store i16 %accu_18_V_3, i16* %accu_18_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:243  store i16 %accu_17_V_3, i16* %accu_17_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:244  store i16 %accu_16_V_3, i16* %accu_16_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:245  store i16 %accu_15_V_3, i16* %accu_15_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:246  store i16 %accu_14_V_3, i16* %accu_14_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:247  store i16 %accu_13_V_3, i16* %accu_13_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:248  store i16 %accu_12_V_3, i16* %accu_12_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:249  store i16 %accu_11_V_3, i16* %accu_11_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:250  store i16 %accu_10_V_3, i16* %accu_10_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:251  store i16 %accu_9_V_3, i16* %accu_9_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:252  store i16 %accu_8_V_3, i16* %accu_8_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:253  store i16 %accu_7_V_3, i16* %accu_7_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:254  store i16 %accu_6_V_3, i16* %accu_6_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:255  store i16 %accu_5_V_3, i16* %accu_5_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:256  store i16 %accu_4_V_3, i16* %accu_4_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:257  store i16 %accu_3_V_3, i16* %accu_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:258  store i16 %accu_2_V_3, i16* %accu_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:259  store i16 %accu_1_V_3, i16* %accu_1_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:260  store i16 %accu_0_V_3, i16* %accu_0_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1.i_ifconv:261  br i1 %icmp_ln165, label %_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i, label %branch1.i_ifconv.hls_label_3_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch1.i_ifconv.hls_label_3_end_crit_edge:0  store i32 %sf, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch1.i_ifconv.hls_label_3_end_crit_edge:1  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:0  %nf_0_i_load = load i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="nf_0_i_load"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:1  %tmp = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_0_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:2  %icmp_ln1498 = icmp sgt i6 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:3  %select_ln204 = select i1 %icmp_ln1498, i16 0, i16 %accu_0_V_3

]]></Node>
<StgValue><ssdm name="select_ln204"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:4  store i16 %select_ln204, i16* %neust_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:5  %tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_1_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:6  %icmp_ln1498_1 = icmp sgt i6 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_1"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:7  %select_ln204_1 = select i1 %icmp_ln1498_1, i16 0, i16 %accu_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_1"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:8  store i16 %select_ln204_1, i16* %neust_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:9  %tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_2_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:10  %icmp_ln1498_2 = icmp sgt i6 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_2"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:11  %select_ln204_2 = select i1 %icmp_ln1498_2, i16 0, i16 %accu_2_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_2"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:12  store i16 %select_ln204_2, i16* %neust_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:13  %tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_3_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:14  %icmp_ln1498_3 = icmp sgt i6 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_3"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:15  %select_ln204_3 = select i1 %icmp_ln1498_3, i16 0, i16 %accu_3_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_3"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:16  store i16 %select_ln204_3, i16* %neust_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:17  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_4_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:18  %icmp_ln1498_4 = icmp sgt i6 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_4"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:19  %select_ln204_4 = select i1 %icmp_ln1498_4, i16 0, i16 %accu_4_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_4"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:20  store i16 %select_ln204_4, i16* %neust_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:21  %tmp_5 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_5_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:22  %icmp_ln1498_5 = icmp sgt i6 %tmp_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_5"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:23  %select_ln204_5 = select i1 %icmp_ln1498_5, i16 0, i16 %accu_5_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_5"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:24  store i16 %select_ln204_5, i16* %neust_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:25  %tmp_6 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_6_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:26  %icmp_ln1498_6 = icmp sgt i6 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_6"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:27  %select_ln204_6 = select i1 %icmp_ln1498_6, i16 0, i16 %accu_6_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_6"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:28  store i16 %select_ln204_6, i16* %neust_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:29  %tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_7_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:30  %icmp_ln1498_7 = icmp sgt i6 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_7"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:31  %select_ln204_7 = select i1 %icmp_ln1498_7, i16 0, i16 %accu_7_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_7"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:32  store i16 %select_ln204_7, i16* %neust_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:33  %tmp_8 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_8_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:34  %icmp_ln1498_8 = icmp sgt i6 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_8"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:35  %select_ln204_8 = select i1 %icmp_ln1498_8, i16 0, i16 %accu_8_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_8"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:36  store i16 %select_ln204_8, i16* %neust_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:37  %tmp_9 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_9_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:38  %icmp_ln1498_9 = icmp sgt i6 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_9"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:39  %select_ln204_9 = select i1 %icmp_ln1498_9, i16 0, i16 %accu_9_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_9"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:40  store i16 %select_ln204_9, i16* %neust_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:41  %tmp_10 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_10_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:42  %icmp_ln1498_10 = icmp sgt i6 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_10"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:43  %select_ln204_10 = select i1 %icmp_ln1498_10, i16 0, i16 %accu_10_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_10"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:44  store i16 %select_ln204_10, i16* %neust_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:45  %tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_11_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:46  %icmp_ln1498_11 = icmp sgt i6 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_11"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:47  %select_ln204_11 = select i1 %icmp_ln1498_11, i16 0, i16 %accu_11_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_11"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:48  store i16 %select_ln204_11, i16* %neust_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:49  %tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_12_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:50  %icmp_ln1498_12 = icmp sgt i6 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_12"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:51  %select_ln204_12 = select i1 %icmp_ln1498_12, i16 0, i16 %accu_12_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_12"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:52  store i16 %select_ln204_12, i16* %neust_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:53  %tmp_13 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_13_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:54  %icmp_ln1498_13 = icmp sgt i6 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_13"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:55  %select_ln204_13 = select i1 %icmp_ln1498_13, i16 0, i16 %accu_13_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_13"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:56  store i16 %select_ln204_13, i16* %neust_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:57  %tmp_14 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_14_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:58  %icmp_ln1498_14 = icmp sgt i6 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_14"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:59  %select_ln204_14 = select i1 %icmp_ln1498_14, i16 0, i16 %accu_14_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_14"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:60  store i16 %select_ln204_14, i16* %neust_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:61  %tmp_15 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_15_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:62  %icmp_ln1498_15 = icmp sgt i6 %tmp_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_15"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:63  %select_ln204_15 = select i1 %icmp_ln1498_15, i16 0, i16 %accu_15_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_15"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:64  store i16 %select_ln204_15, i16* %neust_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:65  %tmp_16 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_16_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:66  %icmp_ln1498_16 = icmp sgt i6 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_16"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:67  %select_ln204_16 = select i1 %icmp_ln1498_16, i16 0, i16 %accu_16_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_16"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:68  store i16 %select_ln204_16, i16* %neust_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:69  %tmp_17 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_17_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:70  %icmp_ln1498_17 = icmp sgt i6 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_17"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:71  %select_ln204_17 = select i1 %icmp_ln1498_17, i16 0, i16 %accu_17_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_17"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:72  store i16 %select_ln204_17, i16* %neust_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:73  %tmp_18 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_18_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:74  %icmp_ln1498_18 = icmp sgt i6 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_18"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:75  %select_ln204_18 = select i1 %icmp_ln1498_18, i16 0, i16 %accu_18_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_18"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:76  store i16 %select_ln204_18, i16* %neust_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:77  %tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_19_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:78  %icmp_ln1498_19 = icmp sgt i6 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_19"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:79  %select_ln204_19 = select i1 %icmp_ln1498_19, i16 0, i16 %accu_19_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_19"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:80  store i16 %select_ln204_19, i16* %neust_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:81  %tmp_20 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_20_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:82  %icmp_ln1498_20 = icmp sgt i6 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_20"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:83  %select_ln204_20 = select i1 %icmp_ln1498_20, i16 0, i16 %accu_20_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_20"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:84  store i16 %select_ln204_20, i16* %neust_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:85  %tmp_21 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_21_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:86  %icmp_ln1498_21 = icmp sgt i6 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_21"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:87  %select_ln204_21 = select i1 %icmp_ln1498_21, i16 0, i16 %accu_21_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_21"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:88  store i16 %select_ln204_21, i16* %neust_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:89  %tmp_22 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_22_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:90  %icmp_ln1498_22 = icmp sgt i6 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_22"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:91  %select_ln204_22 = select i1 %icmp_ln1498_22, i16 0, i16 %accu_22_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_22"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:92  store i16 %select_ln204_22, i16* %neust_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:93  %tmp_23 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_23_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:94  %icmp_ln1498_23 = icmp sgt i6 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_23"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:95  %select_ln204_23 = select i1 %icmp_ln1498_23, i16 0, i16 %accu_23_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_23"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:96  store i16 %select_ln204_23, i16* %neust_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:97  %tmp_24 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_24_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:98  %icmp_ln1498_24 = icmp sgt i6 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_24"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:99  %select_ln204_24 = select i1 %icmp_ln1498_24, i16 0, i16 %accu_24_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_24"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:100  store i16 %select_ln204_24, i16* %neust_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:101  %tmp_25 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_25_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:102  %icmp_ln1498_25 = icmp sgt i6 %tmp_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_25"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:103  %select_ln204_25 = select i1 %icmp_ln1498_25, i16 0, i16 %accu_25_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_25"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:104  store i16 %select_ln204_25, i16* %neust_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:105  %tmp_26 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_26_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:106  %icmp_ln1498_26 = icmp sgt i6 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_26"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:107  %select_ln204_26 = select i1 %icmp_ln1498_26, i16 0, i16 %accu_26_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_26"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:108  store i16 %select_ln204_26, i16* %neust_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:109  %tmp_27 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_27_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:110  %icmp_ln1498_27 = icmp sgt i6 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_27"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:111  %select_ln204_27 = select i1 %icmp_ln1498_27, i16 0, i16 %accu_27_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_27"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:112  store i16 %select_ln204_27, i16* %neust_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:113  %tmp_28 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_28_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:114  %icmp_ln1498_28 = icmp sgt i6 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_28"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:115  %select_ln204_28 = select i1 %icmp_ln1498_28, i16 0, i16 %accu_28_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_28"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:116  store i16 %select_ln204_28, i16* %neust_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:117  %tmp_29 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_29_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:118  %icmp_ln1498_29 = icmp sgt i6 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_29"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:119  %select_ln204_29 = select i1 %icmp_ln1498_29, i16 0, i16 %accu_29_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_29"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:120  store i16 %select_ln204_29, i16* %neust_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:121  %tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_30_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:122  %icmp_ln1498_30 = icmp sgt i6 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_30"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:123  %select_ln204_30 = select i1 %icmp_ln1498_30, i16 0, i16 %accu_30_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_30"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:124  store i16 %select_ln204_30, i16* %neust_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:125  %tmp_31 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %accu_31_V_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:126  %icmp_ln1498_31 = icmp sgt i6 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_31"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:127  %select_ln204_31 = select i1 %icmp_ln1498_31, i16 0, i16 %accu_31_V_3

]]></Node>
<StgValue><ssdm name="select_ln204_31"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:128  store i16 %select_ln204_31, i16* %neust_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:129  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 undef)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:130  %cntr = add i32 1, %cntr_2_load

]]></Node>
<StgValue><ssdm name="cntr"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:131  %icmp_ln209 = icmp ult i32 %cntr, 100

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:132  %sub_ln209 = sub i32 %cntr, 100

]]></Node>
<StgValue><ssdm name="sub_ln209"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:133  %cntr_3 = select i1 %icmp_ln209, i32 %cntr, i32 %sub_ln209

]]></Node>
<StgValue><ssdm name="cntr_3"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:134  %nf = add i32 1, %nf_0_i_load

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:135  %select_ln212 = select i1 %icmp_ln150, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="select_ln212"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:136  store i32 %cntr_3, i32* %cntr_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:137  store i32 %select_ln212, i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:138  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:139  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0">
<![CDATA[
Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, 5, 3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, 5, 3, 0> >, ap_resource_dsp>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
