state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_0.state = 0;
byte User_0.cmd = 0;
byte[1] User_0.edit = {0};
byte[1] User_0.registered = {0};
byte User_0.waitingForCheckedOut = 0;
state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_1.state = 0;
byte User_1.cmd = 0;
byte[1] User_1.edit = {0};
byte[1] User_1.registered = {0};
byte User_1.waitingForCheckedOut = 0;
state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_2.state = 0;
byte User_2.cmd = 0;
byte[1] User_2.edit = {0};
byte[1] User_2.registered = {0};
byte User_2.waitingForCheckedOut = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_0.state = 0;
byte UserAdmin_0.cmd = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_1.state = 0;
byte UserAdmin_1.cmd = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_2.state = 0;
byte UserAdmin_2.cmd = 0;
state {ready(0), cmdReceived(1), doneGet0(2), doneRegister0(3), doneUnRegister0(4), doneCheckedOut0(5), doneNotify0(6), notifyCmdSent0(7), updateCmdSent0(8), doneUnCheckOut0(9), doneCheckIn0(10), doneCheckInOut0(11), doneUpdate0(12), doneGet1(13), doneRegister1(14), doneUnRegister1(15), doneCheckedOut1(16), doneNotify1(17), notifyCmdSent1(18), updateCmdSent1(19), doneUnCheckOut1(20), doneCheckIn1(21), doneCheckInOut1(22), doneUpdate1(23), doneGet2(24), doneRegister2(25), doneUnRegister2(26), doneCheckedOut2(27), doneNotify2(28), notifyCmdSent2(29), updateCmdSent2(30), doneUnCheckOut2(31), doneCheckIn2(32), doneCheckInOut2(33), doneUpdate2(34), get_step1(35), get_step2(36), get_step3(37), doneCheckOut(38), checkOut_step1(39), checkOut_step2(40), checkOut_step3(41), checkOut_step4(42), checkOut_step5(43), doneNotAvailable(44), doneCheckedOut(45), doneUnCheckOut(46), doneCheckIn(47), checkIn_step1(48), checkIn_step2(49), doneCheckInOut(50), checkInOut_step1(51), checkInOut_step2(52), Update(53), checkWriteLockTrue(54), checkWriteLockFalse(55), update_cycle(56), update_step1(57)} CC.state = 0;
byte CC.cmd = 0;
byte CC.ID = 0;
byte[3] CC.registered = {0, 0, 0};
byte CC.writeLock = 0;
state {ready(0), cmdReceived(1)} Vault.state = 0;
byte Vault.cmd = 0;
state {ready(0), tr(1)} channel_ccToUser_0.state = 0;
byte channel_ccToUser_0.v = 0;
state {ready(0), tr(1)} channel_ccToUser_1.state = 0;
byte channel_ccToUser_1.v = 0;
state {ready(0), tr(1)} channel_ccToUser_2.state = 0;
byte channel_ccToUser_2.v = 0;
state {q1(0), q2(1), q3(2), q4(3)} LTL_property.state = 3;
transient bool t_0 = false;
transient bool t_1 = false;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient byte t_6 = 0;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient byte t_21 = 0;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient byte t_36 = 0;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient int t_52 = 0;
transient bool t_53 = false;
transient int t_54 = 0;
transient bool t_55 = false;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient int t_59 = 0;
transient bool t_60 = false;
transient int t_61 = 0;
transient bool t_62 = false;
transient int t_63 = 0;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient bool t_67 = false;
transient int t_68 = 0;
transient bool t_69 = false;
transient int t_70 = 0;
transient bool t_71 = false;
transient int t_72 = 0;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient int t_77 = 0;
transient bool t_78 = false;
transient int t_79 = 0;
transient bool t_80 = false;
transient int t_81 = 0;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient int t_87 = 0;
transient bool t_88 = false;
transient int t_89 = 0;
transient bool t_90 = false;
transient bool t_91 = false;
transient bool t_92 = false;
transient bool t_93 = false;
transient bool t_94 = false;
transient int t_95 = 0;
transient bool t_96 = false;
transient int t_97 = 0;
transient bool t_98 = false;
transient bool t_99 = false;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient int t_103 = 0;
transient bool t_104 = false;
transient int t_105 = 0;
transient bool t_106 = false;
transient bool t_107 = false;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient int t_111 = 0;
transient bool t_112 = false;
transient int t_113 = 0;
transient bool t_114 = false;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient int t_119 = 0;
transient bool t_120 = false;
transient int t_121 = 0;
transient bool t_122 = false;
transient bool t_123 = false;
transient bool t_124 = false;
transient bool t_125 = false;
transient bool t_126 = false;
transient int t_127 = 0;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient bool t_133 = false;
transient int t_134 = 0;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient bool t_138 = false;
transient int t_139 = 0;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient bool t_143 = false;
transient int t_144 = 0;
transient bool t_145 = false;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient bool t_150 = false;
transient bool t_151 = false;
transient int t_152 = 0;
transient bool t_153 = false;
transient int t_154 = 0;
transient bool t_155 = false;
transient int t_156 = 0;
transient bool t_157 = false;
transient int t_158 = 0;
transient bool t_159 = false;
transient byte t_160 = 0;
transient bool t_161 = false;
transient bool t_162 = false;
transient bool t_163 = false;
transient int t_164 = 0;
transient bool t_165 = false;
transient bool t_166 = false;
transient bool t_167 = false;
transient bool t_168 = false;
transient bool t_169 = false;
transient int t_170 = 0;
transient bool t_171 = false;
transient bool t_172 = false;
transient bool t_173 = false;
transient int t_174 = 0;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient int t_179 = 0;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient bool t_183 = false;
transient int t_184 = 0;
transient bool t_185 = false;
transient bool t_186 = false;
transient bool t_187 = false;
transient bool t_188 = false;
transient int t_189 = 0;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient int t_193 = 0;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient int t_198 = 0;
transient bool t_199 = false;
transient bool t_200 = false;
transient bool t_201 = false;
transient bool t_202 = false;
transient int t_203 = 0;
transient bool t_204 = false;
transient bool t_205 = false;
transient bool t_206 = false;
transient bool t_207 = false;
transient int t_208 = 0;
transient bool t_209 = false;
transient bool t_210 = false;
transient bool t_211 = false;
transient int t_212 = 0;
transient bool t_213 = false;
transient int t_214 = 0;
transient bool t_215 = false;
transient bool t_216 = false;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient bool t_220 = false;
transient bool t_221 = false;
transient bool t_222 = false;
transient bool t_223 = false;
transient bool t_224 = false;
transient bool t_225 = false;
transient bool t_226 = false;
transient int t_227 = 0;
transient bool t_228 = false;
transient int t_229 = 0;
transient bool t_230 = false;
transient bool t_231 = false;
transient bool t_232 = false;
transient bool t_233 = false;
transient bool t_234 = false;
transient bool t_235 = false;
transient bool t_236 = false;
transient bool t_237 = false;
transient bool t_238 = false;
transient bool t_239 = false;
transient bool t_240 = false;
transient bool t_241 = false;
transient int t_242 = 0;
transient bool t_243 = false;
transient int t_244 = 0;
transient bool t_245 = false;
transient bool t_246 = false;
transient bool t_247 = false;
transient bool t_248 = false;
transient bool t_249 = false;
transient bool t_250 = false;
transient bool t_251 = false;
transient bool t_252 = false;
transient bool t_253 = false;
transient bool t_254 = false;
transient bool t_255 = false;
transient bool t_256 = false;
transient bool t_257 = false;
transient bool t_258 = false;
transient bool t_259 = false;
transient bool t_260 = false;
transient int t_261 = 0;
transient bool t_262 = false;
transient int t_263 = 0;
transient bool t_264 = false;
transient int t_265 = 0;
transient bool t_266 = false;
transient int t_267 = 0;
transient bool t_268 = false;
transient byte t_269 = 0;
transient bool t_270 = false;
transient bool t_271 = false;
transient bool t_272 = false;
transient int t_273 = 0;
transient bool t_274 = false;
transient bool t_275 = false;
transient bool t_276 = false;
transient bool t_277 = false;
transient bool t_278 = false;
transient bool t_279 = false;
transient bool t_280 = false;
transient bool t_281 = false;
transient bool t_282 = false;
transient bool t_283 = false;
transient bool t_284 = false;
transient bool t_285 = false;
transient bool t_286 = false;
transient bool t_287 = false;
transient bool t_288 = false;
transient bool t_289 = false;
transient bool t_290 = false;
transient bool t_291 = false;
transient bool t_292 = false;
transient bool t_293 = false;
transient bool t_294 = false;
transient bool t_295 = false;
transient bool t_296 = false;
transient bool t_297 = false;
transient bool t_298 = false;
transient bool t_299 = false;
transient bool t_300 = false;
transient bool t_301 = false;
transient bool t_302 = false;
transient bool t_303 = false;
transient bool t_304 = false;
transient bool t_305 = false;
transient bool t_306 = false;
transient bool t_307 = false;
transient bool t_308 = false;
transient bool t_309 = false;
transient bool t_310 = false;
transient bool t_311 = false;
transient bool t_312 = false;
transient bool t_313 = false;
transient bool t_314 = false;
transient int t_315 = 0;
transient bool t_316 = false;
transient bool t_317 = false;
transient bool t_318 = false;
transient bool t_319 = false;
transient int t_320 = 0;
transient int t_321 = 0;
transient bool t_322 = false;
transient int t_323 = 0;
transient bool t_324 = false;
transient bool t_325 = false;
transient bool t_326 = false;
transient bool t_327 = false;
transient int t_328 = 0;
transient int t_329 = 0;
transient bool t_330 = false;
transient int t_331 = 0;
transient bool t_332 = false;
transient bool t_333 = false;
transient bool t_334 = false;
transient bool t_335 = false;
transient int t_336 = 0;
transient int t_337 = 0;
transient bool t_338 = false;
transient int t_339 = 0;
transient bool t_340 = false;
transient bool t_341 = false;
transient bool t_342 = false;
transient bool t_343 = false;
transient int t_344 = 0;
transient int t_345 = 0;
transient bool t_346 = false;
transient int t_347 = 0;
transient bool t_348 = false;
transient bool t_349 = false;
transient bool t_350 = false;
transient bool t_351 = false;
transient int t_352 = 0;
transient int t_353 = 0;
transient bool t_354 = false;
transient int t_355 = 0;
transient bool t_356 = false;
transient bool t_357 = false;
transient bool t_358 = false;
transient bool t_359 = false;
transient int t_360 = 0;
transient int t_361 = 0;
transient bool t_362 = false;
transient int t_363 = 0;
transient bool t_364 = false;
transient bool t_365 = false;
transient bool t_366 = false;
transient bool t_367 = false;
transient int t_368 = 0;
transient int t_369 = 0;
transient bool t_370 = false;
transient int t_371 = 0;
transient bool t_372 = false;
transient bool t_373 = false;
transient bool t_374 = false;
transient bool t_375 = false;
transient int t_376 = 0;
transient int t_377 = 0;
transient bool t_378 = false;
transient int t_379 = 0;
transient bool t_380 = false;
transient bool t_381 = false;
transient bool t_382 = false;
transient bool t_383 = false;
transient int t_384 = 0;
transient int t_385 = 0;
transient bool t_386 = false;
transient bool t_387 = false;
transient bool t_388 = false;
transient bool t_389 = false;
transient bool t_390 = false;
transient bool t_391 = false;
transient byte t_392 = 0;
transient bool t_393 = false;
transient byte t_394 = 0;
transient bool t_395 = false;
transient bool t_396 = false;
transient bool t_397 = false;
transient bool t_398 = false;
transient bool t_399 = false;
transient bool t_400 = false;
transient byte t_401 = 0;
transient bool t_402 = false;
transient byte t_403 = 0;
transient bool t_404 = false;
transient bool t_405 = false;
transient bool t_406 = false;
transient bool t_407 = false;
transient bool t_408 = false;
transient bool t_409 = false;
transient byte t_410 = 0;
transient bool t_411 = false;
transient bool t_412 = false;
transient bool t_413 = false;
transient bool t_414 = false;
transient bool t_415 = false;
transient bool t_416 = false;
transient bool t_417 = false;
transient bool t_418 = false;
transient bool t_419 = false;
transient bool t_420 = false;
transient bool t_421 = false;
transient bool t_422 = false;
transient bool t_423 = false;
transient bool t_424 = false;
transient bool t_425 = false;
transient bool t_426 = false;
transient bool t_427 = false;
transient bool t_428 = false;
transient bool t_429 = false;
transient bool t_430 = false;
transient bool t_431 = false;
transient byte t_432 = 0;
transient bool t_433 = false;
transient byte t_434 = 0;
transient bool t_435 = false;
transient bool t_436 = false;
transient bool t_437 = false;
transient bool t_438 = false;
transient bool t_439 = false;
transient bool t_440 = false;
transient byte t_441 = 0;
transient bool t_442 = false;
transient byte t_443 = 0;
transient bool t_444 = false;
transient bool t_445 = false;
transient bool t_446 = false;
transient bool t_447 = false;
transient bool t_448 = false;
transient bool t_449 = false;
transient byte t_450 = 0;
transient bool t_451 = false;
transient bool t_452 = false;
transient bool t_453 = false;
transient bool t_454 = false;
transient bool t_455 = false;
transient bool t_456 = false;
transient bool t_457 = false;
transient bool t_458 = false;
transient bool t_459 = false;
transient bool t_460 = false;
transient bool t_461 = false;
transient bool t_462 = false;
transient bool t_463 = false;
transient bool t_464 = false;
transient bool t_465 = false;
transient bool t_466 = false;
transient bool t_467 = false;
transient bool t_468 = false;
transient bool t_469 = false;
transient bool t_470 = false;
transient bool t_471 = false;
transient byte t_472 = 0;
transient bool t_473 = false;
transient byte t_474 = 0;
transient bool t_475 = false;
transient bool t_476 = false;
transient bool t_477 = false;
transient bool t_478 = false;
transient bool t_479 = false;
transient bool t_480 = false;
transient byte t_481 = 0;
transient bool t_482 = false;
transient byte t_483 = 0;
transient bool t_484 = false;
transient bool t_485 = false;
transient bool t_486 = false;
transient bool t_487 = false;
transient bool t_488 = false;
transient bool t_489 = false;
transient byte t_490 = 0;
transient bool t_491 = false;
transient bool t_492 = false;
transient bool t_493 = false;
transient bool t_494 = false;
transient bool t_495 = false;
transient bool t_496 = false;
transient bool t_497 = false;
transient bool t_498 = false;
transient bool t_499 = false;
transient bool t_500 = false;
transient bool t_501 = false;
transient bool t_502 = false;
transient bool t_503 = false;
transient bool t_504 = false;
transient bool t_505 = false;
transient bool t_506 = false;
transient int t_507 = 0;
transient bool t_508 = false;
transient int t_509 = 0;
transient bool t_510 = false;
transient bool t_511 = false;
transient bool t_512 = false;
transient bool t_513 = false;
transient bool t_514 = false;
transient bool t_515 = false;
transient int t_516 = 0;
transient bool t_517 = false;
transient int t_518 = 0;
transient bool t_519 = false;
transient bool t_520 = false;
transient bool t_521 = false;
transient bool t_522 = false;
transient bool t_523 = false;
transient bool t_524 = false;
transient bool t_525 = false;
transient int t_526 = 0;
transient bool t_527 = false;
transient bool t_528 = false;
transient bool t_529 = false;
transient bool t_530 = false;
transient bool t_531 = false;
transient bool t_532 = false;
transient bool t_533 = false;
transient bool t_534 = false;
transient bool t_535 = false;
transient bool t_536 = false;
transient bool t_537 = false;
transient bool t_538 = false;
transient bool t_539 = false;
transient int t_540 = 0;
transient bool t_541 = false;
transient bool t_542 = false;
transient byte t_543 = 0;
transient bool t_544 = false;
transient bool t_545 = false;
transient bool t_546 = false;
transient bool t_547 = false;
transient bool t_548 = false;
transient bool t_549 = false;
transient bool t_550 = false;
transient int t_551 = 0;
transient bool t_552 = false;
transient bool t_553 = false;
transient byte t_554 = 0;
transient bool t_555 = false;
transient bool t_556 = false;
transient bool t_557 = false;
transient bool t_558 = false;
transient bool t_559 = false;
transient bool t_560 = false;
transient bool t_561 = false;
transient bool t_562 = false;
transient bool t_563 = false;
transient bool t_564 = false;
transient bool t_565 = false;
transient bool t_566 = false;
transient bool t_567 = false;
transient int t_568 = 0;
transient bool t_569 = false;
transient bool t_570 = false;
transient byte t_571 = 0;
transient bool t_572 = false;
transient bool t_573 = false;
transient bool t_574 = false;
transient bool t_575 = false;
transient bool t_576 = false;
transient bool t_577 = false;
transient bool t_578 = false;
transient int t_579 = 0;
transient bool t_580 = false;
transient bool t_581 = false;
transient byte t_582 = 0;
transient bool t_583 = false;
transient bool t_584 = false;
transient bool t_585 = false;
transient bool t_586 = false;
transient bool t_587 = false;
transient bool t_588 = false;
transient bool t_589 = false;
transient bool t_590 = false;
transient bool t_591 = false;
transient bool t_592 = false;
transient bool t_593 = false;
transient bool t_594 = false;
transient bool t_595 = false;
transient bool t_596 = false;
transient bool t_597 = false;
transient bool t_598 = false;
transient bool t_599 = false;
transient int t_600 = 0;
transient int t_601 = 0;
transient bool t_602 = false;
transient bool t_603 = false;
transient bool t_604 = false;
transient bool t_605 = false;
transient bool t_606 = false;
transient bool t_607 = false;
transient bool t_608 = false;
transient bool t_609 = false;
transient bool t_610 = false;
transient bool t_611 = false;
transient bool t_612 = false;
transient bool t_613 = false;
transient bool t_614 = false;
transient bool t_615 = false;
transient bool t_616 = false;
transient bool t_617 = false;
transient bool t_618 = false;
transient bool t_619 = false;
transient bool t_620 = false;
transient bool t_621 = false;
transient bool t_622 = false;
transient bool t_623 = false;
transient bool t_624 = false;
transient bool t_625 = false;
transient bool t_626 = false;
transient bool t_627 = false;
transient bool t_628 = false;
transient bool t_629 = false;
transient bool t_630 = false;
transient bool t_631 = false;
transient bool t_632 = false;
transient bool t_633 = false;
transient bool t_634 = false;
transient bool t_635 = false;
transient bool t_636 = false;
transient bool t_637 = false;
transient bool t_638 = false;
transient bool t_639 = false;
transient bool t_640 = false;
transient bool t_641 = false;
transient bool t_642 = false;
transient bool t_643 = false;
transient bool t_644 = false;
transient bool t_645 = false;
transient bool t_646 = false;
transient bool t_647 = false;
transient bool t_648 = false;
transient bool t_649 = false;
transient bool t_650 = false;
transient bool t_651 = false;
transient bool t_652 = false;
transient bool t_653 = false;
transient bool t_654 = false;
transient bool t_655 = false;
transient bool t_656 = false;
transient bool t_657 = false;
transient bool t_658 = false;
transient bool t_659 = false;
transient bool t_660 = false;
transient bool t_661 = false;
transient bool t_662 = false;
transient bool t_663 = false;
transient bool t_664 = false;
transient bool t_665 = false;
transient bool t_666 = false;
transient bool t_667 = false;
transient bool t_668 = false;
transient bool t_669 = false;
transient bool t_670 = false;
transient bool t_671 = false;
transient bool t_672 = false;
transient bool t_673 = false;
transient bool t_674 = false;
transient bool t_675 = false;
transient bool t_676 = false;
transient bool t_677 = false;
transient bool t_678 = false;
transient bool t_679 = false;
transient bool t_680 = false;
transient bool t_681 = false;
transient bool t_682 = false;
transient bool t_683 = false;
transient bool t_684 = false;
transient bool t_685 = false;
transient bool t_686 = false;
transient bool t_687 = false;
transient bool t_688 = false;
transient bool t_689 = false;
transient bool t_690 = false;
transient bool t_691 = false;
transient bool t_692 = false;
transient bool t_693 = false;
transient bool t_694 = false;
transient bool t_695 = false;
transient bool t_696 = false;
transient bool t_697 = false;
transient bool t_698 = false;
transient bool t_699 = false;
transient bool t_700 = false;
transient bool t_701 = false;
transient bool t_702 = false;
transient bool t_703 = false;
transient bool t_704 = false;
transient bool t_705 = false;
transient bool t_706 = false;
transient bool t_707 = false;
transient bool t_708 = false;
transient bool t_709 = false;
transient bool t_710 = false;
transient bool t_711 = false;
transient bool t_712 = false;
transient bool t_713 = false;
transient bool t_714 = false;
transient bool t_715 = false;
transient bool t_716 = false;
transient bool t_717 = false;
transient bool t_718 = false;
transient bool t_719 = false;
transient bool t_720 = false;
transient bool t_721 = false;
transient bool t_722 = false;
transient bool t_723 = false;
transient bool t_724 = false;
transient bool t_725 = false;
transient bool t_726 = false;
transient bool t_727 = false;
transient bool t_728 = false;
transient bool t_729 = false;
transient bool t_730 = false;
transient bool t_731 = false;
transient bool t_732 = false;
transient bool t_733 = false;
transient bool t_734 = false;
transient bool t_735 = false;
transient bool t_736 = false;
transient bool t_737 = false;
transient bool t_738 = false;
transient bool t_739 = false;
transient bool t_740 = false;
transient bool t_741 = false;
transient bool t_742 = false;
transient bool t_743 = false;
transient bool t_744 = false;
transient bool t_745 = false;
transient bool t_746 = false;
transient bool t_747 = false;
transient bool t_748 = false;
transient bool t_749 = false;
transient bool t_750 = false;
transient bool t_751 = false;
transient bool t_752 = false;
transient bool t_753 = false;
transient bool t_754 = false;
transient bool t_755 = false;
transient bool t_756 = false;
transient bool t_757 = false;
transient bool t_758 = false;
transient bool t_759 = false;
transient bool t_760 = false;
transient bool t_761 = false;
transient bool t_762 = false;
transient bool t_763 = false;
transient bool t_764 = false;
transient bool t_765 = false;
transient bool t_766 = false;
transient bool t_767 = false;
transient bool t_768 = false;
transient bool t_769 = false;
transient bool t_770 = false;
transient bool t_771 = false;
transient bool t_772 = false;
transient bool t_773 = false;
transient bool t_774 = false;
transient bool t_775 = false;
transient bool t_776 = false;
transient bool t_777 = false;
transient bool t_778 = false;
transient bool t_779 = false;
transient bool t_780 = false;
transient bool t_781 = false;
transient bool t_782 = false;
transient bool t_783 = false;
transient int t_784 = 0;
transient bool t_785 = false;
transient bool t_786 = false;
transient byte t_787 = 0;
transient bool t_788 = false;
transient bool t_789 = false;
transient bool t_790 = false;
transient bool t_791 = false;
transient bool t_792 = false;
transient bool t_793 = false;
transient bool t_794 = false;
transient int t_795 = 0;
transient bool t_796 = false;
transient bool t_797 = false;
transient byte t_798 = 0;
transient bool t_799 = false;
transient bool t_800 = false;
transient bool t_801 = false;
transient bool t_802 = false;
transient bool t_803 = false;
transient bool t_804 = false;
transient bool t_805 = false;
transient bool t_806 = false;
transient bool t_807 = false;
transient bool t_808 = false;
transient bool t_809 = false;
transient bool t_810 = false;
transient int t_811 = 0;
transient bool t_812 = false;
transient int t_813 = 0;
transient bool t_814 = false;
transient bool t_815 = false;
transient bool t_816 = false;
transient bool t_817 = false;
transient bool t_818 = false;
transient bool t_819 = false;
transient int t_820 = 0;
transient bool t_821 = false;
transient int t_822 = 0;
transient bool t_823 = false;
transient bool t_824 = false;
transient bool t_825 = false;
transient bool t_826 = false;
transient bool t_827 = false;
transient bool t_828 = false;
transient bool t_829 = false;
transient int t_830 = 0;
transient bool t_831 = false;
transient bool t_832 = false;
transient bool t_833 = false;
transient bool t_834 = false;
transient bool t_835 = false;
transient bool t_836 = false;
transient int t_837 = 0;
transient bool t_838 = false;
transient int t_839 = 0;
transient bool t_840 = false;
transient bool t_841 = false;
transient bool t_842 = false;
transient bool t_843 = false;
transient bool t_844 = false;
transient bool t_845 = false;
transient int t_846 = 0;
transient bool t_847 = false;
transient int t_848 = 0;
transient bool t_849 = false;
transient bool t_850 = false;
transient bool t_851 = false;
transient bool t_852 = false;
transient bool t_853 = false;
transient bool t_854 = false;
transient bool t_855 = false;
transient int t_856 = 0;
transient bool t_857 = false;
transient bool t_858 = false;
transient bool t_859 = false;
transient bool t_860 = false;
transient bool t_861 = false;
	process User_0 
		guardBlock
			t_0 = User_0.state == 2,
			t_1 = User_0.cmd == 1,
			t_2 = t_0 and t_1;

		guardCondition t_2;
		effect
			User_0.state = 0,
			User_0.registered[0] = 1;

	process User_0 
		guardBlock
			t_3 = User_0.state == 3;

		guardCondition t_3;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_4 = User_0.state == 4;

		guardCondition t_4;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_5 = User_0.state == 0,
			t_6 = User_0.edit[0],
			t_7 = t_6 == 1,
			t_8 = t_5 and t_7;

		guardCondition t_8;
		effect
			User_0.state = 5;

	process User_0 
		guardBlock
			t_9 = User_0.state == 6,
			t_10 = User_0.cmd == 3,
			t_11 = t_9 and t_10;

		guardCondition t_11;
		effect
			User_0.state = 0,
			User_0.edit[0] = 1,
			User_0.waitingForCheckedOut = 0;

	process User_0 
		guardBlock
			t_12 = User_0.state == 6,
			t_13 = User_0.cmd == 4,
			t_14 = t_12 and t_13;

		guardCondition t_14;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_15 = User_1.state == 2,
			t_16 = User_1.cmd == 1,
			t_17 = t_15 and t_16;

		guardCondition t_17;
		effect
			User_1.state = 0,
			User_1.registered[0] = 1;

	process User_1 
		guardBlock
			t_18 = User_1.state == 3;

		guardCondition t_18;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_19 = User_1.state == 4;

		guardCondition t_19;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_20 = User_1.state == 0,
			t_21 = User_1.edit[0],
			t_22 = t_21 == 1,
			t_23 = t_20 and t_22;

		guardCondition t_23;
		effect
			User_1.state = 5;

	process User_1 
		guardBlock
			t_24 = User_1.state == 6,
			t_25 = User_1.cmd == 3,
			t_26 = t_24 and t_25;

		guardCondition t_26;
		effect
			User_1.state = 0,
			User_1.edit[0] = 1,
			User_1.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_27 = User_1.state == 6,
			t_28 = User_1.cmd == 4,
			t_29 = t_27 and t_28;

		guardCondition t_29;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 0;

	process User_2 
		guardBlock
			t_30 = User_2.state == 2,
			t_31 = User_2.cmd == 1,
			t_32 = t_30 and t_31;

		guardCondition t_32;
		effect
			User_2.state = 0,
			User_2.registered[0] = 1;

	process User_2 
		guardBlock
			t_33 = User_2.state == 3;

		guardCondition t_33;
		effect
			User_2.state = 0;

	process User_2 
		guardBlock
			t_34 = User_2.state == 4;

		guardCondition t_34;
		effect
			User_2.state = 0;

	process User_2 
		guardBlock
			t_35 = User_2.state == 0,
			t_36 = User_2.edit[0],
			t_37 = t_36 == 1,
			t_38 = t_35 and t_37;

		guardCondition t_38;
		effect
			User_2.state = 5;

	process User_2 
		guardBlock
			t_39 = User_2.state == 6,
			t_40 = User_2.cmd == 3,
			t_41 = t_39 and t_40;

		guardCondition t_41;
		effect
			User_2.state = 0,
			User_2.edit[0] = 1,
			User_2.waitingForCheckedOut = 0;

	process User_2 
		guardBlock
			t_42 = User_2.state == 6,
			t_43 = User_2.cmd == 4,
			t_44 = t_42 and t_43;

		guardCondition t_44;
		effect
			User_2.state = 0,
			User_2.waitingForCheckedOut = 0;

	process UserAdmin_0 
		guardBlock
			t_45 = UserAdmin_0.state == 2;

		guardCondition t_45;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_0 
		guardBlock
			t_46 = UserAdmin_0.state == 3;

		guardCondition t_46;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_1 
		guardBlock
			t_47 = UserAdmin_1.state == 2;

		guardCondition t_47;
		effect
			UserAdmin_1.state = 0;

	process UserAdmin_1 
		guardBlock
			t_48 = UserAdmin_1.state == 3;

		guardCondition t_48;
		effect
			UserAdmin_1.state = 0;

	process UserAdmin_2 
		guardBlock
			t_49 = UserAdmin_2.state == 2;

		guardCondition t_49;
		effect
			UserAdmin_2.state = 0;

	process UserAdmin_2 
		guardBlock
			t_50 = UserAdmin_2.state == 3;

		guardCondition t_50;
		effect
			UserAdmin_2.state = 0;

	process CC 
		guardBlock
			t_51 = CC.state == 1,
			t_52 = CC.cmd / 16,
			t_53 = t_52 == 0,
			t_54 = CC.cmd % 16,
			t_55 = t_54 == 0,
			t_56 = t_53 and t_55,
			t_57 = t_51 and t_56;

		guardCondition t_57;
		effect
			CC.state = 2;

	process CC 
		guardBlock
			t_58 = CC.state == 2;

		guardCondition t_58;
		effect
			CC.state = 35,
			t_59 = CC.cmd % 16,
			CC.registered[t_59] = 1;

	process CC 
		guardBlock
			t_60 = CC.state == 1,
			t_61 = CC.cmd / 16,
			t_62 = t_61 == 0,
			t_63 = CC.cmd % 16,
			t_64 = t_63 == 1,
			t_65 = t_62 and t_64,
			t_66 = t_60 and t_65;

		guardCondition t_66;
		effect
			CC.state = 13;

	process CC 
		guardBlock
			t_67 = CC.state == 13;

		guardCondition t_67;
		effect
			CC.state = 35,
			t_68 = CC.cmd % 16,
			CC.registered[t_68] = 1;

	process CC 
		guardBlock
			t_69 = CC.state == 1,
			t_70 = CC.cmd / 16,
			t_71 = t_70 == 0,
			t_72 = CC.cmd % 16,
			t_73 = t_72 == 2,
			t_74 = t_71 and t_73,
			t_75 = t_69 and t_74;

		guardCondition t_75;
		effect
			CC.state = 24;

	process CC 
		guardBlock
			t_76 = CC.state == 24;

		guardCondition t_76;
		effect
			CC.state = 35,
			t_77 = CC.cmd % 16,
			CC.registered[t_77] = 1;

	process CC 
		guardBlock
			t_78 = CC.state == 1,
			t_79 = CC.cmd / 16,
			t_80 = t_79 == 9,
			t_81 = CC.cmd % 16,
			t_82 = t_81 == 0,
			t_83 = t_80 and t_82,
			t_84 = t_78 and t_83;

		guardCondition t_84;
		effect
			CC.state = 3;

	process CC 
		guardBlock
			t_85 = CC.state == 3;

		guardCondition t_85;
		effect
			CC.state = 0,
			CC.registered[0] = 1;

	process CC 
		guardBlock
			t_86 = CC.state == 1,
			t_87 = CC.cmd / 16,
			t_88 = t_87 == 9,
			t_89 = CC.cmd % 16,
			t_90 = t_89 == 1,
			t_91 = t_88 and t_90,
			t_92 = t_86 and t_91;

		guardCondition t_92;
		effect
			CC.state = 14;

	process CC 
		guardBlock
			t_93 = CC.state == 14;

		guardCondition t_93;
		effect
			CC.state = 0,
			CC.registered[1] = 1;

	process CC 
		guardBlock
			t_94 = CC.state == 1,
			t_95 = CC.cmd / 16,
			t_96 = t_95 == 9,
			t_97 = CC.cmd % 16,
			t_98 = t_97 == 2,
			t_99 = t_96 and t_98,
			t_100 = t_94 and t_99;

		guardCondition t_100;
		effect
			CC.state = 25;

	process CC 
		guardBlock
			t_101 = CC.state == 25;

		guardCondition t_101;
		effect
			CC.state = 0,
			CC.registered[2] = 1;

	process CC 
		guardBlock
			t_102 = CC.state == 1,
			t_103 = CC.cmd / 16,
			t_104 = t_103 == 10,
			t_105 = CC.cmd % 16,
			t_106 = t_105 == 0,
			t_107 = t_104 and t_106,
			t_108 = t_102 and t_107;

		guardCondition t_108;
		effect
			CC.state = 4;

	process CC 
		guardBlock
			t_109 = CC.state == 4;

		guardCondition t_109;
		effect
			CC.state = 0,
			CC.registered[0] = 0;

	process CC 
		guardBlock
			t_110 = CC.state == 1,
			t_111 = CC.cmd / 16,
			t_112 = t_111 == 10,
			t_113 = CC.cmd % 16,
			t_114 = t_113 == 1,
			t_115 = t_112 and t_114,
			t_116 = t_110 and t_115;

		guardCondition t_116;
		effect
			CC.state = 15;

	process CC 
		guardBlock
			t_117 = CC.state == 15;

		guardCondition t_117;
		effect
			CC.state = 0,
			CC.registered[1] = 0;

	process CC 
		guardBlock
			t_118 = CC.state == 1,
			t_119 = CC.cmd / 16,
			t_120 = t_119 == 10,
			t_121 = CC.cmd % 16,
			t_122 = t_121 == 2,
			t_123 = t_120 and t_122,
			t_124 = t_118 and t_123;

		guardCondition t_124;
		effect
			CC.state = 26;

	process CC 
		guardBlock
			t_125 = CC.state == 26;

		guardCondition t_125;
		effect
			CC.state = 0,
			CC.registered[2] = 0;

	process CC 
		guardBlock
			t_126 = CC.state == 1,
			t_127 = CC.cmd / 16,
			t_128 = t_127 == 2,
			t_129 = t_126 and t_128;

		guardCondition t_129;
		effect
			CC.state = 38;

	process CC 
		guardBlock
			t_130 = CC.state == 38,
			t_131 = CC.writeLock == 0,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			CC.state = 39;

	process CC 
		guardBlock
			t_133 = CC.state == 45,
			t_134 = CC.cmd % 16,
			t_135 = t_134 == 0,
			t_136 = t_133 and t_135;

		guardCondition t_136;
		effect
			CC.state = 5;

	process CC 
		guardBlock
			t_137 = CC.state == 5;

		guardCondition t_137;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_138 = CC.state == 45,
			t_139 = CC.cmd % 16,
			t_140 = t_139 == 1,
			t_141 = t_138 and t_140;

		guardCondition t_141;
		effect
			CC.state = 16;

	process CC 
		guardBlock
			t_142 = CC.state == 16;

		guardCondition t_142;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_143 = CC.state == 45,
			t_144 = CC.cmd % 16,
			t_145 = t_144 == 2,
			t_146 = t_143 and t_145;

		guardCondition t_146;
		effect
			CC.state = 27;

	process CC 
		guardBlock
			t_147 = CC.state == 27;

		guardCondition t_147;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_148 = CC.state == 42,
			t_149 = CC.ID < 3,
			t_150 = t_148 and t_149;

		guardCondition t_150;
		effect
			CC.state = 43;

	process CC 
		guardBlock
			t_151 = CC.state == 6;

		guardCondition t_151;
		effect
			CC.state = 42,
			t_152 = CC.ID + 1,
			CC.ID = t_152;

	process CC 
		guardBlock
			t_153 = CC.state == 17;

		guardCondition t_153;
		effect
			CC.state = 42,
			t_154 = CC.ID + 1,
			CC.ID = t_154;

	process CC 
		guardBlock
			t_155 = CC.state == 28;

		guardCondition t_155;
		effect
			CC.state = 42,
			t_156 = CC.ID + 1,
			CC.ID = t_156;

	process CC 
		guardBlock
			t_157 = CC.state == 43,
			t_158 = CC.cmd % 16,
			t_159 = CC.ID == t_158,
			t_160 = CC.registered[CC.ID],
			t_161 = t_160 == 0,
			t_162 = t_159 or t_161,
			t_163 = t_157 and t_162;

		guardCondition t_163;
		effect
			CC.state = 42,
			t_164 = CC.ID + 1,
			CC.ID = t_164;

	process CC 
		guardBlock
			t_165 = CC.state == 42,
			t_166 = CC.ID >= 3,
			t_167 = t_165 and t_166;

		guardCondition t_167;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_168 = CC.state == 44;

		guardCondition t_168;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_169 = CC.state == 1,
			t_170 = CC.cmd / 16,
			t_171 = t_170 == 5,
			t_172 = t_169 and t_171;

		guardCondition t_172;
		effect
			CC.state = 46;

	process CC 
		guardBlock
			t_173 = CC.state == 46,
			t_174 = CC.cmd % 16,
			t_175 = t_174 == 0,
			t_176 = t_173 and t_175;

		guardCondition t_176;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_177 = CC.state == 9;

		guardCondition t_177;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_178 = CC.state == 46,
			t_179 = CC.cmd % 16,
			t_180 = t_179 == 1,
			t_181 = t_178 and t_180;

		guardCondition t_181;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_182 = CC.state == 20;

		guardCondition t_182;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_183 = CC.state == 46,
			t_184 = CC.cmd % 16,
			t_185 = t_184 == 2,
			t_186 = t_183 and t_185;

		guardCondition t_186;
		effect
			CC.state = 31;

	process CC 
		guardBlock
			t_187 = CC.state == 31;

		guardCondition t_187;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_188 = CC.state == 1,
			t_189 = CC.cmd / 16,
			t_190 = t_189 == 7,
			t_191 = t_188 and t_190;

		guardCondition t_191;
		effect
			CC.state = 47;

	process CC 
		guardBlock
			t_192 = CC.state == 49,
			t_193 = CC.cmd % 16,
			t_194 = t_193 == 0,
			t_195 = t_192 and t_194;

		guardCondition t_195;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_196 = CC.state == 9;

		guardCondition t_196;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_197 = CC.state == 49,
			t_198 = CC.cmd % 16,
			t_199 = t_198 == 1,
			t_200 = t_197 and t_199;

		guardCondition t_200;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_201 = CC.state == 20;

		guardCondition t_201;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_202 = CC.state == 49,
			t_203 = CC.cmd % 16,
			t_204 = t_203 == 2,
			t_205 = t_202 and t_204;

		guardCondition t_205;
		effect
			CC.state = 31;

	process CC 
		guardBlock
			t_206 = CC.state == 31;

		guardCondition t_206;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_207 = CC.state == 1,
			t_208 = CC.cmd / 16,
			t_209 = t_208 == 8,
			t_210 = t_207 and t_209;

		guardCondition t_210;
		effect
			CC.state = 50;

	process CC 
		guardBlock
			t_211 = CC.state == 52,
			t_212 = CC.cmd / 16,
			t_213 = t_212 == 11,
			t_214 = CC.cmd % 16,
			t_215 = t_214 == 0,
			t_216 = t_213 and t_215,
			t_217 = t_211 and t_216;

		guardCondition t_217;
		effect
			CC.state = 11;

	process CC 
		guardBlock
			t_218 = CC.state == 11,
			t_219 = CC.writeLock == 1,
			t_220 = t_218 and t_219;

		guardCondition t_220;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_221 = CC.state == 11,
			t_222 = CC.writeLock == 0,
			t_223 = t_221 and t_222;

		guardCondition t_223;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_224 = CC.state == 54;

		guardCondition t_224;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_225 = CC.state == 55;

		guardCondition t_225;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_226 = CC.state == 52,
			t_227 = CC.cmd / 16,
			t_228 = t_227 == 11,
			t_229 = CC.cmd % 16,
			t_230 = t_229 == 1,
			t_231 = t_228 and t_230,
			t_232 = t_226 and t_231;

		guardCondition t_232;
		effect
			CC.state = 22;

	process CC 
		guardBlock
			t_233 = CC.state == 22,
			t_234 = CC.writeLock == 1,
			t_235 = t_233 and t_234;

		guardCondition t_235;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_236 = CC.state == 22,
			t_237 = CC.writeLock == 0,
			t_238 = t_236 and t_237;

		guardCondition t_238;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_239 = CC.state == 54;

		guardCondition t_239;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_240 = CC.state == 55;

		guardCondition t_240;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_241 = CC.state == 52,
			t_242 = CC.cmd / 16,
			t_243 = t_242 == 11,
			t_244 = CC.cmd % 16,
			t_245 = t_244 == 2,
			t_246 = t_243 and t_245,
			t_247 = t_241 and t_246;

		guardCondition t_247;
		effect
			CC.state = 33;

	process CC 
		guardBlock
			t_248 = CC.state == 33,
			t_249 = CC.writeLock == 1,
			t_250 = t_248 and t_249;

		guardCondition t_250;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_251 = CC.state == 33,
			t_252 = CC.writeLock == 0,
			t_253 = t_251 and t_252;

		guardCondition t_253;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_254 = CC.state == 54;

		guardCondition t_254;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_255 = CC.state == 55;

		guardCondition t_255;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_256 = CC.state == 53;

		guardCondition t_256;
		effect
			CC.state = 56,
			CC.ID = 0;

	process CC 
		guardBlock
			t_257 = CC.state == 56,
			t_258 = CC.ID < 3,
			t_259 = t_257 and t_258;

		guardCondition t_259;
		effect
			CC.state = 57;

	process CC 
		guardBlock
			t_260 = CC.state == 12;

		guardCondition t_260;
		effect
			CC.state = 56,
			t_261 = CC.ID + 1,
			CC.ID = t_261;

	process CC 
		guardBlock
			t_262 = CC.state == 23;

		guardCondition t_262;
		effect
			CC.state = 56,
			t_263 = CC.ID + 1,
			CC.ID = t_263;

	process CC 
		guardBlock
			t_264 = CC.state == 34;

		guardCondition t_264;
		effect
			CC.state = 56,
			t_265 = CC.ID + 1,
			CC.ID = t_265;

	process CC 
		guardBlock
			t_266 = CC.state == 57,
			t_267 = CC.cmd % 16,
			t_268 = CC.ID == t_267,
			t_269 = CC.registered[CC.ID],
			t_270 = t_269 == 0,
			t_271 = t_268 or t_270,
			t_272 = t_266 and t_271;

		guardCondition t_272;
		effect
			CC.state = 56,
			t_273 = CC.ID + 1,
			CC.ID = t_273;

	process CC 
		guardBlock
			t_274 = CC.state == 56,
			t_275 = CC.ID >= 3,
			t_276 = t_274 and t_275;

		guardCondition t_276;
		effect
			CC.state = 0;

	process LTL_property 
		guardBlock
			t_277 = LTL_property.state == 0;

		guardCondition t_277;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_278 = LTL_property.state == 1,
			t_279 = User_0.state == 1,
			t_280 = not t_279,
			t_281 = User_0.state == 3,
			t_282 = not t_281,
			t_283 = t_280 and t_282,
			t_284 = t_278 and t_283;

		guardCondition t_284;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_285 = LTL_property.state == 1,
			t_286 = UserAdmin_0.state == 2,
			t_287 = t_285 and t_286;

		guardCondition t_287;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_288 = LTL_property.state == 2;

		guardCondition t_288;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_289 = LTL_property.state == 2,
			t_290 = User_0.state == 4,
			t_291 = User_0.state == 1,
			t_292 = not t_291,
			t_293 = t_290 and t_292,
			t_294 = User_0.state == 3,
			t_295 = not t_294,
			t_296 = t_293 and t_295,
			t_297 = t_289 and t_296;

		guardCondition t_297;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_298 = LTL_property.state == 2,
			t_299 = User_0.state == 4,
			t_300 = UserAdmin_0.state == 2,
			t_301 = t_299 and t_300,
			t_302 = t_298 and t_301;

		guardCondition t_302;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_303 = LTL_property.state == 3,
			t_304 = User_0.state == 1,
			t_305 = not t_304,
			t_306 = User_0.state == 3,
			t_307 = not t_306,
			t_308 = t_305 and t_307,
			t_309 = t_303 and t_308;

		guardCondition t_309;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_310 = LTL_property.state == 3,
			t_311 = UserAdmin_0.state == 2,
			t_312 = t_310 and t_311;

		guardCondition t_312;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_313 = LTL_property.state == 3;

		guardCondition t_313;
		effect
			LTL_property.state = 2;

	process Vault_CC 
		guardBlock
			t_314 = Vault.state == 1,
			t_315 = Vault.cmd / 16,
			t_316 = t_315 == 0,
			t_317 = t_314 and t_316,
			t_318 = CC.state == 36,
			t_319 = t_317 and t_318;

		guardCondition t_319;
		effect
			Vault.state = 0,
			t_320 = Vault.cmd % 16,
			t_321 = 16 + t_320,
			CC.cmd = t_321,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_322 = Vault.state == 1,
			t_323 = Vault.cmd / 16,
			t_324 = t_323 == 0,
			t_325 = t_322 and t_324,
			t_326 = CC.state == 40,
			t_327 = t_325 and t_326;

		guardCondition t_327;
		effect
			Vault.state = 0,
			t_328 = Vault.cmd % 16,
			t_329 = 16 + t_328,
			CC.cmd = t_329,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_330 = Vault.state == 1,
			t_331 = Vault.cmd / 16,
			t_332 = t_331 == 0,
			t_333 = t_330 and t_332,
			t_334 = CC.state == 51,
			t_335 = t_333 and t_334;

		guardCondition t_335;
		effect
			Vault.state = 0,
			t_336 = Vault.cmd % 16,
			t_337 = 16 + t_336,
			CC.cmd = t_337,
			CC.state = 52;

	process Vault_CC 
		guardBlock
			t_338 = Vault.state == 1,
			t_339 = Vault.cmd / 16,
			t_340 = t_339 == 2,
			t_341 = t_338 and t_340,
			t_342 = CC.state == 36,
			t_343 = t_341 and t_342;

		guardCondition t_343;
		effect
			Vault.state = 0,
			t_344 = Vault.cmd % 16,
			t_345 = 48 + t_344,
			CC.cmd = t_345,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_346 = Vault.state == 1,
			t_347 = Vault.cmd / 16,
			t_348 = t_347 == 2,
			t_349 = t_346 and t_348,
			t_350 = CC.state == 40,
			t_351 = t_349 and t_350;

		guardCondition t_351;
		effect
			Vault.state = 0,
			t_352 = Vault.cmd % 16,
			t_353 = 48 + t_352,
			CC.cmd = t_353,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_354 = Vault.state == 1,
			t_355 = Vault.cmd / 16,
			t_356 = t_355 == 2,
			t_357 = t_354 and t_356,
			t_358 = CC.state == 51,
			t_359 = t_357 and t_358;

		guardCondition t_359;
		effect
			Vault.state = 0,
			t_360 = Vault.cmd % 16,
			t_361 = 48 + t_360,
			CC.cmd = t_361,
			CC.state = 52;

	process Vault_CC 
		guardBlock
			t_362 = Vault.state == 1,
			t_363 = Vault.cmd / 16,
			t_364 = t_363 == 7,
			t_365 = t_362 and t_364,
			t_366 = CC.state == 36,
			t_367 = t_365 and t_366;

		guardCondition t_367;
		effect
			Vault.state = 0,
			t_368 = Vault.cmd % 16,
			t_369 = 112 + t_368,
			CC.cmd = t_369,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_370 = Vault.state == 1,
			t_371 = Vault.cmd / 16,
			t_372 = t_371 == 7,
			t_373 = t_370 and t_372,
			t_374 = CC.state == 40,
			t_375 = t_373 and t_374;

		guardCondition t_375;
		effect
			Vault.state = 0,
			t_376 = Vault.cmd % 16,
			t_377 = 112 + t_376,
			CC.cmd = t_377,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_378 = Vault.state == 1,
			t_379 = Vault.cmd / 16,
			t_380 = t_379 == 7,
			t_381 = t_378 and t_380,
			t_382 = CC.state == 51,
			t_383 = t_381 and t_382;

		guardCondition t_383;
		effect
			Vault.state = 0,
			t_384 = Vault.cmd % 16,
			t_385 = 112 + t_384,
			CC.cmd = t_385,
			CC.state = 52;

	process User_0_CC 
		guardBlock
			t_386 = User_0.state == 0,
			t_387 = User_0.waitingForCheckedOut == 0,
			t_388 = t_386 and t_387,
			t_389 = CC.state == 0,
			t_390 = t_388 and t_389;

		guardCondition t_390;
		effect
			User_0.state = 1,
			CC.cmd = 0,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_391 = User_0.state == 0,
			t_392 = User_0.registered[0],
			t_393 = t_392 == 0,
			t_394 = User_0.edit[0],
			t_395 = t_394 == 0,
			t_396 = t_393 and t_395,
			t_397 = t_391 and t_396,
			t_398 = CC.state == 0,
			t_399 = t_397 and t_398;

		guardCondition t_399;
		effect
			User_0.state = 3,
			User_0.registered[0] = 1,
			CC.cmd = 144,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_400 = User_0.state == 0,
			t_401 = User_0.registered[0],
			t_402 = t_401 == 1,
			t_403 = User_0.edit[0],
			t_404 = t_403 == 0,
			t_405 = t_402 and t_404,
			t_406 = t_400 and t_405,
			t_407 = CC.state == 0,
			t_408 = t_406 and t_407;

		guardCondition t_408;
		effect
			User_0.state = 4,
			User_0.registered[0] = 0,
			CC.cmd = 160,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_409 = User_0.state == 0,
			t_410 = User_0.edit[0],
			t_411 = t_410 == 0,
			t_412 = User_0.waitingForCheckedOut == 0,
			t_413 = t_411 and t_412,
			t_414 = t_409 and t_413,
			t_415 = CC.state == 0,
			t_416 = t_414 and t_415;

		guardCondition t_416;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 1,
			CC.cmd = 32,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_417 = User_0.state == 5,
			t_418 = CC.state == 0,
			t_419 = t_417 and t_418;

		guardCondition t_419;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 80,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_420 = User_0.state == 5,
			t_421 = CC.state == 0,
			t_422 = t_420 and t_421;

		guardCondition t_422;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 112,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_423 = User_0.state == 5,
			t_424 = CC.state == 0,
			t_425 = t_423 and t_424;

		guardCondition t_425;
		effect
			User_0.state = 0,
			CC.cmd = 128,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_426 = User_1.state == 0,
			t_427 = User_1.waitingForCheckedOut == 0,
			t_428 = t_426 and t_427,
			t_429 = CC.state == 0,
			t_430 = t_428 and t_429;

		guardCondition t_430;
		effect
			User_1.state = 1,
			CC.cmd = 1,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_431 = User_1.state == 0,
			t_432 = User_1.registered[0],
			t_433 = t_432 == 0,
			t_434 = User_1.edit[0],
			t_435 = t_434 == 0,
			t_436 = t_433 and t_435,
			t_437 = t_431 and t_436,
			t_438 = CC.state == 0,
			t_439 = t_437 and t_438;

		guardCondition t_439;
		effect
			User_1.state = 3,
			User_1.registered[0] = 1,
			CC.cmd = 145,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_440 = User_1.state == 0,
			t_441 = User_1.registered[0],
			t_442 = t_441 == 1,
			t_443 = User_1.edit[0],
			t_444 = t_443 == 0,
			t_445 = t_442 and t_444,
			t_446 = t_440 and t_445,
			t_447 = CC.state == 0,
			t_448 = t_446 and t_447;

		guardCondition t_448;
		effect
			User_1.state = 4,
			User_1.registered[0] = 0,
			CC.cmd = 161,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_449 = User_1.state == 0,
			t_450 = User_1.edit[0],
			t_451 = t_450 == 0,
			t_452 = User_1.waitingForCheckedOut == 0,
			t_453 = t_451 and t_452,
			t_454 = t_449 and t_453,
			t_455 = CC.state == 0,
			t_456 = t_454 and t_455;

		guardCondition t_456;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 1,
			CC.cmd = 33,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_457 = User_1.state == 5,
			t_458 = CC.state == 0,
			t_459 = t_457 and t_458;

		guardCondition t_459;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 81,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_460 = User_1.state == 5,
			t_461 = CC.state == 0,
			t_462 = t_460 and t_461;

		guardCondition t_462;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 113,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_463 = User_1.state == 5,
			t_464 = CC.state == 0,
			t_465 = t_463 and t_464;

		guardCondition t_465;
		effect
			User_1.state = 0,
			CC.cmd = 129,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_466 = User_2.state == 0,
			t_467 = User_2.waitingForCheckedOut == 0,
			t_468 = t_466 and t_467,
			t_469 = CC.state == 0,
			t_470 = t_468 and t_469;

		guardCondition t_470;
		effect
			User_2.state = 1,
			CC.cmd = 2,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_471 = User_2.state == 0,
			t_472 = User_2.registered[0],
			t_473 = t_472 == 0,
			t_474 = User_2.edit[0],
			t_475 = t_474 == 0,
			t_476 = t_473 and t_475,
			t_477 = t_471 and t_476,
			t_478 = CC.state == 0,
			t_479 = t_477 and t_478;

		guardCondition t_479;
		effect
			User_2.state = 3,
			User_2.registered[0] = 1,
			CC.cmd = 146,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_480 = User_2.state == 0,
			t_481 = User_2.registered[0],
			t_482 = t_481 == 1,
			t_483 = User_2.edit[0],
			t_484 = t_483 == 0,
			t_485 = t_482 and t_484,
			t_486 = t_480 and t_485,
			t_487 = CC.state == 0,
			t_488 = t_486 and t_487;

		guardCondition t_488;
		effect
			User_2.state = 4,
			User_2.registered[0] = 0,
			CC.cmd = 162,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_489 = User_2.state == 0,
			t_490 = User_2.edit[0],
			t_491 = t_490 == 0,
			t_492 = User_2.waitingForCheckedOut == 0,
			t_493 = t_491 and t_492,
			t_494 = t_489 and t_493,
			t_495 = CC.state == 0,
			t_496 = t_494 and t_495;

		guardCondition t_496;
		effect
			User_2.state = 0,
			User_2.waitingForCheckedOut = 1,
			CC.cmd = 34,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_497 = User_2.state == 5,
			t_498 = CC.state == 0,
			t_499 = t_497 and t_498;

		guardCondition t_499;
		effect
			User_2.state = 0,
			User_2.edit[0] = 0,
			CC.cmd = 82,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_500 = User_2.state == 5,
			t_501 = CC.state == 0,
			t_502 = t_500 and t_501;

		guardCondition t_502;
		effect
			User_2.state = 0,
			User_2.edit[0] = 0,
			CC.cmd = 114,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_503 = User_2.state == 5,
			t_504 = CC.state == 0,
			t_505 = t_503 and t_504;

		guardCondition t_505;
		effect
			User_2.state = 0,
			CC.cmd = 130,
			CC.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_506 = CC.state == 37,
			t_507 = CC.cmd / 16,
			t_508 = t_507 == 1,
			t_509 = CC.cmd % 16,
			t_510 = t_509 == 0,
			t_511 = t_508 and t_510,
			t_512 = t_506 and t_511,
			t_513 = channel_ccToUser_0.state == 0,
			t_514 = t_512 and t_513;

		guardCondition t_514;
		effect
			CC.state = 0,
			channel_ccToUser_0.v = 1,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_515 = CC.state == 41,
			t_516 = CC.cmd / 16,
			t_517 = t_516 == 3,
			t_518 = CC.cmd % 16,
			t_519 = t_518 == 0,
			t_520 = t_517 and t_519,
			t_521 = t_515 and t_520,
			t_522 = channel_ccToUser_0.state == 0,
			t_523 = t_521 and t_522;

		guardCondition t_523;
		effect
			CC.state = 45,
			channel_ccToUser_0.v = 3,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_524 = CC.state == 38,
			t_525 = CC.writeLock == 1,
			t_526 = CC.cmd % 16,
			t_527 = t_526 == 0,
			t_528 = t_525 and t_527,
			t_529 = t_524 and t_528,
			t_530 = channel_ccToUser_0.state == 0,
			t_531 = t_529 and t_530;

		guardCondition t_531;
		effect
			CC.state = 44,
			channel_ccToUser_0.v = 4,
			channel_ccToUser_0.state = 1;

	process channel_ccToUser_2_User_2 
		guardBlock
			t_532 = channel_ccToUser_2.state == 1,
			t_533 = User_2.state == 1,
			t_534 = t_532 and t_533;

		guardCondition t_534;
		effect
			channel_ccToUser_2.state = 0,
			User_2.cmd = channel_ccToUser_2.v,
			User_2.state = 2;

	process channel_ccToUser_2_User_2 
		guardBlock
			t_535 = channel_ccToUser_2.state == 1,
			t_536 = User_2.state == 0,
			t_537 = t_535 and t_536;

		guardCondition t_537;
		effect
			channel_ccToUser_2.state = 0,
			User_2.cmd = channel_ccToUser_2.v,
			User_2.state = 6;

	process CC_UserAdmin_2 
		guardBlock
			t_538 = CC.state == 43,
			t_539 = CC.ID == 2,
			t_540 = CC.cmd % 16,
			t_541 = CC.ID != t_540,
			t_542 = t_539 and t_541,
			t_543 = CC.registered[CC.ID],
			t_544 = t_543 == 1,
			t_545 = t_542 and t_544,
			t_546 = t_538 and t_545,
			t_547 = UserAdmin_2.state == 0,
			t_548 = t_546 and t_547;

		guardCondition t_548;
		effect
			CC.state = 29,
			UserAdmin_2.cmd = 12,
			UserAdmin_2.state = 1;

	process CC_UserAdmin_2 
		guardBlock
			t_549 = CC.state == 57,
			t_550 = CC.ID == 2,
			t_551 = CC.cmd % 16,
			t_552 = CC.ID != t_551,
			t_553 = t_550 and t_552,
			t_554 = CC.registered[CC.ID],
			t_555 = t_554 == 1,
			t_556 = t_553 and t_555,
			t_557 = t_549 and t_556,
			t_558 = UserAdmin_2.state == 0,
			t_559 = t_557 and t_558;

		guardCondition t_559;
		effect
			CC.state = 30,
			UserAdmin_2.cmd = 11,
			UserAdmin_2.state = 1;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_560 = channel_ccToUser_0.state == 1,
			t_561 = User_0.state == 1,
			t_562 = t_560 and t_561;

		guardCondition t_562;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 2;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_563 = channel_ccToUser_0.state == 1,
			t_564 = User_0.state == 0,
			t_565 = t_563 and t_564;

		guardCondition t_565;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 6;

	process CC_UserAdmin_0 
		guardBlock
			t_566 = CC.state == 43,
			t_567 = CC.ID == 0,
			t_568 = CC.cmd % 16,
			t_569 = CC.ID != t_568,
			t_570 = t_567 and t_569,
			t_571 = CC.registered[CC.ID],
			t_572 = t_571 == 1,
			t_573 = t_570 and t_572,
			t_574 = t_566 and t_573,
			t_575 = UserAdmin_0.state == 0,
			t_576 = t_574 and t_575;

		guardCondition t_576;
		effect
			CC.state = 7,
			UserAdmin_0.cmd = 12,
			UserAdmin_0.state = 1;

	process CC_UserAdmin_0 
		guardBlock
			t_577 = CC.state == 57,
			t_578 = CC.ID == 0,
			t_579 = CC.cmd % 16,
			t_580 = CC.ID != t_579,
			t_581 = t_578 and t_580,
			t_582 = CC.registered[CC.ID],
			t_583 = t_582 == 1,
			t_584 = t_581 and t_583,
			t_585 = t_577 and t_584,
			t_586 = UserAdmin_0.state == 0,
			t_587 = t_585 and t_586;

		guardCondition t_587;
		effect
			CC.state = 8,
			UserAdmin_0.cmd = 11,
			UserAdmin_0.state = 1;

	process CC_Vault 
		guardBlock
			t_588 = CC.state == 35,
			t_589 = Vault.state == 0,
			t_590 = t_588 and t_589;

		guardCondition t_590;
		effect
			CC.state = 36,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_591 = CC.state == 39,
			t_592 = Vault.state == 0,
			t_593 = t_591 and t_592;

		guardCondition t_593;
		effect
			CC.state = 40,
			CC.writeLock = 1,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_594 = CC.state == 47,
			t_595 = Vault.state == 0,
			t_596 = t_594 and t_595;

		guardCondition t_596;
		effect
			CC.state = 48,
			CC.writeLock = 0,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_597 = CC.state == 50,
			t_598 = Vault.state == 0,
			t_599 = t_597 and t_598;

		guardCondition t_599;
		effect
			CC.state = 51,
			t_600 = CC.cmd % 16,
			t_601 = 112 + t_600,
			Vault.cmd = t_601,
			Vault.state = 1;

	process UserAdmin_0_CC 
		guardBlock
			t_602 = UserAdmin_0.state == 1,
			t_603 = UserAdmin_0.cmd == 12,
			t_604 = t_602 and t_603,
			t_605 = CC.state == 7,
			t_606 = t_604 and t_605;

		guardCondition t_606;
		effect
			UserAdmin_0.state = 2,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_607 = UserAdmin_0.state == 1,
			t_608 = UserAdmin_0.cmd == 12,
			t_609 = t_607 and t_608,
			t_610 = CC.state == 18,
			t_611 = t_609 and t_610;

		guardCondition t_611;
		effect
			UserAdmin_0.state = 2,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_612 = UserAdmin_0.state == 1,
			t_613 = UserAdmin_0.cmd == 12,
			t_614 = t_612 and t_613,
			t_615 = CC.state == 29,
			t_616 = t_614 and t_615;

		guardCondition t_616;
		effect
			UserAdmin_0.state = 2,
			CC.state = 28;

	process UserAdmin_0_CC 
		guardBlock
			t_617 = UserAdmin_0.state == 1,
			t_618 = UserAdmin_0.cmd == 12,
			t_619 = t_617 and t_618,
			t_620 = CC.state == 8,
			t_621 = t_619 and t_620;

		guardCondition t_621;
		effect
			UserAdmin_0.state = 2,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_622 = UserAdmin_0.state == 1,
			t_623 = UserAdmin_0.cmd == 12,
			t_624 = t_622 and t_623,
			t_625 = CC.state == 19,
			t_626 = t_624 and t_625;

		guardCondition t_626;
		effect
			UserAdmin_0.state = 2,
			CC.state = 23;

	process UserAdmin_0_CC 
		guardBlock
			t_627 = UserAdmin_0.state == 1,
			t_628 = UserAdmin_0.cmd == 12,
			t_629 = t_627 and t_628,
			t_630 = CC.state == 30,
			t_631 = t_629 and t_630;

		guardCondition t_631;
		effect
			UserAdmin_0.state = 2,
			CC.state = 34;

	process UserAdmin_0_CC 
		guardBlock
			t_632 = UserAdmin_0.state == 1,
			t_633 = UserAdmin_0.cmd == 11,
			t_634 = t_632 and t_633,
			t_635 = CC.state == 7,
			t_636 = t_634 and t_635;

		guardCondition t_636;
		effect
			UserAdmin_0.state = 3,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_637 = UserAdmin_0.state == 1,
			t_638 = UserAdmin_0.cmd == 11,
			t_639 = t_637 and t_638,
			t_640 = CC.state == 18,
			t_641 = t_639 and t_640;

		guardCondition t_641;
		effect
			UserAdmin_0.state = 3,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_642 = UserAdmin_0.state == 1,
			t_643 = UserAdmin_0.cmd == 11,
			t_644 = t_642 and t_643,
			t_645 = CC.state == 29,
			t_646 = t_644 and t_645;

		guardCondition t_646;
		effect
			UserAdmin_0.state = 3,
			CC.state = 28;

	process UserAdmin_0_CC 
		guardBlock
			t_647 = UserAdmin_0.state == 1,
			t_648 = UserAdmin_0.cmd == 11,
			t_649 = t_647 and t_648,
			t_650 = CC.state == 8,
			t_651 = t_649 and t_650;

		guardCondition t_651;
		effect
			UserAdmin_0.state = 3,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_652 = UserAdmin_0.state == 1,
			t_653 = UserAdmin_0.cmd == 11,
			t_654 = t_652 and t_653,
			t_655 = CC.state == 19,
			t_656 = t_654 and t_655;

		guardCondition t_656;
		effect
			UserAdmin_0.state = 3,
			CC.state = 23;

	process UserAdmin_0_CC 
		guardBlock
			t_657 = UserAdmin_0.state == 1,
			t_658 = UserAdmin_0.cmd == 11,
			t_659 = t_657 and t_658,
			t_660 = CC.state == 30,
			t_661 = t_659 and t_660;

		guardCondition t_661;
		effect
			UserAdmin_0.state = 3,
			CC.state = 34;

	process UserAdmin_1_CC 
		guardBlock
			t_662 = UserAdmin_1.state == 1,
			t_663 = UserAdmin_1.cmd == 12,
			t_664 = t_662 and t_663,
			t_665 = CC.state == 7,
			t_666 = t_664 and t_665;

		guardCondition t_666;
		effect
			UserAdmin_1.state = 2,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_667 = UserAdmin_1.state == 1,
			t_668 = UserAdmin_1.cmd == 12,
			t_669 = t_667 and t_668,
			t_670 = CC.state == 18,
			t_671 = t_669 and t_670;

		guardCondition t_671;
		effect
			UserAdmin_1.state = 2,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_672 = UserAdmin_1.state == 1,
			t_673 = UserAdmin_1.cmd == 12,
			t_674 = t_672 and t_673,
			t_675 = CC.state == 29,
			t_676 = t_674 and t_675;

		guardCondition t_676;
		effect
			UserAdmin_1.state = 2,
			CC.state = 28;

	process UserAdmin_1_CC 
		guardBlock
			t_677 = UserAdmin_1.state == 1,
			t_678 = UserAdmin_1.cmd == 12,
			t_679 = t_677 and t_678,
			t_680 = CC.state == 8,
			t_681 = t_679 and t_680;

		guardCondition t_681;
		effect
			UserAdmin_1.state = 2,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_682 = UserAdmin_1.state == 1,
			t_683 = UserAdmin_1.cmd == 12,
			t_684 = t_682 and t_683,
			t_685 = CC.state == 19,
			t_686 = t_684 and t_685;

		guardCondition t_686;
		effect
			UserAdmin_1.state = 2,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_687 = UserAdmin_1.state == 1,
			t_688 = UserAdmin_1.cmd == 12,
			t_689 = t_687 and t_688,
			t_690 = CC.state == 30,
			t_691 = t_689 and t_690;

		guardCondition t_691;
		effect
			UserAdmin_1.state = 2,
			CC.state = 34;

	process UserAdmin_1_CC 
		guardBlock
			t_692 = UserAdmin_1.state == 1,
			t_693 = UserAdmin_1.cmd == 11,
			t_694 = t_692 and t_693,
			t_695 = CC.state == 7,
			t_696 = t_694 and t_695;

		guardCondition t_696;
		effect
			UserAdmin_1.state = 3,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_697 = UserAdmin_1.state == 1,
			t_698 = UserAdmin_1.cmd == 11,
			t_699 = t_697 and t_698,
			t_700 = CC.state == 18,
			t_701 = t_699 and t_700;

		guardCondition t_701;
		effect
			UserAdmin_1.state = 3,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_702 = UserAdmin_1.state == 1,
			t_703 = UserAdmin_1.cmd == 11,
			t_704 = t_702 and t_703,
			t_705 = CC.state == 29,
			t_706 = t_704 and t_705;

		guardCondition t_706;
		effect
			UserAdmin_1.state = 3,
			CC.state = 28;

	process UserAdmin_1_CC 
		guardBlock
			t_707 = UserAdmin_1.state == 1,
			t_708 = UserAdmin_1.cmd == 11,
			t_709 = t_707 and t_708,
			t_710 = CC.state == 8,
			t_711 = t_709 and t_710;

		guardCondition t_711;
		effect
			UserAdmin_1.state = 3,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_712 = UserAdmin_1.state == 1,
			t_713 = UserAdmin_1.cmd == 11,
			t_714 = t_712 and t_713,
			t_715 = CC.state == 19,
			t_716 = t_714 and t_715;

		guardCondition t_716;
		effect
			UserAdmin_1.state = 3,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_717 = UserAdmin_1.state == 1,
			t_718 = UserAdmin_1.cmd == 11,
			t_719 = t_717 and t_718,
			t_720 = CC.state == 30,
			t_721 = t_719 and t_720;

		guardCondition t_721;
		effect
			UserAdmin_1.state = 3,
			CC.state = 34;

	process UserAdmin_2_CC 
		guardBlock
			t_722 = UserAdmin_2.state == 1,
			t_723 = UserAdmin_2.cmd == 12,
			t_724 = t_722 and t_723,
			t_725 = CC.state == 7,
			t_726 = t_724 and t_725;

		guardCondition t_726;
		effect
			UserAdmin_2.state = 2,
			CC.state = 6;

	process UserAdmin_2_CC 
		guardBlock
			t_727 = UserAdmin_2.state == 1,
			t_728 = UserAdmin_2.cmd == 12,
			t_729 = t_727 and t_728,
			t_730 = CC.state == 18,
			t_731 = t_729 and t_730;

		guardCondition t_731;
		effect
			UserAdmin_2.state = 2,
			CC.state = 17;

	process UserAdmin_2_CC 
		guardBlock
			t_732 = UserAdmin_2.state == 1,
			t_733 = UserAdmin_2.cmd == 12,
			t_734 = t_732 and t_733,
			t_735 = CC.state == 29,
			t_736 = t_734 and t_735;

		guardCondition t_736;
		effect
			UserAdmin_2.state = 2,
			CC.state = 28;

	process UserAdmin_2_CC 
		guardBlock
			t_737 = UserAdmin_2.state == 1,
			t_738 = UserAdmin_2.cmd == 12,
			t_739 = t_737 and t_738,
			t_740 = CC.state == 8,
			t_741 = t_739 and t_740;

		guardCondition t_741;
		effect
			UserAdmin_2.state = 2,
			CC.state = 12;

	process UserAdmin_2_CC 
		guardBlock
			t_742 = UserAdmin_2.state == 1,
			t_743 = UserAdmin_2.cmd == 12,
			t_744 = t_742 and t_743,
			t_745 = CC.state == 19,
			t_746 = t_744 and t_745;

		guardCondition t_746;
		effect
			UserAdmin_2.state = 2,
			CC.state = 23;

	process UserAdmin_2_CC 
		guardBlock
			t_747 = UserAdmin_2.state == 1,
			t_748 = UserAdmin_2.cmd == 12,
			t_749 = t_747 and t_748,
			t_750 = CC.state == 30,
			t_751 = t_749 and t_750;

		guardCondition t_751;
		effect
			UserAdmin_2.state = 2,
			CC.state = 34;

	process UserAdmin_2_CC 
		guardBlock
			t_752 = UserAdmin_2.state == 1,
			t_753 = UserAdmin_2.cmd == 11,
			t_754 = t_752 and t_753,
			t_755 = CC.state == 7,
			t_756 = t_754 and t_755;

		guardCondition t_756;
		effect
			UserAdmin_2.state = 3,
			CC.state = 6;

	process UserAdmin_2_CC 
		guardBlock
			t_757 = UserAdmin_2.state == 1,
			t_758 = UserAdmin_2.cmd == 11,
			t_759 = t_757 and t_758,
			t_760 = CC.state == 18,
			t_761 = t_759 and t_760;

		guardCondition t_761;
		effect
			UserAdmin_2.state = 3,
			CC.state = 17;

	process UserAdmin_2_CC 
		guardBlock
			t_762 = UserAdmin_2.state == 1,
			t_763 = UserAdmin_2.cmd == 11,
			t_764 = t_762 and t_763,
			t_765 = CC.state == 29,
			t_766 = t_764 and t_765;

		guardCondition t_766;
		effect
			UserAdmin_2.state = 3,
			CC.state = 28;

	process UserAdmin_2_CC 
		guardBlock
			t_767 = UserAdmin_2.state == 1,
			t_768 = UserAdmin_2.cmd == 11,
			t_769 = t_767 and t_768,
			t_770 = CC.state == 8,
			t_771 = t_769 and t_770;

		guardCondition t_771;
		effect
			UserAdmin_2.state = 3,
			CC.state = 12;

	process UserAdmin_2_CC 
		guardBlock
			t_772 = UserAdmin_2.state == 1,
			t_773 = UserAdmin_2.cmd == 11,
			t_774 = t_772 and t_773,
			t_775 = CC.state == 19,
			t_776 = t_774 and t_775;

		guardCondition t_776;
		effect
			UserAdmin_2.state = 3,
			CC.state = 23;

	process UserAdmin_2_CC 
		guardBlock
			t_777 = UserAdmin_2.state == 1,
			t_778 = UserAdmin_2.cmd == 11,
			t_779 = t_777 and t_778,
			t_780 = CC.state == 30,
			t_781 = t_779 and t_780;

		guardCondition t_781;
		effect
			UserAdmin_2.state = 3,
			CC.state = 34;

	process CC_UserAdmin_1 
		guardBlock
			t_782 = CC.state == 43,
			t_783 = CC.ID == 1,
			t_784 = CC.cmd % 16,
			t_785 = CC.ID != t_784,
			t_786 = t_783 and t_785,
			t_787 = CC.registered[CC.ID],
			t_788 = t_787 == 1,
			t_789 = t_786 and t_788,
			t_790 = t_782 and t_789,
			t_791 = UserAdmin_1.state == 0,
			t_792 = t_790 and t_791;

		guardCondition t_792;
		effect
			CC.state = 18,
			UserAdmin_1.cmd = 12,
			UserAdmin_1.state = 1;

	process CC_UserAdmin_1 
		guardBlock
			t_793 = CC.state == 57,
			t_794 = CC.ID == 1,
			t_795 = CC.cmd % 16,
			t_796 = CC.ID != t_795,
			t_797 = t_794 and t_796,
			t_798 = CC.registered[CC.ID],
			t_799 = t_798 == 1,
			t_800 = t_797 and t_799,
			t_801 = t_793 and t_800,
			t_802 = UserAdmin_1.state == 0,
			t_803 = t_801 and t_802;

		guardCondition t_803;
		effect
			CC.state = 19,
			UserAdmin_1.cmd = 11,
			UserAdmin_1.state = 1;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_804 = channel_ccToUser_1.state == 1,
			t_805 = User_1.state == 1,
			t_806 = t_804 and t_805;

		guardCondition t_806;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 2;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_807 = channel_ccToUser_1.state == 1,
			t_808 = User_1.state == 0,
			t_809 = t_807 and t_808;

		guardCondition t_809;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 6;

	process CC_channel_ccToUser_2 
		guardBlock
			t_810 = CC.state == 37,
			t_811 = CC.cmd / 16,
			t_812 = t_811 == 1,
			t_813 = CC.cmd % 16,
			t_814 = t_813 == 2,
			t_815 = t_812 and t_814,
			t_816 = t_810 and t_815,
			t_817 = channel_ccToUser_2.state == 0,
			t_818 = t_816 and t_817;

		guardCondition t_818;
		effect
			CC.state = 0,
			channel_ccToUser_2.v = 1,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_2 
		guardBlock
			t_819 = CC.state == 41,
			t_820 = CC.cmd / 16,
			t_821 = t_820 == 3,
			t_822 = CC.cmd % 16,
			t_823 = t_822 == 2,
			t_824 = t_821 and t_823,
			t_825 = t_819 and t_824,
			t_826 = channel_ccToUser_2.state == 0,
			t_827 = t_825 and t_826;

		guardCondition t_827;
		effect
			CC.state = 45,
			channel_ccToUser_2.v = 3,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_2 
		guardBlock
			t_828 = CC.state == 38,
			t_829 = CC.writeLock == 1,
			t_830 = CC.cmd % 16,
			t_831 = t_830 == 2,
			t_832 = t_829 and t_831,
			t_833 = t_828 and t_832,
			t_834 = channel_ccToUser_2.state == 0,
			t_835 = t_833 and t_834;

		guardCondition t_835;
		effect
			CC.state = 44,
			channel_ccToUser_2.v = 4,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_836 = CC.state == 37,
			t_837 = CC.cmd / 16,
			t_838 = t_837 == 1,
			t_839 = CC.cmd % 16,
			t_840 = t_839 == 1,
			t_841 = t_838 and t_840,
			t_842 = t_836 and t_841,
			t_843 = channel_ccToUser_1.state == 0,
			t_844 = t_842 and t_843;

		guardCondition t_844;
		effect
			CC.state = 0,
			channel_ccToUser_1.v = 1,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_845 = CC.state == 41,
			t_846 = CC.cmd / 16,
			t_847 = t_846 == 3,
			t_848 = CC.cmd % 16,
			t_849 = t_848 == 1,
			t_850 = t_847 and t_849,
			t_851 = t_845 and t_850,
			t_852 = channel_ccToUser_1.state == 0,
			t_853 = t_851 and t_852;

		guardCondition t_853;
		effect
			CC.state = 45,
			channel_ccToUser_1.v = 3,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_854 = CC.state == 38,
			t_855 = CC.writeLock == 1,
			t_856 = CC.cmd % 16,
			t_857 = t_856 == 1,
			t_858 = t_855 and t_857,
			t_859 = t_854 and t_858,
			t_860 = channel_ccToUser_1.state == 0,
			t_861 = t_859 and t_860;

		guardCondition t_861;
		effect
			CC.state = 44,
			channel_ccToUser_1.v = 4,
			channel_ccToUser_1.state = 1;

accepting conditions
	LTL_property.state == 0

system async property LTL_property;
