\hypertarget{structtlv493d_1_1_bus_interface__t}{}\doxysection{tlv493d\+::Bus\+Interface\+\_\+t Struct Reference}
\label{structtlv493d_1_1_bus_interface__t}\index{tlv493d::BusInterface\_t@{tlv493d::BusInterface\_t}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structtlv493d_1_1_bus_interface__t_a1b805ae94a1499dd27941956981d7b14}\label{structtlv493d_1_1_bus_interface__t_a1b805ae94a1499dd27941956981d7b14}} 
Two\+Wire $\ast$ {\bfseries bus}
\item 
\mbox{\Hypertarget{structtlv493d_1_1_bus_interface__t_a65ceaae12280bba03837371a81909284}\label{structtlv493d_1_1_bus_interface__t_a65ceaae12280bba03837371a81909284}} 
uint8\+\_\+t {\bfseries adress}
\item 
\mbox{\Hypertarget{structtlv493d_1_1_bus_interface__t_a22ac3740013d3346f589999f91a8bf87}\label{structtlv493d_1_1_bus_interface__t_a22ac3740013d3346f589999f91a8bf87}} 
uint8\+\_\+t {\bfseries reg\+Read\+Data} \mbox{[}TLV493\+D\+\_\+\+BUSIF\+\_\+\+READSIZE\mbox{]}
\item 
\mbox{\Hypertarget{structtlv493d_1_1_bus_interface__t_a0008c5cd3dcc40ebdada62367632787e}\label{structtlv493d_1_1_bus_interface__t_a0008c5cd3dcc40ebdada62367632787e}} 
uint8\+\_\+t {\bfseries reg\+Write\+Data} \mbox{[}TLV493\+D\+\_\+\+BUSIF\+\_\+\+WRITESIZE\mbox{]}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/util/Bus\+Interface.\+h\end{DoxyCompactItemize}
