
*** Running vivado
    with args -log design_1_ultra_cv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ultra_cv_0_3.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ultra_cv_0_3.tcl -notrace
Command: synth_design -top design_1_ultra_cv_0_3 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25342 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1345.332 ; gain = 78.871 ; free physical = 12977 ; free virtual = 20134
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ultra_cv_0_3' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/synth/design_1_ultra_cv_0_3.v:59]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv.v:12]
	Parameter C_M_AXI_CTRL_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_throttl' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_throttl' (1#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_write' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo' (2#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_decoder' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_decoder' (3#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_reg_slice' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_reg_slice' (4#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0' (4#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_buffer' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_buffer' (5#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1' (5#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo__parameterized2' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_fifo__parameterized2' (5#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_write' (6#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_read' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0' (6#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0' (6#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi_read' (7#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_m_axi' (8#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit412_pr' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit412_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit412_pr.v:186]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit412_pr' (9#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit412_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (10#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor.v:80]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mul_mul_bkb' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mul_mul_bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mul_mul_bkb_DSP48_0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mul_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mul_mul_bkb_DSP48_0' (11#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mul_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mul_mul_bkb' (12#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mul_mul_bkb.v:14]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_mulacud' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_mulacud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_mulacud_DSP48_1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_mulacud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_mulacud_DSP48_1' (13#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_mulacud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_mulacud' (14#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_mulacud.v:34]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_muladEe' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_muladEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_muladEe_DSP48_2' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_muladEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_muladEe_DSP48_2' (15#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_muladEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_muladEe' (16#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_muladEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor.v:539]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (17#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor_1.v:80]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1' (18#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit41216_s' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit41216_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit41216_s.v:95]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Mat2AXIvideo.v:78]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Mat2AXIvideo.v:263]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Mat2AXIvideo.v:289]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Mat2AXIvideo.v:315]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Mat2AXIvideo.v:377]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (19#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit41216_s' (20#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit41216_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (21#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (22#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A_shiftReg' (23#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A' (24#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A_shiftReg' (25#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A' (26#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (27#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (28#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColoeOg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColoeOg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg_shiftReg' (29#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColoeOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg' (30#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColoeOg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MfYi' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_Block_MfYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MfYi_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_Block_MfYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MfYi_shiftReg' (31#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_Block_MfYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MfYi' (32#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_Block_MfYi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColog8j' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColog8j.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColog8j_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColog8j.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColog8j_shiftReg' (33#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColog8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColog8j' (34#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_CvtColog8j.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv.v:983]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit412_pr_U0_ap_ready_count_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv.v:991]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv' (35#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ultra_cv_0_3' (36#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/synth/design_1_ultra_cv_0_3.v:59]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[12]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TDEST[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_AWREADY
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_WREADY
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RLAST
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RID[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RUSER[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RRESP[1]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RRESP[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BVALID
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BRESP[1]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BRESP[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BID[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BUSER[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.957 ; gain = 144.496 ; free physical = 12913 ; free virtual = 20085
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1410.957 ; gain = 144.496 ; free physical = 12917 ; free virtual = 20088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1410.957 ; gain = 144.496 ; free physical = 12917 ; free virtual = 20088
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/constraints/ultra_cv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/constraints/ultra_cv_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2316.707 ; gain = 0.000 ; free physical = 11548 ; free virtual = 18726
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2316.707 ; gain = 1050.246 ; free physical = 11661 ; free virtual = 18839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2316.707 ; gain = 1050.246 ; free physical = 11660 ; free virtual = 18838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2316.707 ; gain = 1050.246 ; free physical = 11659 ; free virtual = 18837
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ultra_cv_CTRL_BUS_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/fifo_w16_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/start_for_Block_MfYi.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ultra_cv_CTRL_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2316.707 ; gain = 1050.246 ; free physical = 11568 ; free virtual = 18748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 11    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 23    
	               29 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 19    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 25    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 170   
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 71    
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 219   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ultra_cv_CTRL_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ultra_cv_CTRL_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_cv_CTRL_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module Block_Mat_exit412_pr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
Module Block_Mat_exit41216_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w16_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoeOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Block_MfYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_CvtColog8j 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ultra_cv 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_CTRL_BUS_m_axi.v:456]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_378_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/CvtColor.v:288]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/ultra_cv_mac_muladEe.v:26]
DSP Report: Generating DSP ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/m, operation Mode is: (A:0x74bc6)*B.
DSP Report: operator ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/m is absorbed into DSP ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/m.
DSP Report: Generating DSP p_Val2_1_reg_383_reg, operation Mode is: (PCIN+(A:0x1322d0)*B)'.
DSP Report: register p_Val2_1_reg_383_reg is absorbed into DSP p_Val2_1_reg_383_reg.
DSP Report: operator ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/p is absorbed into DSP p_Val2_1_reg_383_reg.
DSP Report: operator ultra_cv_mul_mul_bkb_U22/ultra_cv_mul_mul_bkb_DSP48_0_U/p is absorbed into DSP p_Val2_1_reg_383_reg.
DSP Report: Generating DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B2.
DSP Report: register B is absorbed into DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p.
DSP Report: operator ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p is absorbed into DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p.
DSP Report: operator ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/m is absorbed into DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_op_cols_V_read_reg_183_reg' and it is trimmed from '16' to '12' bits. [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit41216_s.v:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_op_rows_V_read_reg_178_reg' and it is trimmed from '16' to '12' bits. [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f93e/hdl/verilog/Block_Mat_exit41216_s.v:261]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[15]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[14]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[13]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[12]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[15]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[14]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[13]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[12]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TDEST[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_AWREADY
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_WREADY
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RLAST
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RID[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RUSER[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RRESP[1]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_RRESP[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BVALID
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BRESP[1]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BRESP[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BID[0]
WARNING: [Synth 8-3331] design Block_Mat_exit412_pr has unconnected port m_axi_rxc_BUSER[0]
WARNING: [Synth 8-3331] design ultra_cv_CTRL_BUS_m_axi_read has unconnected port RID[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[0]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[3]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[19]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]' (FDE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[16]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[17]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[12]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[13]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]' (FDRE) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[14]' (FD) to 'inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/bus_writei_2/\bus_write/buff_wdata/q_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit412_pr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[24]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[24]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[25]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[25]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[26]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit41216_U0/\grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit41216_U0/\grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit41216_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_dest_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_dest_V_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_id_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_id_V_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_strb_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_strb_V_1_payload_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_keep_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit41216_U0/\op_stream_V_keep_V_1_payload_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/fifo_wreq/pout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/fifo_wreq/pout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/fifo_wreq/pout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/rs_wreq/data_p1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ultra_cv_CTRL_BUS_m_axi_U/\bus_write/align_len_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[15]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[2]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[1]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[0]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module ultra_cv_CTRL_BUS_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2316.707 ; gain = 1050.246 ; free physical = 11346 ; free virtual = 18530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultra_cv_mac_mulacud_DSP48_1 | (A:0x74bc6)*B          | 20     | 9      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CvtColor                     | (PCIN+(A:0x1322d0)*B)' | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CvtColor                     | C+(A:0x259168)*B2      | 23     | 9      | 30     | -      | 30     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/ultra_cv_CTRL_BUS_m_axi_U/bus_readi_66/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:19 . Memory (MB): peak = 2534.543 ; gain = 1268.082 ; free physical = 9959 ; free virtual = 17189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:19 . Memory (MB): peak = 2549.559 ; gain = 1283.098 ; free physical = 9958 ; free virtual = 17188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/ultra_cv_CTRL_BUS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9952 ; free virtual = 17182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9952 ; free virtual = 17182
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9952 ; free virtual = 17182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9951 ; free virtual = 17181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9951 ; free virtual = 17181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9951 ; free virtual = 17181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9951 ; free virtual = 17181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[4] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    17|
|2     |DSP_ALU         |     3|
|3     |DSP_A_B_DATA    |     2|
|4     |DSP_A_B_DATA_1  |     1|
|5     |DSP_C_DATA      |     2|
|6     |DSP_C_DATA_1    |     1|
|7     |DSP_MULTIPLIER  |     3|
|8     |DSP_M_DATA      |     3|
|9     |DSP_OUTPUT      |     2|
|10    |DSP_OUTPUT_1    |     1|
|11    |DSP_PREADD      |     3|
|12    |DSP_PREADD_DATA |     3|
|13    |LUT1            |    48|
|14    |LUT2            |   172|
|15    |LUT3            |   264|
|16    |LUT4            |   311|
|17    |LUT5            |   190|
|18    |LUT6            |   199|
|19    |RAMB18E2        |     1|
|20    |SRL16E          |    62|
|21    |FDRE            |  1268|
|22    |FDSE            |    54|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                               |Module                                                             |Cells |
+------+---------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                    |                                                                   |  2610|
|2     |  inst                                 |ultra_cv                                                           |  2610|
|3     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                                                       |   457|
|4     |    Block_Mat_exit41216_U0             |Block_Mat_exit41216_s                                              |   475|
|5     |      grp_Mat2AXIvideo_fu_133          |Mat2AXIvideo                                                       |   305|
|6     |    Block_Mat_exit412_pr_U0            |Block_Mat_exit412_pr                                               |    57|
|7     |    CvtColor_1_U0                      |CvtColor_1                                                         |   151|
|8     |    CvtColor_U0                        |CvtColor                                                           |   188|
|9     |      p_Val2_1_reg_383_reg             |p_Val2_1_reg_383_reg_funnel                                        |     8|
|10    |      ultra_cv_mac_mulacud_U23         |ultra_cv_mac_mulacud                                               |     8|
|11    |        ultra_cv_mac_mulacud_DSP48_1_U |ultra_cv_mac_mulacud_DSP48_1                                       |     8|
|12    |          m                            |\ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/m_funnel  |     8|
|13    |      ultra_cv_mac_muladEe_U24         |ultra_cv_mac_muladEe                                               |    21|
|14    |        ultra_cv_mac_muladEe_DSP48_2_U |ultra_cv_mac_muladEe_DSP48_2                                       |    21|
|15    |          p                            |\ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p_funnel  |     8|
|16    |    gray_cols_V_c_U                    |fifo_w16_d4_A                                                      |    45|
|17    |      U_fifo_w16_d4_A_ram              |fifo_w16_d4_A_shiftReg_22                                          |    19|
|18    |    gray_data_stream_0_s_U             |fifo_w8_d2_A                                                       |    32|
|19    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_21                                           |    24|
|20    |    gray_rows_V_c_U                    |fifo_w16_d4_A_0                                                    |    31|
|21    |      U_fifo_w16_d4_A_ram              |fifo_w16_d4_A_shiftReg                                             |    19|
|22    |    rgb_cols_V_c22_U                   |fifo_w16_d2_A                                                      |    58|
|23    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_20                                          |    49|
|24    |    rgb_cols_V_c_U                     |fifo_w16_d2_A_1                                                    |    60|
|25    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_19                                          |    49|
|26    |    rgb_data_stream_0_V_U              |fifo_w8_d2_A_2                                                     |    35|
|27    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_18                                           |    25|
|28    |    rgb_data_stream_1_V_U              |fifo_w8_d2_A_3                                                     |    35|
|29    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_17                                           |    25|
|30    |    rgb_data_stream_2_V_U              |fifo_w8_d2_A_4                                                     |    35|
|31    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_16                                           |    25|
|32    |    rgb_op_cols_V_c_U                  |fifo_w16_d5_A                                                      |    32|
|33    |      U_fifo_w16_d5_A_ram              |fifo_w16_d5_A_shiftReg_15                                          |    16|
|34    |    rgb_op_data_stream_0_U             |fifo_w8_d2_A_5                                                     |    33|
|35    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_14                                           |    24|
|36    |    rgb_op_data_stream_1_U             |fifo_w8_d2_A_6                                                     |    33|
|37    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_13                                           |    24|
|38    |    rgb_op_data_stream_2_U             |fifo_w8_d2_A_7                                                     |    33|
|39    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg                                              |    24|
|40    |    rgb_op_rows_V_c_U                  |fifo_w16_d5_A_8                                                    |    32|
|41    |      U_fifo_w16_d5_A_ram              |fifo_w16_d5_A_shiftReg                                             |    16|
|42    |    rgb_rows_V_c21_U                   |fifo_w16_d2_A_9                                                    |    58|
|43    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_12                                          |    49|
|44    |    rgb_rows_V_c_U                     |fifo_w16_d2_A_10                                                   |    60|
|45    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg                                             |    49|
|46    |    start_for_Block_MfYi_U             |start_for_Block_MfYi                                               |    15|
|47    |    start_for_CvtColoeOg_U             |start_for_CvtColoeOg                                               |    13|
|48    |    start_for_CvtColog8j_U             |start_for_CvtColog8j                                               |    25|
|49    |    ultra_cv_CTRL_BUS_m_axi_U          |ultra_cv_CTRL_BUS_m_axi                                            |   615|
|50    |      bus_read                         |ultra_cv_CTRL_BUS_m_axi_read                                       |   612|
|51    |        buff_rdata                     |ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0                     |   194|
|52    |        \bus_wide_gen.fifo_burst       |ultra_cv_CTRL_BUS_m_axi_fifo                                       |    46|
|53    |        fifo_rctl                      |ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1                       |    20|
|54    |        fifo_rreq                      |ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0                       |    50|
|55    |        rs_rdata                       |ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0                  |    66|
|56    |        rs_rreq                        |ultra_cv_CTRL_BUS_m_axi_reg_slice_11                               |     9|
|57    |      bus_write                        |ultra_cv_CTRL_BUS_m_axi_write                                      |     3|
|58    |        rs_wreq                        |ultra_cv_CTRL_BUS_m_axi_reg_slice                                  |     3|
+------+---------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2568.934 ; gain = 1302.473 ; free physical = 9951 ; free virtual = 17181
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 562 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 2568.934 ; gain = 396.723 ; free physical = 9992 ; free virtual = 17223
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2568.941 ; gain = 1302.473 ; free physical = 9992 ; free virtual = 17223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
340 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:22 . Memory (MB): peak = 2600.949 ; gain = 1346.070 ; free physical = 9988 ; free virtual = 17218
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/design_1_ultra_cv_0_3.dcp' has been generated.
