--------------------------------------------------------------------------------
Release 9.1.03i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise
C:/Documents and Settings/bflores/Desktop/Lab3a/work/myFPGA0101/myFPGA0101.ise
-intstyle ise -e 3 -s 5 -xml top1 top1.ncd -o top1.twr top1.pcf -ucf top1.ucf

Design file:              top1.ncd
Physical constraint file: top1.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    1.227(R)|    1.307(R)|n_89              |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    2.783(R)|    0.590(R)|n_90              |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
displayValuesA[1]|   10.996(R)|n_89              |   0.000|
displayValuesA[2]|   11.005(R)|n_89              |   0.000|
displayValuesA[3]|   11.585(R)|n_89              |   0.000|
displayValuesA[4]|   10.852(R)|n_89              |   0.000|
displayValuesA[5]|   10.926(R)|n_89              |   0.000|
displayValuesA[6]|   10.797(R)|n_89              |   0.000|
displayValuesA[7]|   11.640(R)|n_89              |   0.000|
-----------------+------------+------------------+--------+

Clock clock to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
displayA              |    6.403(R)|n_90              |   0.000|
sevenSegmentDisplay[0]|    6.404(R)|n_90              |   0.000|
sevenSegmentDisplay[1]|    6.404(R)|n_90              |   0.000|
sevenSegmentDisplay[2]|    6.403(R)|n_90              |   0.000|
sevenSegmentDisplay[3]|    6.404(R)|n_90              |   0.000|
sevenSegmentDisplay[4]|    6.404(R)|n_90              |   0.000|
sevenSegmentDisplay[5]|    6.404(R)|n_90              |   0.000|
sevenSegmentDisplay[6]|    6.404(R)|n_90              |   0.000|
sevenSegmentDisplay[7]|    6.403(R)|n_90              |   0.000|
----------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
h_move[0]      |         |    1.390|         |         |
h_move[1]      |         |    1.390|         |         |
h_move[2]      |         |    1.390|         |         |
h_move[3]      |         |    1.390|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.376|         |         |         |
clock          |    5.004|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock h_move[0]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.216|         |
h_move[0]      |         |         |    0.954|    0.954|
h_move[1]      |         |         |    0.073|    0.073|
h_move[2]      |         |         |    0.455|    0.455|
h_move[3]      |         |         |    0.685|    0.685|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock h_move[1]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.216|         |
h_move[0]      |         |         |    1.601|    1.601|
h_move[1]      |         |         |    0.720|    0.720|
h_move[2]      |         |         |    1.102|    1.102|
h_move[3]      |         |         |    1.332|    1.332|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock h_move[2]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.216|         |
h_move[0]      |         |         |    1.772|    1.772|
h_move[1]      |         |         |    0.891|    0.891|
h_move[2]      |         |         |    1.273|    1.273|
h_move[3]      |         |         |    1.503|    1.503|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock h_move[3]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.216|         |
h_move[0]      |         |         |    1.278|    1.278|
h_move[1]      |         |         |    0.397|    0.397|
h_move[2]      |         |         |    0.779|    0.779|
h_move[3]      |         |         |    1.009|    1.009|
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 15 18:12:50 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 86 MB



