1 19 CarryLookaheadAdder 4 fast 67 D:/verilog-labs/16-carry-lookahead-adder/simulation/questa/rtl_work 0 0 180224 0 110 0
1 9 testbench 4 fast 67 D:/verilog-labs/16-carry-lookahead-adder/simulation/questa/rtl_work 0 0 0 0 64 0
