{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 14:53:54 2021 " "Info: Processing started: Wed Mar 24 14:53:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gray_up_down -c gray_up_down " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gray_up_down -c gray_up_down" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 3 -1 0 } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register state.S3 register Y\[2\]~reg0 138.89 MHz 7.2 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 138.89 MHz between source register \"state.S3\" and destination register \"Y\[2\]~reg0\" (period= 7.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.S3 1 REG LC1_D31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D31; Fanout = 4; REG Node = 'state.S3'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.S3 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 2.200 ns Y\[2\]~reg0 2 REG LC8_D32 1 " "Info: 2: + IC(1.100 ns) + CELL(1.100 ns) = 2.200 ns; Loc. = LC8_D32; Fanout = 1; REG Node = 'Y\[2\]~reg0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { state.S3 Y[2]~reg0 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.100 ns ( 50.00 % ) " "Info: Total cell delay = 1.100 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 50.00 % ) " "Info: Total interconnect delay = 1.100 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { state.S3 Y[2]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { state.S3 {} Y[2]~reg0 {} } { 0.000ns 1.100ns } { 0.000ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns CLK 1 CLK PIN_91 11 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns Y\[2\]~reg0 2 REG LC8_D32 1 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC8_D32; Fanout = 1; REG Node = 'Y\[2\]~reg0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Y[2]~reg0 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK Y[2]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} Y[2]~reg0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns CLK 1 CLK PIN_91 11 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns state.S3 2 REG LC1_D31 4 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC1_D31; Fanout = 4; REG Node = 'state.S3'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK state.S3 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK state.S3 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} state.S3 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK Y[2]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} Y[2]~reg0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK state.S3 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} state.S3 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { state.S3 Y[2]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { state.S3 {} Y[2]~reg0 {} } { 0.000ns 1.100ns } { 0.000ns 1.100ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK Y[2]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} Y[2]~reg0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK state.S3 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} state.S3 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.S7 down CLK 2.200 ns register " "Info: tsu for register \"state.S7\" (data pin = \"down\", clock pin = \"CLK\") is 2.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.000 ns + Longest pin register " "Info: + Longest pin to register delay is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns down 1 PIN PIN_212 8 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_212; Fanout = 8; PIN Node = 'down'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 5.000 ns state.S7 2 REG LC6_D31 4 " "Info: 2: + IC(1.800 ns) + CELL(1.000 ns) = 5.000 ns; Loc. = LC6_D31; Fanout = 4; REG Node = 'state.S7'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { down state.S7 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 64.00 % ) " "Info: Total cell delay = 3.200 ns ( 64.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 36.00 % ) " "Info: Total interconnect delay = 1.800 ns ( 36.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { down state.S7 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { down {} down~out {} state.S7 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns CLK 1 CLK PIN_91 11 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns state.S7 2 REG LC6_D31 4 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC6_D31; Fanout = 4; REG Node = 'state.S7'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK state.S7 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK state.S7 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} state.S7 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { down state.S7 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { down {} down~out {} state.S7 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 1.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK state.S7 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} state.S7 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y\[0\] Y\[0\]~reg0 10.400 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\[0\]\" through register \"Y\[0\]~reg0\" is 10.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns CLK 1 CLK PIN_91 11 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns Y\[0\]~reg0 2 REG LC4_D31 1 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC4_D31; Fanout = 1; REG Node = 'Y\[0\]~reg0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Y[0]~reg0 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK Y[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} Y[0]~reg0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns + Longest register pin " "Info: + Longest register to pin delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y\[0\]~reg0 1 REG LC4_D31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_D31; Fanout = 1; REG Node = 'Y\[0\]~reg0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0]~reg0 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(4.900 ns) 6.200 ns Y\[0\] 2 PIN PIN_66 0 " "Info: 2: + IC(1.300 ns) + CELL(4.900 ns) = 6.200 ns; Loc. = PIN_66; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Y[0]~reg0 Y[0] } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 79.03 % ) " "Info: Total cell delay = 4.900 ns ( 79.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 20.97 % ) " "Info: Total interconnect delay = 1.300 ns ( 20.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Y[0]~reg0 Y[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { Y[0]~reg0 {} Y[0] {} } { 0.000ns 1.300ns } { 0.000ns 4.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK Y[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} Y[0]~reg0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Y[0]~reg0 Y[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { Y[0]~reg0 {} Y[0] {} } { 0.000ns 1.300ns } { 0.000ns 4.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.S0 down CLK -0.600 ns register " "Info: th for register \"state.S0\" (data pin = \"down\", clock pin = \"CLK\") is -0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns CLK 1 CLK PIN_91 11 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 3.500 ns state.S0 2 REG LC2_D31 5 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 3.500 ns; Loc. = LC2_D31; Fanout = 5; REG Node = 'state.S0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK state.S0 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK state.S0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} state.S0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.800 ns + " "Info: + Micro hold delay of destination is 0.800 ns" {  } { { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.200 ns) 2.200 ns down 1 PIN PIN_212 8 " "Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_212; Fanout = 8; PIN Node = 'down'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.900 ns) 4.900 ns state.S0 2 REG LC2_D31 5 " "Info: 2: + IC(1.800 ns) + CELL(0.900 ns) = 4.900 ns; Loc. = LC2_D31; Fanout = 5; REG Node = 'state.S0'" {  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { down state.S0 } "NODE_NAME" } } { "gray_up_down.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.38/gray_up_down.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 63.27 % ) " "Info: Total cell delay = 3.100 ns ( 63.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 36.73 % ) " "Info: Total interconnect delay = 1.800 ns ( 36.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { down state.S0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { down {} down~out {} state.S0 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK state.S0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { CLK {} CLK~out {} state.S0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 2.200ns 0.000ns } "" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { down state.S0 } "NODE_NAME" } } { "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { down {} down~out {} state.S0 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 2.200ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 14:53:54 2021 " "Info: Processing ended: Wed Mar 24 14:53:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
