Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb  1 09:44:01 2021
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bch_encoder_fil_timing_summary_routed.rpt -pb bch_encoder_fil_timing_summary_routed.pb -rpx bch_encoder_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : bch_encoder_fil
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.927        0.000                      0                 3005        0.060        0.000                      0                 3005        3.000        0.000                       0                  1558  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         7.927        0.000                      0                  943        0.089        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       25.181        0.000                      0                 2062        0.060        0.000                      0                 2062       18.750        0.000                       0                  1046  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 1.991ns (29.192%)  route 4.829ns (70.808%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 18.516 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.040     9.860    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X73Y27         LUT5 (Prop_lut5_I3_O)        0.153    10.013 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[4]_i_1/O
                         net (fo=1, routed)           0.646    10.659    u_jtag_mac/u_post_chif_fifo_n_18
    SLICE_X72Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.542    18.516    u_jtag_mac/TCK_BUFG
    SLICE_X72Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[4]/C
                         clock pessimism              0.417    18.933    
                         clock uncertainty           -0.035    18.898    
    SLICE_X72Y27         FDRE (Setup_fdre_C_D)       -0.311    18.587    u_jtag_mac/act_rd_len_sft_reg[4]
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 1.988ns (29.633%)  route 4.721ns (70.367%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 18.515 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.840     9.660    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X73Y27         LUT5 (Prop_lut5_I3_O)        0.150     9.810 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[3]_i_1/O
                         net (fo=1, routed)           0.738    10.548    u_jtag_mac/u_post_chif_fifo_n_19
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.541    18.515    u_jtag_mac/TCK_BUFG
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/C
                         clock pessimism              0.417    18.932    
                         clock uncertainty           -0.035    18.897    
    SLICE_X70Y27         FDRE (Setup_fdre_C_D)       -0.300    18.597    u_jtag_mac/act_rd_len_sft_reg[3]
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 1.988ns (29.891%)  route 4.663ns (70.109%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 18.516 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.938     9.758    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X71Y27         LUT5 (Prop_lut5_I3_O)        0.150     9.908 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[6]_i_1/O
                         net (fo=1, routed)           0.582    10.490    u_jtag_mac/u_post_chif_fifo_n_16
    SLICE_X72Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.542    18.516    u_jtag_mac/TCK_BUFG
    SLICE_X72Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/C
                         clock pessimism              0.417    18.933    
                         clock uncertainty           -0.035    18.898    
    SLICE_X72Y27         FDRE (Setup_fdre_C_D)       -0.309    18.589    u_jtag_mac/act_rd_len_sft_reg[6]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.991ns (29.785%)  route 4.694ns (70.215%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 18.515 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.073     9.893    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X70Y26         LUT5 (Prop_lut5_I3_O)        0.153    10.046 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[7]_i_1/O
                         net (fo=1, routed)           0.478    10.524    u_jtag_mac/u_post_chif_fifo_n_15
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.541    18.515    u_jtag_mac/TCK_BUFG
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[7]/C
                         clock pessimism              0.417    18.932    
                         clock uncertainty           -0.035    18.897    
    SLICE_X70Y27         FDRE (Setup_fdre_C_D)       -0.265    18.632    u_jtag_mac/act_rd_len_sft_reg[7]
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  8.108    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.992ns (30.034%)  route 4.640ns (69.966%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 18.515 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.163     9.983    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X71Y27         LUT5 (Prop_lut5_I3_O)        0.154    10.137 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[8]_i_1/O
                         net (fo=1, routed)           0.334    10.471    u_jtag_mac/u_post_chif_fifo_n_14
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.541    18.515    u_jtag_mac/TCK_BUFG
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[8]/C
                         clock pessimism              0.417    18.932    
                         clock uncertainty           -0.035    18.897    
    SLICE_X70Y27         FDRE (Setup_fdre_C_D)       -0.246    18.651    u_jtag_mac/act_rd_len_sft_reg[8]
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.987ns (30.168%)  route 4.599ns (69.832%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 18.516 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.043     9.863    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X73Y27         LUT5 (Prop_lut5_I3_O)        0.149    10.012 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[5]_i_1/O
                         net (fo=1, routed)           0.413    10.425    u_jtag_mac/u_post_chif_fifo_n_17
    SLICE_X74Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.542    18.516    u_jtag_mac/TCK_BUFG
    SLICE_X74Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[5]/C
                         clock pessimism              0.417    18.933    
                         clock uncertainty           -0.035    18.898    
    SLICE_X74Y27         FDRE (Setup_fdre_C_D)       -0.279    18.619    u_jtag_mac/act_rd_len_sft_reg[5]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.955ns (29.804%)  route 4.604ns (70.196%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 18.515 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.831     9.651    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X71Y27         LUT5 (Prop_lut5_I3_O)        0.117     9.768 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[9]_i_1/O
                         net (fo=1, routed)           0.630    10.398    u_jtag_mac/u_post_chif_fifo_n_13
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.541    18.515    u_jtag_mac/TCK_BUFG
    SLICE_X70Y27         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/C
                         clock pessimism              0.417    18.932    
                         clock uncertainty           -0.035    18.897    
    SLICE_X70Y27         FDRE (Setup_fdre_C_D)       -0.248    18.649    u_jtag_mac/act_rd_len_sft_reg[9]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 1.988ns (30.548%)  route 4.520ns (69.452%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 18.519 - 15.152 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.715     3.839    u_jtag_mac/TCK_BUFG
    SLICE_X67Y28         FDRE                                         r  u_jtag_mac/wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.456     4.295 r  u_jtag_mac/wr_len_reg[2]/Q
                         net (fo=1, routed)           1.093     5.388    u_jtag_mac/wr_len[2]
    SLICE_X66Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.512 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.025 r  u_jtag_mac/ns1_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.025    u_jtag_mac/ns1_inferred__7/i__carry_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.279 r  u_jtag_mac/ns1_inferred__7/i__carry__0/CO[0]
                         net (fo=9, routed)           0.927     7.207    u_jtag_mac/ns11_out
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.367     7.574 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=3, routed)           1.122     8.696    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.820 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.928     9.747    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X71Y28         LUT5 (Prop_lut5_I3_O)        0.150     9.897 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[0]_i_1/O
                         net (fo=1, routed)           0.449    10.347    u_jtag_mac/u_post_chif_fifo_n_22
    SLICE_X70Y31         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.545    18.519    u_jtag_mac/TCK_BUFG
    SLICE_X70Y31         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/C
                         clock pessimism              0.417    18.936    
                         clock uncertainty           -0.035    18.901    
    SLICE_X70Y31         FDRE (Setup_fdre_C_D)       -0.297    18.604    u_jtag_mac/act_rd_len_sft_reg[0]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.532ns (24.148%)  route 4.812ns (75.852%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 18.521 - 15.152 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.718     3.842    u_jtag_mac/TCK_BUFG
    SLICE_X65Y31         FDRE                                         r  u_jtag_mac/sm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     4.298 f  u_jtag_mac/sm_cnt_reg[0]/Q
                         net (fo=16, routed)          1.021     5.319    u_jtag_mac/sm_cnt_reg_n_0_[0]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.152     5.471 r  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=9, routed)           1.072     6.543    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X66Y29         LUT5 (Prop_lut5_I0_O)        0.348     6.891 r  u_jtag_mac/FSM_onehot_cs[9]_i_2/O
                         net (fo=3, routed)           0.485     7.375    u_jtag_mac/FSM_onehot_cs[9]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.328     7.703 r  u_jtag_mac/act_rd_len[12]_i_3/O
                         net (fo=6, routed)           0.982     8.685    u_jtag_mac/act_rd_len[12]_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  u_jtag_mac/ver_act_rd_cnt[15]_i_3/O
                         net (fo=4, routed)           0.603     9.412    u_jtag_mac/ver_act_rd_cnt[15]_i_3_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.536 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.650    10.186    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X63Y34         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.547    18.521    u_jtag_mac/TCK_BUFG
    SLICE_X63Y34         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/C
                         clock pessimism              0.417    18.938    
                         clock uncertainty           -0.035    18.903    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    18.474    u_jtag_mac/ver_act_rd_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.532ns (24.148%)  route 4.812ns (75.852%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 18.521 - 15.152 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.718     3.842    u_jtag_mac/TCK_BUFG
    SLICE_X65Y31         FDRE                                         r  u_jtag_mac/sm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     4.298 f  u_jtag_mac/sm_cnt_reg[0]/Q
                         net (fo=16, routed)          1.021     5.319    u_jtag_mac/sm_cnt_reg_n_0_[0]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.152     5.471 r  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=9, routed)           1.072     6.543    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X66Y29         LUT5 (Prop_lut5_I0_O)        0.348     6.891 r  u_jtag_mac/FSM_onehot_cs[9]_i_2/O
                         net (fo=3, routed)           0.485     7.375    u_jtag_mac/FSM_onehot_cs[9]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.328     7.703 r  u_jtag_mac/act_rd_len[12]_i_3/O
                         net (fo=6, routed)           0.982     8.685    u_jtag_mac/act_rd_len[12]_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  u_jtag_mac/ver_act_rd_cnt[15]_i_3/O
                         net (fo=4, routed)           0.603     9.412    u_jtag_mac/ver_act_rd_cnt[15]_i_3_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.536 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.650    10.186    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X63Y34         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.547    18.521    u_jtag_mac/TCK_BUFG
    SLICE_X63Y34         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                         clock pessimism              0.417    18.938    
                         clock uncertainty           -0.035    18.903    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    18.474    u_jtag_mac/ver_act_rd_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  8.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.692%)  route 0.295ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.574     1.404    u_jtag_mac/TCK_BUFG
    SLICE_X66Y29         FDRE                                         r  u_jtag_mac/data_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         FDRE (Prop_fdre_C_Q)         0.164     1.568 r  u_jtag_mac/data_buffer_reg[3]/Q
                         net (fo=4, routed)           0.295     1.863    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y12         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.881     1.836    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y12         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.358     1.478    
    RAMB18_X3Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     1.774    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.571     1.401    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y23         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.598    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X63Y23         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.836     1.791    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y23         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.390     1.401    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.076     1.477    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.576     1.406    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y27         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.603    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X79Y27         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.842     1.797    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y27         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.391     1.406    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.075     1.481    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.575     1.405    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y26         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y26         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.602    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X81Y26         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.840     1.795    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y26         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.390     1.405    
    SLICE_X81Y26         FDRE (Hold_fdre_C_D)         0.075     1.480    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.573     1.403    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X79Y25         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y25         FDRE (Prop_fdre_C_Q)         0.141     1.544 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.600    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X79Y25         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.839     1.794    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X79Y25         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.391     1.403    
    SLICE_X79Y25         FDRE (Hold_fdre_C_D)         0.075     1.478    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.568     1.398    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y26         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.595    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X55Y26         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.833     1.788    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y26         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.390     1.398    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.075     1.473    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.571     1.401    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X57Y21         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.598    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X57Y21         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.838     1.793    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X57Y21         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.392     1.401    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.075     1.476    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.571     1.401    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y21         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.598    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X59Y21         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.838     1.793    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y21         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.392     1.401    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.075     1.476    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.571     1.401    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y23         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.598    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X63Y23         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.836     1.791    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y23         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.390     1.401    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.075     1.476    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.570     1.400    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y25         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.597    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X63Y25         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.835     1.790    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y25         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.390     1.400    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.075     1.475    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y5    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X3Y5    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X3Y12   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y1  TCK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X65Y32   u_jtag_mac/cs_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X69Y31   u_jtag_mac/cs_d1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X62Y32   u_jtag_mac/cs_d1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X62Y32   u_jtag_mac/cs_d1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X64Y32   u_jtag_mac/cs_d1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X65Y34   u_jtag_mac/cs_d1_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y24   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y23   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y24   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y23   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X65Y34   u_jtag_mac/cs_d1_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X70Y30   u_jtag_mac/cs_d1_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y24   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y24   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y23   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y23   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X54Y22   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X54Y22   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.181ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.493ns  (logic 1.725ns (11.902%)  route 12.768ns (88.098%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.728    -0.884    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/clk_out1
    SLICE_X68Y39         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/Q
                         net (fo=276, routed)         3.966     3.501    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.299     3.800 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr[191]_i_1/O
                         net (fo=85, routed)          4.430     8.230    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/Delay_out1_reg[191]
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.354 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/Delay_out1[33]_i_1/O
                         net (fo=4, routed)           1.260     9.614    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/parallel_in[67]
    SLICE_X72Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.738 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_72/O
                         net (fo=1, routed)           0.599    10.337    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_72_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.461 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_33/O
                         net (fo=1, routed)           0.000    10.461    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_33_n_0
    SLICE_X70Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    10.673 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.797    11.470    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_15_n_0
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.299    11.769 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_5__0/O
                         net (fo=1, routed)           0.821    12.590    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_5__0_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/mem_reg_0_15_0_5_i_2__0/O
                         net (fo=1, routed)           0.896    13.610    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIA0
    SLICE_X66Y32         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.546    38.473    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.577    39.049    
                         clock uncertainty           -0.098    38.952    
    SLICE_X66Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    38.791    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                 25.181    

Slack (MET) :             29.248ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.625ns  (logic 0.966ns (9.091%)  route 9.659ns (90.909%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.728    -0.884    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/clk_out1
    SLICE_X68Y39         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/Q
                         net (fo=276, routed)         3.966     3.501    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.299     3.800 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr[191]_i_1/O
                         net (fo=85, routed)          4.430     8.230    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/Delay_out1_reg[191]
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.354 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/Delay_out1[33]_i_1/O
                         net (fo=4, routed)           1.263     9.618    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/parallel_in[67]
    SLICE_X72Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.742 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd[33]_i_1/O
                         net (fo=1, routed)           0.000     9.742    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_next[33]
    SLICE_X72Y38         FDRE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.553    38.480    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/clk_out1
    SLICE_X72Y38         FDRE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[33]/C
                         clock pessimism              0.577    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X72Y38         FDRE (Setup_fdre_C_D)        0.031    38.990    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[33]
  -------------------------------------------------------------------
                         required time                         38.990    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 29.248    

Slack (MET) :             29.739ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_bch_encoder/Delay_out1_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.037ns  (logic 0.842ns (8.389%)  route 9.195ns (91.611%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.728    -0.884    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/clk_out1
    SLICE_X68Y39         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg/Q
                         net (fo=276, routed)         3.966     3.501    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr_not_empty_reg_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.299     3.800 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/lfsr[191]_i_1/O
                         net (fo=85, routed)          4.430     8.230    u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/Delay_out1_reg[191]
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.354 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_registers/Delay_out1[33]_i_1/O
                         net (fo=4, routed)           0.799     9.153    u_mwfil_chiftop/u_dut/u_bch_encoder/parallel_in[33]
    SLICE_X73Y38         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/Delay_out1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.553    38.480    u_mwfil_chiftop/u_dut/u_bch_encoder/clk_out1
    SLICE_X73Y38         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/Delay_out1_reg[33]/C
                         clock pessimism              0.577    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X73Y38         FDCE (Setup_fdce_C_D)       -0.067    38.892    u_mwfil_chiftop/u_dut/u_bch_encoder/Delay_out1_reg[33]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 29.739    

Slack (MET) :             29.772ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.149ns (23.043%)  route 7.177ns (76.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.721    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X71Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=396, routed)         2.948     2.513    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.637 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.950     3.587    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.243 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.243    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.357    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.579 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.803     5.382    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[8]
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.299     5.681 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.953     6.634    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.758 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.011     7.769    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.154     7.923 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.512     8.436    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538    38.465    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.577    39.041    
                         clock uncertainty           -0.098    38.944    
    SLICE_X54Y28         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.208    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.772    

Slack (MET) :             29.772ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.149ns (23.043%)  route 7.177ns (76.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.721    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X71Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=396, routed)         2.948     2.513    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.637 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.950     3.587    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.243 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.243    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.357    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.579 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.803     5.382    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[8]
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.299     5.681 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.953     6.634    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.758 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.011     7.769    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.154     7.923 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.512     8.436    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538    38.465    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.577    39.041    
                         clock uncertainty           -0.098    38.944    
    SLICE_X54Y28         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.208    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.772    

Slack (MET) :             29.772ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.149ns (23.043%)  route 7.177ns (76.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.721    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X71Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=396, routed)         2.948     2.513    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.637 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.950     3.587    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.243 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.243    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.357    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.579 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.803     5.382    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[8]
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.299     5.681 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.953     6.634    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.758 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.011     7.769    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.154     7.923 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.512     8.436    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538    38.465    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.577    39.041    
                         clock uncertainty           -0.098    38.944    
    SLICE_X54Y28         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.208    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.772    

Slack (MET) :             29.772ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.149ns (23.043%)  route 7.177ns (76.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.721    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X71Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=396, routed)         2.948     2.513    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.637 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.950     3.587    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.243 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.243    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.357    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.579 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.803     5.382    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[8]
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.299     5.681 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.953     6.634    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.758 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.011     7.769    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.154     7.923 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.512     8.436    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538    38.465    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.577    39.041    
                         clock uncertainty           -0.098    38.944    
    SLICE_X54Y28         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.208    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.772    

Slack (MET) :             29.772ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.149ns (23.043%)  route 7.177ns (76.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.721    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X71Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=396, routed)         2.948     2.513    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.637 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.950     3.587    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.243 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.243    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.357    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.579 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.803     5.382    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[8]
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.299     5.681 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.953     6.634    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.758 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.011     7.769    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.154     7.923 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.512     8.436    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538    38.465    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.577    39.041    
                         clock uncertainty           -0.098    38.944    
    SLICE_X54Y28         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.208    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.772    

Slack (MET) :             29.772ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.149ns (23.043%)  route 7.177ns (76.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.721    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X71Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=396, routed)         2.948     2.513    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.637 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.950     3.587    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.243 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.243    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.357    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.579 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.803     5.382    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[8]
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.299     5.681 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.953     6.634    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.758 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.011     7.769    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.154     7.923 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.512     8.436    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538    38.465    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.577    39.041    
                         clock uncertainty           -0.098    38.944    
    SLICE_X54Y28         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.208    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.772    

Slack (MET) :             29.772ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.149ns (23.043%)  route 7.177ns (76.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.721    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X71Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=396, routed)         2.948     2.513    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.124     2.637 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.950     3.587    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.243 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.243    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.357 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.357    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.579 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.803     5.382    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[8]
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.299     5.681 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.953     6.634    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.758 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.011     7.769    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.154     7.923 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.512     8.436    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X54Y28         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538    38.465    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y28         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.577    39.041    
                         clock uncertainty           -0.098    38.944    
    SLICE_X54Y28         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    38.208    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=32, routed)          0.242    -0.217    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD0
    SLICE_X66Y34         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_not_empty_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.984%)  route 0.268ns (59.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.583    -0.596    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/clk_out1
    SLICE_X60Y45         FDCE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_not_empty_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_not_empty_reg_rep/Q
                         net (fo=96, routed)          0.268    -0.187    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_not_empty_reg_rep_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.142 r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd[96]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_next[96]
    SLICE_X58Y50         FDRE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.850    -0.835    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/clk_out1
    SLICE_X58Y50         FDRE                                         r  u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[96]/C
                         clock pessimism              0.507    -0.328    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.120    -0.208    u_mwfil_chiftop/u_dut/u_bch_encoder/u_p2s/buffer_rsvd_reg[96]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.262%)  route 0.225ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.579    -0.600    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y34         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[1]/Q
                         net (fo=30, routed)          0.225    -0.247    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/ADDRD1
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845    -0.840    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/WCLK
    SLICE_X66Y34         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y5      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y12     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y29     u_jtag_mac/chif_simcycle_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y28     u_jtag_mac/chif_simcycle_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y28     u_jtag_mac/chif_simcycle_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y29     u_jtag_mac/chif_simcycle_reg[9]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y29     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y32     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



