{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_alu; (run from /app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_alu\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_alu_8bit -o sim.exe +define+SIMULATION /app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd/alu_8bit.v /app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd/tb_alu_8bit.v (in eda.work/sim_alu.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 2795 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd/eda.work/sim_alu.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_alu_8bit.cpp Vtb_alu_8bit___024root__DepSet_hab87bb63__0.cpp Vtb_alu_8bit___024root__DepSet_hbf10d57e__0.cpp Vtb_alu_8bit__main.cpp Vtb_alu_8bit__Trace__0.cpp Vtb_alu_8bit__ConstPool_0.cpp Vtb_alu_8bit___024root__Slow.cpp Vtb_alu_8bit___024root__DepSet_hab87bb63__0__Slow.cpp Vtb_alu_8bit___024root__DepSet_hbf10d57e__0__Slow.cpp Vtb_alu_8bit__Syms.cpp Vtb_alu_8bit__Trace__0__Slow.cpp Vtb_alu_8bit__TraceDecls__0__Slow.cpp > Vtb_alu_8bit__ALL.cpp\necho \"\" > Vtb_alu_8bit__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_alu_8bit__ALL.o Vtb_alu_8bit__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_alu_8bit__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_alu_8bit__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd/eda.work/sim_alu.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.058 MB sources in 3 modules, into 0.418 MB in 12 C++ files needing 0.002 MB\n- Verilator: Walltime 2.410 s (elab=0.001, cvt=0.016, bld=2.383); cpu 0.034 s on 7 threads; alloced 55.012 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd/eda.work/sim_alu.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_alu.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 2832 for ./obj_dir/sim.exe\nTEST START\n=====================================\n8-bit ALU Testbench\n=====================================\n\n--- Testing ADD Operation ---\nLOG: 21000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h08 actual_value: 8'h08\n  Test:                   ADD: 5 + 3 = 8 PASSED\nLOG: 32000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:         ADD: FF + 1 = 00 (carry) PASSED\nLOG: 43000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h80 actual_value: 8'h80\n  Test:      ADD: 7F + 1 = 80 (overflow) PASSED\nLOG: 54000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:            ADD: 0 + 0 = 0 (zero) PASSED\n\n--- Testing SUB Operation ---\nLOG: 65000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h05 actual_value: 8'h05\n  Test:                   SUB: A - 5 = 5 PASSED\nLOG: 76000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:            SUB: 5 - 5 = 0 (zero) PASSED\nLOG: 87000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:      SUB: 0 - 1 = FF (underflow) PASSED\nLOG: 98000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h7f actual_value: 8'h7f\n  Test:      SUB: 80 - 1 = 7F (overflow) PASSED\n\n--- Testing AND Operation ---\nLOG: 109000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:                AND: F0 & 0F = 00 PASSED\nLOG: 120000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'haa actual_value: 8'haa\n  Test:                AND: FF & AA = AA PASSED\nLOG: 131000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:                AND: 55 & AA = 00 PASSED\n\n--- Testing OR Operation ---\nLOG: 142000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:                 OR: F0 | 0F = FF PASSED\nLOG: 153000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:                 OR: 00 | 00 = 00 PASSED\nLOG: 164000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:                 OR: 55 | AA = FF PASSED\n\n--- Testing XOR Operation ---\nLOG: 175000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:                XOR: FF ^ FF = 00 PASSED\nLOG: 186000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:                XOR: 55 ^ AA = FF PASSED\nLOG: 197000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:                XOR: A5 ^ 5A = FF PASSED\n\n--- Testing NOT Operation ---\nLOG: 208000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:                    NOT: ~00 = FF PASSED\nLOG: 219000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:                    NOT: ~FF = 00 PASSED\nLOG: 230000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h55 actual_value: 8'h55\n  Test:                    NOT: ~AA = 55 PASSED\n\n--- Testing SLL Operation ---\nLOG: 241000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h02 actual_value: 8'h02\n  Test:                SLL: 01 << 1 = 02 PASSED\nLOG: 252000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:        SLL: 80 << 1 = 00 (carry) PASSED\nLOG: 263000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h80 actual_value: 8'h80\n  Test:        SLL: C0 << 1 = 80 (carry) PASSED\n\n--- Testing SRL Operation ---\nLOG: 274000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h01 actual_value: 8'h01\n  Test:                SRL: 02 >> 1 = 01 PASSED\nLOG: 285000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:        SRL: 01 >> 1 = 00 (carry) PASSED\nLOG: 296000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h40 actual_value: 8'h40\n  Test:                SRL: 80 >> 1 = 40 PASSED\n\n--- Testing SRA Operation ---\nLOG: 307000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hc0 actual_value: 8'hc0\n  Test: RA: 80 >> 1 = C0 (sign extended) PASSED\nLOG: 318000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h20 actual_value: 8'h20\n  Test:                SRA: 40 >> 1 = 20 PASSED\nLOG: 329000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:        SRA: 01 >> 1 = 00 (carry) PASSED\n\n--- Testing INC Operation ---\nLOG: 340000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h01 actual_value: 8'h01\n  Test:                 INC: 00 + 1 = 01 PASSED\nLOG: 351000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:         INC: FF + 1 = 00 (carry) PASSED\nLOG: 362000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h80 actual_value: 8'h80\n  Test:      INC: 7F + 1 = 80 (overflow) PASSED\n\n--- Testing DEC Operation ---\nLOG: 373000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:                 DEC: 01 - 1 = 00 PASSED\nLOG: 384000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:     DEC: 00 - 1 = FF (underflow) PASSED\nLOG: 395000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h7f actual_value: 8'h7f\n  Test:      DEC: 80 - 1 = 7F (overflow) PASSED\n\n--- Testing EQ Operation ---\nLOG: 406000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:         EQ: 55 == 55 = FF (true) PASSED\nLOG: 417000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:        EQ: 55 == AA = 00 (false) PASSED\nLOG: 428000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:         EQ: 00 == 00 = FF (true) PASSED\n\n--- Testing LT Operation ---\nLOG: 439000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:          LT: 05 < 0A = FF (true) PASSED\nLOG: 450000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:         LT: 0A < 05 = 00 (false) PASSED\nLOG: 461000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:         LT: 05 < 05 = 00 (false) PASSED\n\n--- Testing GT Operation ---\nLOG: 472000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'hff actual_value: 8'hff\n  Test:          GT: 0A > 05 = FF (true) PASSED\nLOG: 483000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:         GT: 05 > 0A = 00 (false) PASSED\nLOG: 494000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:         GT: 05 > 05 = 00 (false) PASSED\n\n--- Testing PASS Operation ---\nLOG: 505000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'haa actual_value: 8'haa\n  Test:          PASS: AA passed through PASSED\nLOG: 516000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h00 actual_value: 8'h00\n  Test:          PASS: 00 passed through PASSED\nLOG: 527000 : INFO : tb_alu_8bit : dut.result : expected_value: 8'h55 actual_value: 8'h55\n  Test:          PASS: 55 passed through PASSED\n\n=====================================\nTest Summary:\n  Total Tests: 47\n  Passed:      47\n  Failed:      0\n=====================================\nTEST PASSED\n- /app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd/tb_alu_8bit.v:356: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 537ns; walltime 0.005 s; speed 101.054 us/s\n- Verilator: cpu 0.005 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/cd27e037-555a-4caa-9075-c781bf6f61ac.edacmd/eda.work/sim_alu.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_alu_8bit: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_alu.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 13519,
  "stdout_total_size": 13519,
  "message": "Job completed successfully. Runtime: 2.6915671825408936s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771537877.6139321,
  "stop_time": 1771537880.3054993,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 8605,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}