<stg><name>compute</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_1_0_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="11">
<![CDATA[
entry:11 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="11">
<![CDATA[
entry:12 %reg_file_1_0_load = load i11 %reg_file_1_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:13 %store_ln133 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="11">
<![CDATA[
entry:11 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="11">
<![CDATA[
entry:12 %reg_file_1_0_load = load i11 %reg_file_1_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln133 = br void %VITIS_LOOP_134_2

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_134_2:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_134_2:1 %trunc_ln133 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_134_2:2 %icmp_ln133 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_134_2:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_134_2:4 %add_ln133 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_134_2:5 %br_ln133 = br i1 %icmp_ln133, void %VITIS_LOOP_134_2.split, void %for.end41

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="6" op_4_bw="16">
<![CDATA[
VITIS_LOOP_134_2.split:1 %call_ln133 = call void @compute_Pipeline_VITIS_LOOP_134_2, i16 %reg_file_4_1, i16 %reg_file_4_0, i6 %trunc_ln133, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_134_2.split:3 %store_ln133 = store i7 %add_ln133, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.end41:0 %ret_ln149 = ret

]]></Node>
<StgValue><ssdm name="ret_ln149"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="6" op_4_bw="16">
<![CDATA[
VITIS_LOOP_134_2.split:1 %call_ln133 = call void @compute_Pipeline_VITIS_LOOP_134_2, i16 %reg_file_4_1, i16 %reg_file_4_0, i6 %trunc_ln133, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_134_2.split:2 %call_ln133 = call void @compute_Pipeline_VITIS_LOOP_139_3_VITIS_LOOP_141_4, i6 %trunc_ln133, i16 %reg_file_2_0, i16 %reg_file_2_1, i16 %reg_file_0_0_load, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_134_2.split:0 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_134_2.split:2 %call_ln133 = call void @compute_Pipeline_VITIS_LOOP_139_3_VITIS_LOOP_141_4, i6 %trunc_ln133, i16 %reg_file_2_0, i16 %reg_file_2_1, i16 %reg_file_0_0_load, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_134_2.split:4 %br_ln133 = br void %VITIS_LOOP_134_2

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="reg_file_1_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="i" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="reg_file_1_0" to="reg_file_1_0_addr" fromId="46" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_56" to="reg_file_1_0_addr" fromId="56" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_56" to="reg_file_1_0_addr" fromId="56" toId="8">
</dataflow>
<dataflow id="59" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="45" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_56" to="reg_file_0_0_addr" fromId="56" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_56" to="reg_file_0_0_addr" fromId="56" toId="9">
</dataflow>
<dataflow id="62" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="9" toId="10">
</dataflow>
<dataflow id="63" from="reg_file_1_0_addr" to="reg_file_1_0_load" fromId="8" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln133" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="i" to="store_ln133" fromId="7" toId="12">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="reg_file_0_0" to="specmemcore_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="77" from="reg_file_1_0" to="specmemcore_ln0" fromId="46" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="14">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="82" from="reg_file_2_0" to="specmemcore_ln0" fromId="47" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="16">
</dataflow>
<dataflow id="87" from="reg_file_2_1" to="specmemcore_ln0" fromId="48" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="17">
</dataflow>
<dataflow id="92" from="reg_file_3_0" to="specmemcore_ln0" fromId="49" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="17">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="18">
</dataflow>
<dataflow id="97" from="reg_file_3_1" to="specmemcore_ln0" fromId="50" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="19">
</dataflow>
<dataflow id="102" from="reg_file_4_0" to="specmemcore_ln0" fromId="51" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="19">
</dataflow>
<dataflow id="104" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="19">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="20">
</dataflow>
<dataflow id="107" from="reg_file_4_1" to="specmemcore_ln0" fromId="52" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="111" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="9" toId="21">
</dataflow>
<dataflow id="112" from="reg_file_1_0_addr" to="reg_file_1_0_load" fromId="8" toId="22">
</dataflow>
<dataflow id="113" from="i" to="i_7" fromId="7" toId="24">
</dataflow>
<dataflow id="114" from="i_7" to="trunc_ln133" fromId="24" toId="25">
</dataflow>
<dataflow id="115" from="i_7" to="icmp_ln133" fromId="24" toId="26">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln133" fromId="116" toId="26">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="118" toId="27">
</dataflow>
<dataflow id="121" from="StgValue_120" to="empty" fromId="120" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_120" to="empty" fromId="120" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_120" to="empty" fromId="120" toId="27">
</dataflow>
<dataflow id="124" from="i_7" to="add_ln133" fromId="24" toId="28">
</dataflow>
<dataflow id="126" from="StgValue_125" to="add_ln133" fromId="125" toId="28">
</dataflow>
<dataflow id="127" from="icmp_ln133" to="br_ln133" fromId="26" toId="29">
</dataflow>
<dataflow id="129" from="compute_Pipeline_VITIS_LOOP_134_2" to="call_ln133" fromId="128" toId="30">
</dataflow>
<dataflow id="130" from="reg_file_4_1" to="call_ln133" fromId="52" toId="30">
</dataflow>
<dataflow id="131" from="reg_file_4_0" to="call_ln133" fromId="51" toId="30">
</dataflow>
<dataflow id="132" from="trunc_ln133" to="call_ln133" fromId="25" toId="30">
</dataflow>
<dataflow id="133" from="reg_file_1_0_load" to="call_ln133" fromId="22" toId="30">
</dataflow>
<dataflow id="134" from="add_ln133" to="store_ln133" fromId="28" toId="31">
</dataflow>
<dataflow id="135" from="i" to="store_ln133" fromId="7" toId="31">
</dataflow>
<dataflow id="136" from="compute_Pipeline_VITIS_LOOP_134_2" to="call_ln133" fromId="128" toId="33">
</dataflow>
<dataflow id="137" from="reg_file_4_1" to="call_ln133" fromId="52" toId="33">
</dataflow>
<dataflow id="138" from="reg_file_4_0" to="call_ln133" fromId="51" toId="33">
</dataflow>
<dataflow id="139" from="trunc_ln133" to="call_ln133" fromId="25" toId="33">
</dataflow>
<dataflow id="140" from="reg_file_1_0_load" to="call_ln133" fromId="22" toId="33">
</dataflow>
<dataflow id="142" from="compute_Pipeline_VITIS_LOOP_139_3_VITIS_LOOP_141_4" to="call_ln133" fromId="141" toId="34">
</dataflow>
<dataflow id="143" from="trunc_ln133" to="call_ln133" fromId="25" toId="34">
</dataflow>
<dataflow id="144" from="reg_file_2_0" to="call_ln133" fromId="47" toId="34">
</dataflow>
<dataflow id="145" from="reg_file_2_1" to="call_ln133" fromId="48" toId="34">
</dataflow>
<dataflow id="146" from="reg_file_0_0_load" to="call_ln133" fromId="21" toId="34">
</dataflow>
<dataflow id="147" from="reg_file_4_1" to="call_ln133" fromId="52" toId="34">
</dataflow>
<dataflow id="148" from="reg_file_4_0" to="call_ln133" fromId="51" toId="34">
</dataflow>
<dataflow id="149" from="reg_file_3_1" to="call_ln133" fromId="50" toId="34">
</dataflow>
<dataflow id="150" from="reg_file_3_0" to="call_ln133" fromId="49" toId="34">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln131" fromId="151" toId="35">
</dataflow>
<dataflow id="154" from="empty_14" to="specloopname_ln131" fromId="153" toId="35">
</dataflow>
<dataflow id="155" from="compute_Pipeline_VITIS_LOOP_139_3_VITIS_LOOP_141_4" to="call_ln133" fromId="141" toId="36">
</dataflow>
<dataflow id="156" from="trunc_ln133" to="call_ln133" fromId="25" toId="36">
</dataflow>
<dataflow id="157" from="reg_file_2_0" to="call_ln133" fromId="47" toId="36">
</dataflow>
<dataflow id="158" from="reg_file_2_1" to="call_ln133" fromId="48" toId="36">
</dataflow>
<dataflow id="159" from="reg_file_0_0_load" to="call_ln133" fromId="21" toId="36">
</dataflow>
<dataflow id="160" from="reg_file_4_1" to="call_ln133" fromId="52" toId="36">
</dataflow>
<dataflow id="161" from="reg_file_4_0" to="call_ln133" fromId="51" toId="36">
</dataflow>
<dataflow id="162" from="reg_file_3_1" to="call_ln133" fromId="50" toId="36">
</dataflow>
<dataflow id="163" from="reg_file_3_0" to="call_ln133" fromId="49" toId="36">
</dataflow>
<dataflow id="164" from="icmp_ln133" to="StgValue_3" fromId="26" toId="3">
</dataflow>
</dataflows>


</stg>
