
---------- Begin Simulation Statistics ----------
final_tick                               573075711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701720                       # Number of bytes of host memory used
host_op_rate                                    79362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7743.91                       # Real time elapsed on the host
host_tick_rate                               74003432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612536586                       # Number of instructions simulated
sim_ops                                     614574182                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.573076                       # Number of seconds simulated
sim_ticks                                573075711000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.118222                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80874892                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91779986                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10791728                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125690219                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10393602                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10603957                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          210355                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159830448                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064233                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018195                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6814225                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143203780                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14742179                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50133674                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580273212                       # Number of instructions committed
system.cpu0.commit.committedOps             581292704                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1056710380                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550097                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.290161                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    771367492     73.00%     73.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    167061870     15.81%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45696833      4.32%     93.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40123977      3.80%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10652815      1.01%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2796472      0.26%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1947009      0.18%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2321733      0.22%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14742179      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1056710380                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887459                       # Number of function calls committed.
system.cpu0.commit.int_insts                561272333                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952052                       # Number of loads committed
system.cpu0.commit.membars                    2037593                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037599      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322220433     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970239     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910788     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581292704                       # Class of committed instruction
system.cpu0.commit.refs                     251881055                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580273212                       # Number of Instructions Simulated
system.cpu0.committedOps                    581292704                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.955034                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.955034                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            156991226                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3990863                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79952301                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             647922233                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               460222709                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                440051490                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6821555                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9436860                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3298711                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159830448                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                118624745                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    610825775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3465444                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669126491                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          385                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21598234                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140888                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         445760206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          91268494                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.589823                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1067385691                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924742                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               602973579     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               340169342     31.87%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                65392411      6.13%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44852832      4.20%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8016538      0.75%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3627744      0.34%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  309659      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040570      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3016      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1067385691                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67067914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6880439                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149155999                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536334                       # Inst execution rate
system.cpu0.iew.exec_refs                   265239351                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74257363                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              129381392                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198122502                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2023416                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2857651                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76965794                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          631411248                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190981988                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4181767                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608445577                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1012882                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2122866                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6821555                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4197541                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8056242                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29439                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7678                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2362488                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18170450                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5036791                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7678                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       857854                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6022585                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                258598245                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603028968                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.870817                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225191733                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531559                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603076013                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743070377                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384161299                       # number of integer regfile writes
system.cpu0.ipc                              0.511500                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511500                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038516      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338311328     55.22%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139654      0.68%     56.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018060      0.17%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193683943     31.62%     88.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73435792     11.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             612627345                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1332536                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002175                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 222526     16.70%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                970523     72.83%     89.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               139485     10.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             611921311                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2294059856                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603028917                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        681536696                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 625345327                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                612627345                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6065921                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50118540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            87046                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3007426                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29269263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1067385691                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573951                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798465                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          617161983     57.82%     57.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          323073077     30.27%     88.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100331167      9.40%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20622930      1.93%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4979084      0.47%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             530848      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             422910      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             194428      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              69264      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1067385691                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540020                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16651165                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2838625                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198122502                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76965794                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    885                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1134453605                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11699617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              140840285                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370562720                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6378180                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               468302722                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4029742                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8435                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            781145214                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             640252200                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          411271527                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434113323                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6284816                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6821555                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17219401                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                40708802                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       781145170                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88405                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2850                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13599240                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2804                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1673383581                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1273541504                       # The number of ROB writes
system.cpu0.timesIdled                       14129368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  852                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.362278                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4501452                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5601449                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           816710                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7739203                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            259315                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         399884                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          140569                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8709782                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3239                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           484692                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095599                       # Number of branches committed
system.cpu1.commit.bw_lim_events               822161                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4703401                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263374                       # Number of instructions committed
system.cpu1.commit.committedOps              33281478                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    189728254                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175417                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.831115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    175920982     92.72%     92.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6920472      3.65%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2377223      1.25%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1999588      1.05%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       500094      0.26%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       170411      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       943184      0.50%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        74139      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       822161      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    189728254                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320828                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048146                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248622                       # Number of loads committed
system.cpu1.commit.membars                    2035974                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035974      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082907     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266549     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895910      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281478                       # Class of committed instruction
system.cpu1.commit.refs                      12162471                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263374                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281478                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.913633                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.913633                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            169203738                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               335536                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4357042                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39705812                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5950782                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12616641                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484889                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               613626                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2327153                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8709782                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5137263                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184186121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                56522                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40467425                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1633830                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045650                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5580103                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4760767                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.212100                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         190583203                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.661755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               165948818     87.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14269156      7.49%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5610423      2.94%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3452156      1.81%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  877532      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  421840      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2987      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           190583203                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         210556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              515363                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7674343                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190008                       # Inst execution rate
system.cpu1.iew.exec_refs                    12954918                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943736                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147223110                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10281848                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018558                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245963                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2975695                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37977609                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10011182                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           647949                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36252317                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                723914                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1357901                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484889                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3261418                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15965                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          155558                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4554                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          356                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1033226                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        61846                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91180                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        424183                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20876152                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36009631                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876276                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18293274                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188736                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36018845                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44580390                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24577510                       # number of integer regfile writes
system.cpu1.ipc                              0.169101                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169101                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036090      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21821328     59.14%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11109636     30.11%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933072      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36900266                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1096197                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029707                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198544     18.11%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802303     73.19%     91.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95348      8.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35960359                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265548838                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36009619                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42673822                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34922979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36900266                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054630                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4696130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            68932                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           183                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1907639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    190583203                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650316                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167943381     88.12%     88.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14815304      7.77%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4377790      2.30%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1496927      0.79%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1429644      0.75%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             148115      0.08%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             255399      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              86088      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              30555      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      190583203                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193404                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6162646                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528621                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10281848                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2975695                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       190793759                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   955350915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              157534110                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413100                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6691965                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7112197                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1255367                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6423                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47735293                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38726074                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26689212                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13067694                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3962794                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484889                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12359288                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4276112                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47735281                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25025                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13689264                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           594                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   226890660                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76826865                       # The number of ROB writes
system.cpu1.timesIdled                           2484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3887199                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1676                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3907953                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 91075                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5238158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10446288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42562                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33151247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2211461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66276708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2254023                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3959488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1595826                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3612184                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              349                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1277340                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1277337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3959488                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           835                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15683113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15683113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    437289728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               437289728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5238277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5238277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5238277                       # Request fanout histogram
system.membus.respLayer1.occupancy        27072457771                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18166531270                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   573075711000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   573075711000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    835687428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1062369018.542734                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        74000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2837622000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   567225899000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5849812000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    100730212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       100730212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    100730212                       # number of overall hits
system.cpu0.icache.overall_hits::total      100730212                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17894533                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17894533                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17894533                       # number of overall misses
system.cpu0.icache.overall_misses::total     17894533                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233230816998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233230816998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233230816998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233230816998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    118624745                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    118624745                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    118624745                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    118624745                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150850                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150850                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150850                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150850                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13033.635301                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13033.635301                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13033.635301                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13033.635301                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2198                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.269231                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16872120                       # number of writebacks
system.cpu0.icache.writebacks::total         16872120                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1022379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1022379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1022379                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1022379                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16872154                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16872154                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16872154                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16872154                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206753881000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206753881000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206753881000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206753881000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142231                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142231                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142231                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142231                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12254.148522                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12254.148522                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12254.148522                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12254.148522                       # average overall mshr miss latency
system.cpu0.icache.replacements              16872120                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    100730212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      100730212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17894533                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17894533                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233230816998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233230816998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    118624745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    118624745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150850                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150850                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13033.635301                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13033.635301                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1022379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1022379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16872154                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16872154                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206753881000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206753881000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12254.148522                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12254.148522                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999925                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          117602096                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16872120                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.970203                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999925                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        254121642                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       254121642                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228836270                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228836270                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228836270                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228836270                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22370944                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22370944                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22370944                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22370944                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 534671781425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 534671781425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 534671781425                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 534671781425                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    251207214                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    251207214                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    251207214                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    251207214                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089054                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089054                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089054                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089054                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23900.278031                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23900.278031                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23900.278031                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23900.278031                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3716070                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       111817                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            77394                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1663                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.014962                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.238124                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15179474                       # number of writebacks
system.cpu0.dcache.writebacks::total         15179474                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7585190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7585190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7585190                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7585190                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14785754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14785754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14785754                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14785754                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 254990997245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 254990997245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 254990997245                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 254990997245                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058859                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17245.721608                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17245.721608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17245.721608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17245.721608                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15179474                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    162093100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      162093100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18205155                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18205155                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 363400197500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 363400197500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    180298255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    180298255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100972                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100972                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19961.389920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19961.389920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5113121                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5113121                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13092034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13092034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 195611678500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 195611678500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14941.274862                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14941.274862                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66743170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66743170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4165789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4165789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 171271583925                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 171271583925                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70908959                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70908959                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058748                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058748                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41113.840361                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41113.840361                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2472069                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2472069                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1693720                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1693720                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  59379318745                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  59379318745                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023886                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023886                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35058.521329                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35058.521329                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1149                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1149                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          769                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          769                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8260000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8260000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.400938                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.400938                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10741.222367                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10741.222367                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009906                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009906                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       687500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       687500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1848                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1848                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.081169                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081169                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4583.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4583.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       537500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       537500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.081169                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.081169                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3583.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3583.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611440                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611440                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406755                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406755                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31244083000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31244083000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018195                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018195                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399486                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399486                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76813.027498                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76813.027498                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406755                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406755                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30837328000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30837328000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399486                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399486                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75813.027498                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75813.027498                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950752                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244641632                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15192265                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.103039                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950752                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998461                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998461                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519650647                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519650647                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16841060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14041840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              239395                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31123564                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16841060                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14041840                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1269                       # number of overall hits
system.l2.overall_hits::.cpu1.data             239395                       # number of overall hits
system.l2.overall_hits::total                31123564                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             31093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1135388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1785                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            831247                       # number of demand (read+write) misses
system.l2.demand_misses::total                1999513                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            31093                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1135388                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1785                       # number of overall misses
system.l2.overall_misses::.cpu1.data           831247                       # number of overall misses
system.l2.overall_misses::total               1999513                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2750294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106475875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    172270500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83046304500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     192444744500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2750294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106475875000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    172270500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83046304500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    192444744500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16872153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15177228                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1070642                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33123077                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16872153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15177228                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1070642                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33123077                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074809                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.584479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.776401                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060366                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074809                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.584479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.776401                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060366                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88453.815971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93779.285143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96510.084034                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99905.689284                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96245.808104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88453.815971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93779.285143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96510.084034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99905.689284                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96245.808104                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3031343                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1595826                       # number of writebacks
system.l2.writebacks::total                   1595826                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         141604                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59564                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              201294                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        141604                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59564                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             201294                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        31013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       993784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       771683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1798219                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        31013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       993784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       771683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3507409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5305628                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2435498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86859860000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    152411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70615403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160063172500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2435498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86859860000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    152411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70615403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 272406599482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 432469771982                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.569417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.720767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.569417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.720767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160179                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78531.519040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87403.158030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87643.185739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91508.304576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89012.057208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78531.519040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87403.158030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87643.185739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91508.304576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77666.049064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81511.514185                       # average overall mshr miss latency
system.l2.replacements                        7380008                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3710313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3710313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3710313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3710313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29339974                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29339974                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     29339975                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29339975                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3507409                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3507409                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 272406599482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 272406599482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77666.049064                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77666.049064                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 73                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        95500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       156500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.869048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1355.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3410.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2143.835616                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       901500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       566500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1468000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.869048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20232.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20109.589041                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       124500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       184000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        29750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        23000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1341665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           107258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1448923                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         745312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         638244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1383556                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72176359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64141422500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  136317781500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2086977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2832479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.357125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.856126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.488461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96840.462786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100496.710506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98527.115274                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79518                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        36893                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           116411                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       665794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       601351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1267145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  59509620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  54995380500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 114505000500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.319023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.806639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.447363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89381.430292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91453.045725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90364.560094                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16841060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16842329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        31093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2750294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    172270500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2922565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16872153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16875207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.584479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88453.815971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96510.084034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88891.203845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        31013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2435498000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    152411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2587909500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.569417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78531.519040                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87643.185739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79015.312042                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12700175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       132137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12832312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       390076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       193003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          583079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  34299516000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18904882000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53204398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13090251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       325140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13415391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.593600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87930.341780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97951.233919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91247.323262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22671                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84757                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       327990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       170332                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       498322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27350240000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15620022500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42970262500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.523873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83387.420348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91703.393960                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86229.912587                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               116                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1052                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1085                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14165000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1237500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15402500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1201                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.903780                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.891892                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.903414                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13464.828897                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        37500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14195.852535                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          245                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          262                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          807                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          823                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16053988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       320500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16374488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.693299                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.432432                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.685262                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19893.417596                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20031.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19896.097205                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                    69409771                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7380374                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.404641                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.471087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.145098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.104768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.946395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.327172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.157887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.333237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 536777710                       # Number of tag accesses
system.l2.tags.data_accesses                536777710                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1984896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63969344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        111296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49692672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    219398592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          335156800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1984896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       111296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2096192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102132864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102132864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          31014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         999521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         776448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3428103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5236825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1595826                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1595826                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3463584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111624595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           194208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86712228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    382843990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             584838606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3463584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       194208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3657792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178218797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178218797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178218797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3463584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111624595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          194208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86712228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    382843990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            763057403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1571344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     31014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    964919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    760305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3413335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003416048750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10234671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1479360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5236825                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1595827                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5236825                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1595827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  65513                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24483                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            238966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            229554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            233454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            246528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            350396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            380395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            407264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            364704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            483825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            482351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           365663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           284053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           269575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           254707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           250797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            136896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            168495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            147515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74295                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 152898018554                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25856560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            249860118554                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29566.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48316.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4071717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  997356                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5236825                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1595827                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1062123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1123965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1186003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  646488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  516293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  358980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  108520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   52703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1673544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.850158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.201520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.418230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       445848     26.64%     26.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       730412     43.64%     70.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       160525      9.59%     79.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       122091      7.30%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52561      3.14%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28127      1.68%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25096      1.50%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16636      0.99%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        92248      5.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1673544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.618263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.723257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96441     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.292226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83953     87.05%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1464      1.52%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7753      8.04%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2291      2.38%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              724      0.75%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              171      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               53      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96446                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              330963968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4192832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100564480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               335156800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102132928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    584.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  573075615500                       # Total gap between requests
system.mem_ctrls.avgGap                      83873.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1984896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     61754816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       111296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48659520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    218453440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100564480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3463584.238348569721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107760309.527409031987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 194208.195991750923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84909409.116450935602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 381194728.387293338776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175482014.103368610144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        31014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       999521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       776448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3428103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1595827                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1149258501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45778710876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     79426940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38510087470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 164342634767                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13656424263806                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37056.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45800.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45673.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49597.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47939.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8557584.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6374527740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3388115280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19421164140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4486052340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45237504000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100911713010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     135082788480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       314901864990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.494349                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 350101087984                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19136000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 203838623016                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5574683520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2962984200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17502003540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3716238060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45237504000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     156583169550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      88201561920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       319778144790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.003312                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 227621568905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19136000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 326318142095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5682848517.857142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27286343751.578903                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 217402052000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    95716435500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 477359275500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5133309                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5133309                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5133309                       # number of overall hits
system.cpu1.icache.overall_hits::total        5133309                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3954                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3954                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3954                       # number of overall misses
system.cpu1.icache.overall_misses::total         3954                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    232643000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    232643000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    232643000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    232643000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5137263                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5137263                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5137263                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5137263                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000770                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000770                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000770                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000770                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58837.379868                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58837.379868                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58837.379868                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58837.379868                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3022                       # number of writebacks
system.cpu1.icache.writebacks::total             3022                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          900                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          900                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          900                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          900                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3054                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3054                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3054                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3054                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    191009500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    191009500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    191009500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    191009500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000594                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000594                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000594                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000594                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62544.040602                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62544.040602                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62544.040602                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62544.040602                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3022                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5133309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5133309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3954                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3954                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    232643000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    232643000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5137263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5137263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58837.379868                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58837.379868                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          900                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          900                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3054                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3054                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    191009500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    191009500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62544.040602                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62544.040602                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.786834                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5070612                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3022                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1677.899404                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        319685500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.786834                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.993339                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993339                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10277580                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10277580                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9396883                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9396883                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9396883                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9396883                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2301242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2301242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2301242                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2301242                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 180271702422                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 180271702422                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 180271702422                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 180271702422                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11698125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11698125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11698125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11698125                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.196719                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.196719                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.196719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.196719                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78336.699235                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78336.699235                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78336.699235                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78336.699235                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       989911                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        37144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18352                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            460                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.940224                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.747826                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1070023                       # number of writebacks
system.cpu1.dcache.writebacks::total          1070023                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1643900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1643900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1643900                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1643900                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       657342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       657342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       657342                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       657342                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52761693172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52761693172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52761693172                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52761693172                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056192                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80265.209240                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80265.209240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80265.209240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80265.209240                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1070023                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8395673                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8395673                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1406968                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1406968                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  91892747500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  91892747500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9802641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9802641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65312.606612                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65312.606612                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1081164                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1081164                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325804                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325804                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21096906500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21096906500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033236                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033236                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64753.368590                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64753.368590                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1001210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1001210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       894274                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       894274                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88378954922                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88378954922                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471792                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471792                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98827.601968                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98827.601968                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       562736                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       562736                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331538                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331538                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31664786672                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31664786672                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95508.770253                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95508.770253                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6966500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6966500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43814.465409                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43814.465409                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103158                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103158                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69153.061224                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69153.061224                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       638000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       638000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269142                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269142                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.269142                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.269142                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4508.620690                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4508.620690                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426687                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426687                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35518544500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35518544500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83242.621641                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83242.621641                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426687                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426687                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35091857500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35091857500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82242.621641                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82242.621641                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.408434                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11070923                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083929                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.213698                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        319697000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.408434                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919014                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919014                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26517872                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26517872                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 573075711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30291771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5306139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29414316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5784182                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5375903                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2858486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2858486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16875207                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13416565                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1201                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50616425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45550600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3224936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99401091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159633408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1942828864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       388864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137002816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4239853952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12783632                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103873344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45907990                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43551581     94.87%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2313847      5.04%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  42562      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45907990                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66262988988                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22789599744                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25309331289                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626506022                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4601958                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               689242063500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 342622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714152                       # Number of bytes of host memory used
host_op_rate                                   344612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2248.04                       # Real time elapsed on the host
host_tick_rate                               51674518                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770228365                       # Number of instructions simulated
sim_ops                                     774700570                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116166                       # Number of seconds simulated
sim_ticks                                116166352500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.762635                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15394687                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17343657                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1106498                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21904101                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1550501                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1572980                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22479                       # Number of indirect misses.
system.cpu0.branchPred.lookups               29931929                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8574                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8929                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1043636                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201591                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3634157                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25449298                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84623364                       # Number of instructions committed
system.cpu0.commit.committedOps              85940712                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    222235034                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.386711                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.256289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    188453041     84.80%     84.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15428166      6.94%     91.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7751574      3.49%     95.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4237989      1.91%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1425026      0.64%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       521549      0.23%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       570398      0.26%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       213134      0.10%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3634157      1.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    222235034                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363865                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80717340                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329157                       # Number of loads committed
system.cpu0.commit.membars                    1977993                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978652      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62335932     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337694     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193386      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85940712                       # Class of committed instruction
system.cpu0.commit.refs                      21531538                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84623364                       # Number of Instructions Simulated
system.cpu0.committedOps                     85940712                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.732108                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.732108                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            153679371                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                63733                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14293152                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115312923                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18272505                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51188981                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1044461                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                99876                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1908795                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   29931929                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18919903                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    200778263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               241134                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          231                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121509764                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 347                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1681                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2215170                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129463                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24206006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16945188                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.525561                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         226094113                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.544683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919560                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               147123225     65.07%     65.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                46823549     20.71%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25719721     11.38%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4178780      1.85%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  484937      0.21%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  960530      0.42%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23964      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  771199      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           226094113                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1835                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1247                       # number of floating regfile writes
system.cpu0.idleCycles                        5106033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1118416                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25203653                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.451439                       # Inst execution rate
system.cpu0.iew.exec_refs                    26604699                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2494915                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                9205960                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25466816                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            784423                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           385383                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2776777                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111271524                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24109784                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           989244                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104372657                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 98865                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18054054                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1044461                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18211529                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       153076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67772                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          367                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          606                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4115                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6137659                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       574396                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           606                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       599328                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        519088                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 77873633                       # num instructions consuming a value
system.cpu0.iew.wb_count                    102923348                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756983                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 58949016                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.445170                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103150903                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               134992477                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75732560                       # number of integer regfile writes
system.cpu0.ipc                              0.366018                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.366018                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1979337      1.88%      1.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76328560     72.44%     74.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29782      0.03%     74.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67344      0.06%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 74      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                730      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                56      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               276      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24456036     23.21%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2498711      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            647      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105361900                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2264                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4394                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1974                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2615                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     288772                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002741                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 199680     69.15%     69.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     69.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    111      0.04%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     69.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 77548     26.85%     96.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11251      3.90%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              118      0.04%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             103669071                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         437153766                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    102921374                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        136600274                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108331087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105361900                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2940437                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25330815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            51474                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        287938                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10696880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    226094113                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.466009                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.966716                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          165313519     73.12%     73.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33999486     15.04%     88.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18087962      8.00%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3480145      1.54%     97.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2951707      1.31%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1019343      0.45%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             960759      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             171578      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             109614      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      226094113                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.455717                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1113613                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          201414                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25466816                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2776777                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2651                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       231200146                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1132685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30146107                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62418396                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                479768                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19433024                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12770701                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                85322                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148126116                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             113471547                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           83443725                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51590808                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1000718                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1044461                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15319966                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21025334                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2022                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148124094                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     108559747                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            776832                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5054593                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        776848                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   329986337                       # The number of ROB reads
system.cpu0.rob.rob_writes                  226720941                       # The number of ROB writes
system.cpu0.timesIdled                         207895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  383                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.031154                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14970568                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16266848                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           988342                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20452272                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1023930                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1031021                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7091                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27249654                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2222                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1075                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           987267                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620917                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2893546                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236444                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25189962                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068415                       # Number of instructions committed
system.cpu1.commit.committedOps              74185676                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    172512441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.430031                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.286018                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    142002448     82.31%     82.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14460226      8.38%     90.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6874200      3.98%     94.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4105643      2.38%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1174298      0.68%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       412623      0.24%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       374753      0.22%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       214704      0.12%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2893546      1.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    172512441                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468774                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376784                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302333                       # Number of loads committed
system.cpu1.commit.membars                    1676035                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676035      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821092     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303408     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1384965      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185676                       # Class of committed instruction
system.cpu1.commit.refs                      17688373                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068415                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185676                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.419522                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.419522                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            113101501                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1281                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13841365                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103176049                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12782748                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47811574                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                987571                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2068                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1576473                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27249654                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16589109                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    158221732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               177272                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     109229120                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1977292                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154135                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17049489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15994498                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.617845                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         176259867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.628048                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.964003                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               105556458     59.89%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41467034     23.53%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23669259     13.43%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3532372      2.00%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  346396      0.20%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  953582      0.54%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     318      0.00%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  734003      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     445      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           176259867                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         530762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1065162                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22427716                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.519069                       # Inst execution rate
system.cpu1.iew.exec_refs                    22267410                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1472823                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8486462                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22406519                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            701674                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           339692                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1727716                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99292709                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20794587                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           897011                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91766543                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                157134                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8827403                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                987571                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9041680                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             669                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6104186                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       341676                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       563344                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        501818                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 69800025                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90779426                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749748                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52332424                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.513486                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91010027                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119638156                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67032663                       # number of integer regfile writes
system.cpu1.ipc                              0.413305                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.413305                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676329      1.81%      1.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68420496     73.84%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  96      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21091036     22.76%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1475501      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92663554                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     339043                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003659                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 316413     93.33%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 22562      6.65%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   68      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91326268                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         361997849                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90779426                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124399755                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96632263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92663554                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2660446                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25107033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71831                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        424002                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11017346                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    176259867                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.525721                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.026139                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          124233275     70.48%     70.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27491672     15.60%     86.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16774187      9.52%     95.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3242348      1.84%     97.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2211854      1.25%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1108329      0.63%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             965464      0.55%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             147285      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              85453      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      176259867                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.524143                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1001442                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          158841                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22406519                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1727716                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    294                       # number of misc regfile reads
system.cpu1.numCycles                       176790629                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    55422930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               21954036                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797474                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                471561                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13642564                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5848374                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36792                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133574262                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101421768                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           74599979                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48183915                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                988788                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                987571                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8211178                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20802505                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133574262                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      83280603                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            708853                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3451372                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        708919                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   268993415                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202593775                       # The number of ROB writes
system.cpu1.timesIdled                           4929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4090043                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5458                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4107118                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 99474                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5727838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11406444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       115453                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        74311                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3113123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2189542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6226279                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2263853                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5700361                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       355693                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5323295                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1067                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            857                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25031                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5700363                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           138                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17131836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17131836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    389189440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               389189440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1480                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5727456                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5727456    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5727456                       # Request fanout histogram
system.membus.respLayer1.occupancy        29545253093                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13914398132                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   116166352500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   116166352500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17698703.125000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17643005.969587                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       234000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     39885000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   115599994000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    566358500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18655702                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18655702                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18655702                       # number of overall hits
system.cpu0.icache.overall_hits::total       18655702                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       264195                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        264195                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       264195                       # number of overall misses
system.cpu0.icache.overall_misses::total       264195                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6283754498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6283754498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6283754498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6283754498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18919897                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18919897                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18919897                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18919897                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013964                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013964                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013964                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013964                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23784.532251                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23784.532251                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23784.532251                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23784.532251                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2852                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.941176                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       241823                       # number of writebacks
system.cpu0.icache.writebacks::total           241823                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        22299                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        22299                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        22299                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        22299                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       241896                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       241896                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       241896                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       241896                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5562991998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5562991998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5562991998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5562991998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012785                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012785                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012785                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012785                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22997.453443                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22997.453443                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22997.453443                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22997.453443                       # average overall mshr miss latency
system.cpu0.icache.replacements                241823                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18655702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18655702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       264195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       264195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6283754498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6283754498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18919897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18919897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23784.532251                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23784.532251                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        22299                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        22299                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       241896                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       241896                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5562991998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5562991998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012785                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012785                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22997.453443                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22997.453443                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998288                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18897867                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           241929                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            78.113277                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998288                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38081691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38081691                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20372635                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20372635                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20372635                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20372635                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4032286                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4032286                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4032286                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4032286                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 263404276560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 263404276560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 263404276560                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 263404276560                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24404921                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24404921                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24404921                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24404921                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.165224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.165224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.165224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.165224                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65323.808024                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65323.808024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65323.808024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65323.808024                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10675630                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10173                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           177731                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.066224                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.026549                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781579                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781579                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2256851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2256851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2256851                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2256851                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775435                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 132212271484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 132212271484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 132212271484                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 132212271484                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072749                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072749                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74467.536961                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74467.536961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74467.536961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74467.536961                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781579                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19298266                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19298266                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3577738                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3577738                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 236583846500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 236583846500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22876004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22876004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.156397                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156397                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66126.655026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66126.655026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1864406                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1864406                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1713332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1713332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 129044007000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 129044007000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 75317.572426                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75317.572426                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1074369                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1074369                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       454548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       454548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  26820430060                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26820430060                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528917                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528917                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.297301                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.297301                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59004.615706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59004.615706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       392445                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       392445                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62103                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62103                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3168264484                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3168264484                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040619                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040619                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51016.287200                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51016.287200                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       672217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       672217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    189870000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    189870000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26268.677366                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26268.677366                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          367                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          367                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6861                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6861                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    175135500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    175135500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010098                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010098                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25526.235243                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25526.235243                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       664018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       664018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5547000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5547000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000776                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000776                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        10750                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        10750                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          507                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          507                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5040000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5040000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000763                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000763                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9940.828402                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9940.828402                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          945                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          945                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     15536000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     15536000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8929                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8929                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.105835                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.105835                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16440.211640                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16440.211640                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     14591000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     14591000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.105835                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.105835                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15440.211640                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15440.211640                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993765                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23503019                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782535                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.185166                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993765                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53298161                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53298161                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              214132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              508234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              283694                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1006946                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             214132                       # number of overall hits
system.l2.overall_hits::.cpu0.data             508234                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                886                       # number of overall hits
system.l2.overall_hits::.cpu1.data             283694                       # number of overall hits
system.l2.overall_hits::total                 1006946                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1272425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            799010                       # number of demand (read+write) misses
system.l2.demand_misses::total                2103296                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27712                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1272425                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4149                       # number of overall misses
system.l2.overall_misses::.cpu1.data           799010                       # number of overall misses
system.l2.overall_misses::total               2103296                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2495756500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 123325431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    377279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79322583999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205521050499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2495756500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 123325431000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    377279000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79322583999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205521050499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          241844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1780659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5035                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3110242                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         241844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1780659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5035                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3110242                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.114586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.714581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.824032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.737976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.676248                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.114586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.714581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.824032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.737976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.676248                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90060.497258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96921.571802                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90932.513859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99276.084153                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97713.802764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90060.497258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96921.571802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90932.513859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99276.084153                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97713.802764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              11144                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       263                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.372624                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3282178                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              355693                       # number of writebacks
system.l2.writebacks::total                    355693                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          78138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28472                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              106846                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         78138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28472                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             106846                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1194287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       770538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1996450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1194287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       770538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3804221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5800671                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2210451501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 106750511500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    333591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  69819242502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 179113796503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2210451501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 106750511500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    333591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  69819242502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 283804199165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 462917995668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.670699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.812314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.711679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.641895                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.670699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.812314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.711679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.865022                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80277.882731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89384.303354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81562.591687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90611.030867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89716.144408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80277.882731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89384.303354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81562.591687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90611.030867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74602.447956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79804.215007                       # average overall mshr miss latency
system.l2.replacements                        7851975                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       420215                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           420215                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       420215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       420215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2583729                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2583729                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2583729                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2583729                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3804221                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3804221                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 283804199165                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 283804199165                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74602.447956                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74602.447956                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   86                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                274                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       272500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       453500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.736402                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.809917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.761111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1548.295455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1846.938776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1655.109489                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           273                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3552500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1917500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5470000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.736402                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.801653                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.758333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20184.659091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19768.041237                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20036.630037                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              169                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       326500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        66500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       393000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.929688                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.943396                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933702                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2743.697479                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         1330                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2325.443787                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2414500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       974000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3388500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.929688                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.924528                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928177                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20289.915966                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19877.551020                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20169.642857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42492                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          34116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2741060000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2096201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4837261500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.550098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.627026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.579853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80345.292531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85461.574527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82485.190301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15535                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33735                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        15916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1393792000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    932493000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2326285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.256635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.229894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.246292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87571.751696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103690.981875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93391.344494                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        214132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             215018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            31861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2495756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    377279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2873035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       241844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         246879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.114586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.824032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90060.497258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90932.513859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90174.052917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2210451501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    333591000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2544042501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.113854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.812314                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.128099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80277.882731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81562.591687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80444.031652                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       480332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       269104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            749436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1238309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       774482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2012791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 120584371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  77226382499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197810753499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2762227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.720516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97378.256154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99713.592439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98276.847173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        59938                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12937                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        72875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1178371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       761545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1939916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 105356719500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68886749502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174243469002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.685641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.729739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.702301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89408.785094                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90456.571184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89820.110253                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          104                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               104                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          146                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             146                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       267500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       267500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          250                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           250                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.584000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.584000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1832.191781                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1832.191781                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2655000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2655000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.552000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.552000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19239.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19239.130435                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                     9737566                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7852151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.240114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.551464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.360909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.467247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.834445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    39.771298                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.242992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.085426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.044288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.621427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56772015                       # Number of tag accesses
system.l2.tags.data_accesses                 56772015                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1762304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      76600576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        261760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49346240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    238454208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          366425088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1762304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       261760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2024064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22764352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22764352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1196884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         771035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3725847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5725392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       355693                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             355693                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15170520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        659404159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2253320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        424789442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2052696008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3154313449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15170520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2253320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17423841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195963388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195963388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195963388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15170520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       659404159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2253320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       424789442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2052696008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3350276837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    347146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1180307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    766707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3711825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000486458750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20831                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20831                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9644649                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             327706                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5725394                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     355693                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5725394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   355693                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  34951                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8547                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            258122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            267718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            274538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            266145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            272372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            581184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            624601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            541065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            425003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            452070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           347749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           341517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           267231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           248766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           260843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           261519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17755                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 156803345886                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28452215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            263499152136                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27555.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46305.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4780122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5725394                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               355693                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  899555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  966826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1036662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  597461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  558647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  462981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  303540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  252209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  194457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  131293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  99881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  75251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  17693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       941810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    410.279611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   304.604050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.540474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47051      5.00%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       454556     48.26%     53.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58328      6.19%     59.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       106660     11.33%     70.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52549      5.58%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21960      2.33%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27227      2.89%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22013      2.34%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151466     16.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       941810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     273.165090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    131.899394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    361.207757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8552     41.05%     41.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3455     16.59%     57.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         5207     25.00%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1989      9.55%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          305      1.46%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           52      0.25%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           60      0.29%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          105      0.50%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          148      0.71%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          162      0.78%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          166      0.80%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          137      0.66%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          107      0.51%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           69      0.33%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           63      0.30%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           68      0.33%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           84      0.40%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           38      0.18%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           23      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           20      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           17      0.08%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20831                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.664490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.623203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.232932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14961     71.82%     71.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              722      3.47%     75.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3584     17.21%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              984      4.72%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              294      1.41%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              103      0.49%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               79      0.38%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.20%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20831                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              364188352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2236864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22216832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               366425216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22764352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3135.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3154.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116166444000                       # Total gap between requests
system.mem_ctrls.avgGap                      19102.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1760896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     75539648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       261760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49069248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    237556800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22216832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15158399.675155505538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 650271325.339237093925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2253320.297717017587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 422404998.900176346302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2044970810.286911487579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191250147.068188279867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1196884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       771035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3725849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       355693                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1068785224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  57375982281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    162853723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37941949144                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 166949581764                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2830294687584                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38814.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47937.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39817.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49209.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44808.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7957127.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3008046300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1598829705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18597543720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          820140300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9170428800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51692789850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1077108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85964887635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        740.015381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2353141406                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3879200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109934011094                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3716448540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1975339245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22032212160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          991920060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9170428800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51917060340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        888249600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90691658745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        780.705056                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1864386634                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3879200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 110422765866                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    132876277.511962                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   224956933.095563                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    670443000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    88395210500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27771142000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16583778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16583778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16583778                       # number of overall hits
system.cpu1.icache.overall_hits::total       16583778                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5331                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5331                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5331                       # number of overall misses
system.cpu1.icache.overall_misses::total         5331                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    417761000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    417761000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    417761000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    417761000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16589109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16589109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16589109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16589109                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000321                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000321                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000321                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78364.471956                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78364.471956                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78364.471956                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78364.471956                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5035                       # number of writebacks
system.cpu1.icache.writebacks::total             5035                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          296                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          296                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5035                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5035                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5035                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5035                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    394866500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    394866500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    394866500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    394866500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78424.329692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78424.329692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78424.329692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78424.329692                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5035                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16583778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16583778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5331                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5331                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    417761000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    417761000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16589109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16589109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000321                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78364.471956                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78364.471956                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          296                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5035                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5035                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    394866500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    394866500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78424.329692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78424.329692                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16654564                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5067                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3286.868759                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33183253                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33183253                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17652486                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17652486                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17652486                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17652486                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3322766                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3322766                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3322766                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3322766                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 226368917990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 226368917990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 226368917990                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 226368917990                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20975252                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20975252                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20975252                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20975252                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158414                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68126.650504                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68126.650504                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68126.650504                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68126.650504                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2212966                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20003                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29288                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            235                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.558795                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.119149                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082401                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082401                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2245080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2245080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2245080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2245080                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077686                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84555398991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84555398991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84555398991                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84555398991                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051379                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051379                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051379                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051379                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78460.144227                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78460.144227                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78460.144227                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78460.144227                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082401                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17200059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17200059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2949268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2949268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 202084500000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 202084500000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20149327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20149327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146371                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146371                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68520.222645                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68520.222645                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1910612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1910612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82246164500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82246164500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79185.182101                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79185.182101                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       452427                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        452427                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       373498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       373498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24284417990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24284417990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65018.870222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65018.870222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       334468                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       334468                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2309234491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2309234491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59165.628773                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59165.628773                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552878                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552878                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6280                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6280                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    168797500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    168797500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011231                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011231                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26878.582803                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26878.582803                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    151743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    151743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010993                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010993                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24685.700342                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24685.700342                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          364                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          364                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2941000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2941000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559034                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559034                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000651                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000651                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8079.670330                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8079.670330                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2578000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2578000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000649                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000649                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7101.928375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7101.928375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          561                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          561                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7265000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7265000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1075                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1075                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.521860                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.521860                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12950.089127                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12950.089127                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          561                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          561                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6704000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6704000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.521860                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.521860                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11950.089127                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11950.089127                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.661441                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19851592                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084010                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.313108                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.661441                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989420                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989420                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45273021                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45273021                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 116166352500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3011648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2690623                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7496282                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5930677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1151                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           870                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101520                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101520                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        246932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764716                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          250                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       725564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5346604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3250037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9337310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     30954688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227983232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       644480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138566720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              398149120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13787058                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22951616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16898092                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145311                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364679                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14516928     85.91%     85.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2306853     13.65%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  74311      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16898092                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6223978997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2675450848                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         362941807                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627344531                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7576951                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
