<stg><name>Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %v70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten40"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 0, i10 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %v70

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %v71

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i21:0 %indvar_flatten40_load = load i10 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="indvar_flatten40_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i21:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i21:2 %icmp_ln116 = icmp_eq  i10 %indvar_flatten40_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i21:3 %add_ln116_1 = add i10 %indvar_flatten40_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i21:4 %br_ln116 = br i1 %icmp_ln116, void %for.inc7.i, void %_Z13Context_layerPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_S6_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc7.i:0 %v71_load = load i7 %v71

]]></Node>
<StgValue><ssdm name="v71_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc7.i:1 %v70_load = load i4 %v70

]]></Node>
<StgValue><ssdm name="v70_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc7.i:2 %add_ln116 = add i4 %v70_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc7.i:5 %icmp_ln117 = icmp_eq  i7 %v71_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc7.i:6 %select_ln116 = select i1 %icmp_ln117, i7 0, i7 %v71_load

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc7.i:7 %select_ln116_1 = select i1 %icmp_ln117, i4 %add_ln116, i4 %v70_load

]]></Node>
<StgValue><ssdm name="select_ln116_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7.i:8 %p_cast16_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln116_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast16_mid2_v"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc7.i:9 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast16_mid2_v, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="4">
<![CDATA[
for.inc7.i:10 %trunc_ln116 = trunc i4 %select_ln116_1

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
for.inc7.i:12 %zext_ln118 = zext i7 %select_ln116

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc7.i:13 %add_ln118 = add i8 %tmp_s, i8 %zext_ln118

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc7.i:20 %switch_ln118 = switch i2 %trunc_ln116, void %arrayidx61.0.0.01.i27.case.3, i2 0, void %arrayidx61.0.0.01.i27.case.0, i2 1, void %arrayidx61.0.0.01.i27.case.1, i2 2, void %arrayidx61.0.0.01.i27.case.2

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx61.0.0.01.i27.exit:0 %add_ln117 = add i7 %select_ln116, i7 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.exit:1 %store_ln117 = store i10 %add_ln116_1, i10 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.exit:2 %store_ln117 = store i4 %select_ln116_1, i4 %v70

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.exit:3 %store_ln117 = store i7 %add_ln117, i7 %v71

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.exit:4 %br_ln117 = br void %for.inc.i21

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
_Z13Context_layerPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_S6_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_116_1_VITIS_LOOP_117_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc7.i:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
for.inc7.i:14 %zext_ln118_1 = zext i8 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i:15 %v102_V_addr = getelementptr i24 %v102_V, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="v102_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i:16 %v102_V_1_addr = getelementptr i24 %v102_V_1, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="v102_V_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i:17 %v102_V_2_addr = getelementptr i24 %v102_V_2, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="v102_V_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i:18 %v102_V_3_addr = getelementptr i24 %v102_V_3, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="v102_V_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.i:19 %specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln117"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
arrayidx61.0.0.01.i27.case.2:0 %store_ln118 = store i24 0, i8 %v102_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.case.2:1 %br_ln118 = br void %arrayidx61.0.0.01.i27.exit

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
arrayidx61.0.0.01.i27.case.1:0 %store_ln118 = store i24 0, i8 %v102_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.case.1:1 %br_ln118 = br void %arrayidx61.0.0.01.i27.exit

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
arrayidx61.0.0.01.i27.case.0:0 %store_ln118 = store i24 0, i8 %v102_V_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.case.0:1 %br_ln118 = br void %arrayidx61.0.0.01.i27.exit

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
arrayidx61.0.0.01.i27.case.3:0 %store_ln118 = store i24 0, i8 %v102_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.0.0.01.i27.case.3:1 %br_ln118 = br void %arrayidx61.0.0.01.i27.exit

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
