

================================================================
== Vivado HLS Report for 'simple_top'
================================================================
* Date:           Fri Apr 25 12:31:45 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        simple_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      98|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      64|
|Register         |        -|      -|     132|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     132|     162|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |i_1_fu_111_p2   |     +    |      0|  0|  32|          32|           1|
    |tmp_2_fu_96_p2  |     +    |      0|  0|  32|          32|           4|
    |icmp_fu_79_p2   |   icmp   |      0|  0|  34|          27|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  98|          91|           6|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |i_fu_42        |  32|          2|   32|         64|
    |inPtr_address  |  32|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          |  64|          5|   64|        160|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |ap_CS_fsm                |   4|    4|          0|
    |i_fu_42                  |  32|   32|          0|
    |i_load_2_reg_148         |  32|   32|          0|
    |inPtr_addr_read_reg_138  |  32|   32|          0|
    |tmp_2_reg_143            |  32|   32|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 132|  132|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  simple_top  | return value |
|inPtr_req_din      | out |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_req_full_n   |  in |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_req_write    | out |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_rsp_empty_n  |  in |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_rsp_read     | out |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_address      | out |   32|   ap_bus   |     inPtr    |    pointer   |
|inPtr_datain       |  in |   32|   ap_bus   |     inPtr    |    pointer   |
|inPtr_dataout      | out |   32|   ap_bus   |     inPtr    |    pointer   |
|inPtr_size         | out |   32|   ap_bus   |     inPtr    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

