{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555388349958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555388349958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 00:19:09 2019 " "Processing started: Tue Apr 16 00:19:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555388349958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1555388349958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_RX -c CWRU_Transceiver_RX --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_RX -c CWRU_Transceiver_RX --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1555388349958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1555388350739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1555388350739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_sampler " "Found entity 1: shift_sampler" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555388360099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555388360099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sample_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sample_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_decoder " "Found entity 1: sample_decoder" {  } { { "src/sample_decoder.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/sample_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555388360099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555388360099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_display " "Found entity 1: HEX_display" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555388360099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555388360099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_RX_tb " "Found entity 1: CWRU_Transceiver_RX_tb" {  } { { "src/CWRU_Transceiver_RX_tb.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555388360114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555388360114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_RX " "Found entity 1: CWRU_Transceiver_RX" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555388360114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555388360114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_40_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_40_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_40_gen " "Found entity 1: clk_40_gen" {  } { { "src/clk_40_gen.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/clk_40_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555388360130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555388360130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CWRU_Transceiver_RX " "Elaborating entity \"CWRU_Transceiver_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1555388360177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_40_gen clk_40_gen:c " "Elaborating entity \"clk_40_gen\" for hierarchy \"clk_40_gen:c\"" {  } { { "src/CWRU_Transceiver_RX.v" "c" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555388360177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_sampler shift_sampler:s " "Elaborating entity \"shift_sampler\" for hierarchy \"shift_sampler:s\"" {  } { { "src/CWRU_Transceiver_RX.v" "s" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555388360177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_decoder sample_decoder:d " "Elaborating entity \"sample_decoder\" for hierarchy \"sample_decoder:d\"" {  } { { "src/CWRU_Transceiver_RX.v" "d" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555388360192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_display HEX_display:h " "Elaborating entity \"HEX_display\" for hierarchy \"HEX_display:h\"" {  } { { "src/CWRU_Transceiver_RX.v" "h" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555388360192 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 HEX_display.v(6) " "Verilog HDL Always Construct warning at HEX_display.v(6): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] HEX_display.v(10) " "Inferred latch for \"HEX0\[0\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] HEX_display.v(10) " "Inferred latch for \"HEX0\[1\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] HEX_display.v(10) " "Inferred latch for \"HEX0\[2\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] HEX_display.v(10) " "Inferred latch for \"HEX0\[3\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] HEX_display.v(10) " "Inferred latch for \"HEX0\[4\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] HEX_display.v(10) " "Inferred latch for \"HEX0\[5\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] HEX_display.v(10) " "Inferred latch for \"HEX0\[6\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555388360192 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC 24 " "Ignored 24 assignments for entity \"DE1_SOC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555388360286 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1555388360286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555388360317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 00:19:20 2019 " "Processing ended: Tue Apr 16 00:19:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555388360317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555388360317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555388360317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1555388360317 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 27 s " "Quartus Prime Flow was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1555388360942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555388361489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555388361505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 00:19:21 2019 " "Processing started: Tue Apr 16 00:19:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555388361505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1555388361505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX " "Command: quartus_sh -t c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1555388361505 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX " "Quartus(args): --rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1555388361505 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1555388361786 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1555388361958 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1555388361958 ""}
{ "Warning" "0" "" "Warning: File CWRU_Transceiver_RX_run_msim_rtl_verilog.do already exists - backing up current file as CWRU_Transceiver_RX_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File CWRU_Transceiver_RX_run_msim_rtl_verilog.do already exists - backing up current file as CWRU_Transceiver_RX_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1555388362020 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" {  } { { "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1555388362052 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1555388362052 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1555388362067 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1555388362067 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" {  } { { "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" "0" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1555388362067 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1555388362067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555388362067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 00:19:22 2019 " "Processing ended: Tue Apr 16 00:19:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555388362067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555388362067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555388362067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1555388362067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 28 s " "Quartus Prime Flow was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1555388480707 ""}
