Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 22 07:35:58 2018
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk_div1er/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_div2er/clk_div_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: refComp1/clk_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.017        0.000                      0                   67        0.263        0.000                      0                   67        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.017        0.000                      0                   67        0.263        0.000                      0                   67        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 clk_div1er/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.828ns (20.907%)  route 3.132ns (79.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.696     5.298    clk_div1er/CLK
    SLICE_X3Y120         FDCE                                         r  clk_div1er/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.456     5.754 r  clk_div1er/count_reg[31]/Q
                         net (fo=2, routed)           0.873     6.627    clk_div1er/count[31]
    SLICE_X3Y120         LUT4 (Prop_lut4_I2_O)        0.124     6.751 r  clk_div1er/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.014    clk_div1er/count[31]_i_8_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.138 r  clk_div1er/count[31]_i_3/O
                         net (fo=32, routed)          1.997     9.135    clk_div1er/count[31]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I1_O)        0.124     9.259 r  clk_div1er/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.259    clk_div1er/count_0[7]
    SLICE_X3Y115         FDCE                                         r  clk_div1er/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.583    15.005    clk_div1er/CLK
    SLICE_X3Y115         FDCE                                         r  clk_div1er/count_reg[7]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.031    15.276    clk_div1er/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 clk_div1er/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.828ns (20.950%)  route 3.124ns (79.050%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.696     5.298    clk_div1er/CLK
    SLICE_X3Y120         FDCE                                         r  clk_div1er/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.456     5.754 r  clk_div1er/count_reg[31]/Q
                         net (fo=2, routed)           0.873     6.627    clk_div1er/count[31]
    SLICE_X3Y120         LUT4 (Prop_lut4_I2_O)        0.124     6.751 r  clk_div1er/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.014    clk_div1er/count[31]_i_8_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.138 r  clk_div1er/count[31]_i_3/O
                         net (fo=32, routed)          1.989     9.127    clk_div1er/count[31]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I1_O)        0.124     9.251 r  clk_div1er/clk_div_i_1/O
                         net (fo=1, routed)           0.000     9.251    clk_div1er/clk_div_i_1_n_0
    SLICE_X1Y114         FDCE                                         r  clk_div1er/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584    15.006    clk_div1er/CLK
    SLICE_X1Y114         FDCE                                         r  clk_div1er/clk_div_reg/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.029    15.275    clk_div1er/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 clk_div1er/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 2.329ns (59.810%)  route 1.565ns (40.190%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.704     5.306    clk_div1er/CLK
    SLICE_X3Y114         FDCE                                         r  clk_div1er/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  clk_div1er/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.504    clk_div1er/count[2]
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.161 r  clk_div1er/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div1er/count_reg[4]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div1er/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div1er/count_reg[8]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div1er/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div1er/count_reg[12]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.512 r  clk_div1er/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.512    clk_div1er/count_reg[16]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.629 r  clk_div1er/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    clk_div1er/count_reg[20]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.746 r  clk_div1er/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    clk_div1er/count_reg[24]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.863 r  clk_div1er/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.863    clk_div1er/count_reg[28]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.082 r  clk_div1er/count_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.824     8.905    clk_div1er/data0[29]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.295     9.200 r  clk_div1er/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.200    clk_div1er/count_0[29]
    SLICE_X4Y120         FDCE                                         r  clk_div1er/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576    14.998    clk_div1er/CLK
    SLICE_X4Y120         FDCE                                         r  clk_div1er/count_reg[29]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y120         FDCE (Setup_fdce_C_D)        0.032    15.254    clk_div1er/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 clk_div1er/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 2.444ns (62.579%)  route 1.461ns (37.421%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.704     5.306    clk_div1er/CLK
    SLICE_X3Y114         FDCE                                         r  clk_div1er/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  clk_div1er/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.504    clk_div1er/count[2]
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.161 r  clk_div1er/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div1er/count_reg[4]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div1er/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div1er/count_reg[8]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div1er/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div1er/count_reg[12]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.512 r  clk_div1er/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.512    clk_div1er/count_reg[16]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.629 r  clk_div1er/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    clk_div1er/count_reg[20]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.746 r  clk_div1er/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    clk_div1er/count_reg[24]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.863 r  clk_div1er/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.863    clk_div1er/count_reg[28]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.186 r  clk_div1er/count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.720     8.906    clk_div1er/data0[30]
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.306     9.212 r  clk_div1er/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.212    clk_div1er/count_0[30]
    SLICE_X3Y120         FDCE                                         r  clk_div1er/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578    15.000    clk_div1er/CLK
    SLICE_X3Y120         FDCE                                         r  clk_div1er/count_reg[30]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDCE (Setup_fdce_C_D)        0.029    15.269    clk_div1er/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 clk_div1er/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 2.355ns (60.431%)  route 1.542ns (39.569%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.704     5.306    clk_div1er/CLK
    SLICE_X3Y114         FDCE                                         r  clk_div1er/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  clk_div1er/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.504    clk_div1er/count[2]
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.161 r  clk_div1er/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div1er/count_reg[4]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div1er/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div1er/count_reg[8]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div1er/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div1er/count_reg[12]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.512 r  clk_div1er/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.512    clk_div1er/count_reg[16]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.629 r  clk_div1er/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    clk_div1er/count_reg[20]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.746 r  clk_div1er/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.746    clk_div1er/count_reg[24]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.863 r  clk_div1er/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.863    clk_div1er/count_reg[28]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.102 r  clk_div1er/count_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.801     8.902    clk_div1er/data0[31]
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.301     9.203 r  clk_div1er/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.203    clk_div1er/count_0[31]
    SLICE_X3Y120         FDCE                                         r  clk_div1er/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578    15.000    clk_div1er/CLK
    SLICE_X3Y120         FDCE                                         r  clk_div1er/count_reg[31]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDCE (Setup_fdce_C_D)        0.031    15.271    clk_div1er/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 clk_div3er/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 2.495ns (64.564%)  route 1.369ns (35.436%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.704     5.306    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  clk_div3er/count_reg[1]/Q
                         net (fo=2, routed)           0.645     6.470    clk_div3er/count_reg_n_0_[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.126 r  clk_div3er/count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_div3er/count_reg[4]_i_2__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_div3er/count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_div3er/count_reg[8]_i_2__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clk_div3er/count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    clk_div3er/count_reg[12]_i_2__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clk_div3er/count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.468    clk_div3er/count_reg[16]_i_2__0_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clk_div3er/count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.582    clk_div3er/count_reg[20]_i_2__0_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  clk_div3er/count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.696    clk_div3er/count_reg[24]_i_2__0_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  clk_div3er/count_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.810    clk_div3er/count_reg[28]_i_2__0_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.144 r  clk_div3er/count_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.724     8.868    clk_div3er/count_reg[31]_i_6__0_n_6
    SLICE_X5Y119         LUT5 (Prop_lut5_I4_O)        0.303     9.171 r  clk_div3er/count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.171    clk_div3er/count[30]
    SLICE_X5Y119         FDCE                                         r  clk_div3er/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576    14.998    clk_div3er/CLK
    SLICE_X5Y119         FDCE                                         r  clk_div3er/count_reg[30]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y119         FDCE (Setup_fdce_C_D)        0.031    15.270    clk_div3er/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 clk_div3er/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.890ns (22.878%)  route 3.000ns (77.122%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.703     5.305    clk_div3er/CLK
    SLICE_X6Y114         FDCE                                         r  clk_div3er/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  clk_div3er/count_reg[5]/Q
                         net (fo=2, routed)           0.842     6.666    clk_div3er/count_reg_n_0_[5]
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.790 r  clk_div3er/count[31]_i_9__0/O
                         net (fo=1, routed)           0.282     7.072    clk_div3er/count[31]_i_9__0_n_0
    SLICE_X6Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.196 r  clk_div3er/count[31]_i_4__0/O
                         net (fo=32, routed)          1.876     9.072    clk_div3er/count[31]_i_4__0_n_0
    SLICE_X6Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.196 r  clk_div3er/count[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.196    clk_div3er/count[31]
    SLICE_X6Y119         FDCE                                         r  clk_div3er/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576    14.998    clk_div3er/CLK
    SLICE_X6Y119         FDCE                                         r  clk_div3er/count_reg[31]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.079    15.318    clk_div3er/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 clk_div3er/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.242%)  route 3.070ns (78.758%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.697     5.299    clk_div3er/CLK
    SLICE_X5Y118         FDCE                                         r  clk_div3er/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  clk_div3er/count_reg[23]/Q
                         net (fo=2, routed)           0.735     6.490    clk_div3er/count_reg_n_0_[23]
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  clk_div3er/count[31]_i_7__0/O
                         net (fo=1, routed)           0.598     7.212    clk_div3er/count[31]_i_7__0_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  clk_div3er/count[31]_i_2__0/O
                         net (fo=32, routed)          1.737     9.073    clk_div3er/count[31]_i_2__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I0_O)        0.124     9.197 r  clk_div3er/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.197    clk_div3er/count[1]
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.583    15.005    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y112         FDCE (Setup_fdce_C_D)        0.081    15.327    clk_div3er/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 clk_div1er/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.612%)  route 3.003ns (78.388%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.696     5.298    clk_div1er/CLK
    SLICE_X3Y120         FDCE                                         r  clk_div1er/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.456     5.754 r  clk_div1er/count_reg[31]/Q
                         net (fo=2, routed)           0.873     6.627    clk_div1er/count[31]
    SLICE_X3Y120         LUT4 (Prop_lut4_I2_O)        0.124     6.751 r  clk_div1er/count[31]_i_8/O
                         net (fo=1, routed)           0.263     7.014    clk_div1er/count[31]_i_8_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.138 r  clk_div1er/count[31]_i_3/O
                         net (fo=32, routed)          1.868     9.006    clk_div1er/count[31]_i_3_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I1_O)        0.124     9.130 r  clk_div1er/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.130    clk_div1er/count_0[2]
    SLICE_X3Y114         FDCE                                         r  clk_div1er/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584    15.006    clk_div1er/CLK
    SLICE_X3Y114         FDCE                                         r  clk_div1er/count_reg[2]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.031    15.277    clk_div1er/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 clk_div1er/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.203ns (57.927%)  route 1.600ns (42.073%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.704     5.306    clk_div1er/CLK
    SLICE_X3Y114         FDCE                                         r  clk_div1er/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  clk_div1er/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.504    clk_div1er/count[2]
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.161 r  clk_div1er/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div1er/count_reg[4]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div1er/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div1er/count_reg[8]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div1er/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div1er/count_reg[12]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.512 r  clk_div1er/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.512    clk_div1er/count_reg[16]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.629 r  clk_div1er/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    clk_div1er/count_reg[20]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.944 r  clk_div1er/count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.802    clk_div1er/data0[24]
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.307     9.109 r  clk_div1er/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.109    clk_div1er/count_0[24]
    SLICE_X3Y119         FDCE                                         r  clk_div1er/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578    15.000    clk_div1er/CLK
    SLICE_X3Y119         FDCE                                         r  clk_div1er/count_reg[24]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.031    15.271    clk_div1er/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div3er/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_div3er/CLK
    SLICE_X5Y112         FDCE                                         r  clk_div3er/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  clk_div3er/clk_div_reg/Q
                         net (fo=3, routed)           0.168     1.823    clk_div3er/clk_div3
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.045     1.868 r  clk_div3er/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    clk_div3er/clk_div_i_1__0_n_0
    SLICE_X5Y112         FDCE                                         r  clk_div3er/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.029    clk_div3er/CLK
    SLICE_X5Y112         FDCE                                         r  clk_div3er/clk_div_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X5Y112         FDCE (Hold_fdce_C_D)         0.091     1.604    clk_div3er/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div3er/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  clk_div3er/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.853    clk_div3er/count_reg_n_0_[0]
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  clk_div3er/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    clk_div3er/count[0]
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.029    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X6Y112         FDCE (Hold_fdce_C_D)         0.120     1.633    clk_div3er/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div1er/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_div1er/CLK
    SLICE_X1Y114         FDCE                                         r  clk_div1er/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  clk_div1er/clk_div_reg/Q
                         net (fo=14, routed)          0.180     1.835    clk_div1er/clk
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  clk_div1er/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.880    clk_div1er/clk_div_i_1_n_0
    SLICE_X1Y114         FDCE                                         r  clk_div1er/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    clk_div1er/CLK
    SLICE_X1Y114         FDCE                                         r  clk_div1er/clk_div_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.091     1.604    clk_div1er/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_div1er/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.512    clk_div1er/CLK
    SLICE_X4Y114         FDCE                                         r  clk_div1er/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  clk_div1er/count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.838    clk_div1er/count[0]
    SLICE_X4Y114         LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  clk_div1er/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    clk_div1er/count_0[0]
    SLICE_X4Y114         FDCE                                         r  clk_div1er/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.862     2.028    clk_div1er/CLK
    SLICE_X4Y114         FDCE                                         r  clk_div1er/count_reg[0]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.091     1.603    clk_div1er/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 clk_div3er/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.254ns (54.634%)  route 0.211ns (45.366%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  clk_div3er/count_reg[1]/Q
                         net (fo=2, routed)           0.122     1.800    clk_div3er/count_reg_n_0_[1]
    SLICE_X6Y113         LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  clk_div3er/count[31]_i_4__0/O
                         net (fo=32, routed)          0.089     1.933    clk_div3er/count[31]_i_4__0_n_0
    SLICE_X6Y113         LUT5 (Prop_lut5_I2_O)        0.045     1.978 r  clk_div3er/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.978    clk_div3er/count[3]
    SLICE_X6Y113         FDCE                                         r  clk_div3er/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.862     2.028    clk_div3er/CLK
    SLICE_X6Y113         FDCE                                         r  clk_div3er/count_reg[3]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y113         FDCE (Hold_fdce_C_D)         0.121     1.648    clk_div3er/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 clk_div3er/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.254ns (54.400%)  route 0.213ns (45.600%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  clk_div3er/count_reg[1]/Q
                         net (fo=2, routed)           0.122     1.800    clk_div3er/count_reg_n_0_[1]
    SLICE_X6Y113         LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  clk_div3er/count[31]_i_4__0/O
                         net (fo=32, routed)          0.091     1.935    clk_div3er/count[31]_i_4__0_n_0
    SLICE_X6Y113         LUT5 (Prop_lut5_I2_O)        0.045     1.980 r  clk_div3er/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.980    clk_div3er/count[2]
    SLICE_X6Y113         FDCE                                         r  clk_div3er/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.862     2.028    clk_div3er/CLK
    SLICE_X6Y113         FDCE                                         r  clk_div3er/count_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y113         FDCE (Hold_fdce_C_D)         0.120     1.647    clk_div3er/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clk_div1er/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.231ns (47.213%)  route 0.258ns (52.787%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.509    clk_div1er/CLK
    SLICE_X4Y118         FDCE                                         r  clk_div1er/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.141     1.650 f  clk_div1er/count_reg[18]/Q
                         net (fo=2, routed)           0.170     1.820    clk_div1er/count[18]
    SLICE_X3Y118         LUT5 (Prop_lut5_I1_O)        0.045     1.865 r  clk_div1er/count[31]_i_2/O
                         net (fo=32, routed)          0.088     1.954    clk_div1er/count[31]_i_2_n_0
    SLICE_X3Y118         LUT5 (Prop_lut5_I0_O)        0.045     1.999 r  clk_div1er/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.999    clk_div1er/count_0[19]
    SLICE_X3Y118         FDCE                                         r  clk_div1er/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.862     2.027    clk_div1er/CLK
    SLICE_X3Y118         FDCE                                         r  clk_div1er/count_reg[19]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X3Y118         FDCE (Hold_fdce_C_D)         0.091     1.638    clk_div1er/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_div1er/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1er/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.390%)  route 0.278ns (54.610%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.512    clk_div1er/CLK
    SLICE_X4Y115         FDCE                                         r  clk_div1er/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  clk_div1er/count_reg[8]/Q
                         net (fo=2, routed)           0.124     1.778    clk_div1er/count[8]
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  clk_div1er/count[31]_i_5/O
                         net (fo=32, routed)          0.154     1.976    clk_div1er/count[31]_i_5_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I3_O)        0.045     2.021 r  clk_div1er/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.021    clk_div1er/count_0[9]
    SLICE_X3Y116         FDCE                                         r  clk_div1er/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.864     2.029    clk_div1er/CLK
    SLICE_X3Y116         FDCE                                         r  clk_div1er/count_reg[9]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X3Y116         FDCE (Hold_fdce_C_D)         0.092     1.641    clk_div1er/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clk_div3er/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.312%)  route 0.283ns (52.688%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  clk_div3er/count_reg[1]/Q
                         net (fo=2, routed)           0.122     1.800    clk_div3er/count_reg_n_0_[1]
    SLICE_X6Y113         LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  clk_div3er/count[31]_i_4__0/O
                         net (fo=32, routed)          0.161     2.005    clk_div3er/count[31]_i_4__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  clk_div3er/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.050    clk_div3er/count[1]
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.029    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X6Y112         FDCE (Hold_fdce_C_D)         0.121     1.634    clk_div3er/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clk_div3er/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div3er/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.254ns (45.606%)  route 0.303ns (54.393%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_div3er/CLK
    SLICE_X6Y112         FDCE                                         r  clk_div3er/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  clk_div3er/count_reg[1]/Q
                         net (fo=2, routed)           0.122     1.800    clk_div3er/count_reg_n_0_[1]
    SLICE_X6Y113         LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  clk_div3er/count[31]_i_4__0/O
                         net (fo=32, routed)          0.181     2.025    clk_div3er/count[31]_i_4__0_n_0
    SLICE_X6Y114         LUT5 (Prop_lut5_I2_O)        0.045     2.070 r  clk_div3er/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.070    clk_div3er/count[6]
    SLICE_X6Y114         FDCE                                         r  clk_div3er/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.862     2.028    clk_div3er/CLK
    SLICE_X6Y114         FDCE                                         r  clk_div3er/count_reg[6]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.121     1.648    clk_div3er/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    clk_div1er/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114    clk_div1er/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y116    clk_div1er/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    clk_div1er/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    clk_div1er/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y117    clk_div1er/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y117    clk_div1er/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y117    clk_div1er/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y118    clk_div1er/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    clk_div1er/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    clk_div1er/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    clk_div1er/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    clk_div1er/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    clk_div1er/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    clk_div3er/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    clk_div3er/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    clk_div3er/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    clk_div3er/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    clk_div3er/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    clk_div3er/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    clk_div3er/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    clk_div3er/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    clk_div3er/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    clk_div1er/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    clk_div1er/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    clk_div1er/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    clk_div1er/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    clk_div1er/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    clk_div1er/count_reg[12]/C



