#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 16 11:48:15 2023
# Process ID: 25828
# Current directory: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/uart_axifull_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1115.910 ; gain = 1.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2345' bound to instance 'design_1_i' of component 'design_1' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2377]
INFO: [Synth 8-3491] module 'design_1_LVDS_Transmitter_0_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_LVDS_Transmitter_0_0_stub.vhdl:5' bound to instance 'LVDS_Transmitter_0' of component 'design_1_LVDS_Transmitter_0_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2896]
INFO: [Synth 8-638] synthesizing module 'design_1_LVDS_Transmitter_0_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_LVDS_Transmitter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2902]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2926]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2969]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2977]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2990]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3076]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1541]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:269]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:370]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:491]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:665]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:491]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1334]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (6#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1334]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2223]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (7#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1541]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:755]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:969]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1023]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1133]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (8#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:755]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3270]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (9#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (10#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3280]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_uart_axifull_0_3' declared at 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:5' bound to instance 'uart_axifull_0' of component 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3293]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/.Xil/Vivado-25828-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'design_1' (11#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2377]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:110]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (12#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:117]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:124]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:131]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (13#1) [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.035 ; gain = 68.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.035 ; gain = 68.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.035 ; gain = 68.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1183.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_LVDS_Transmitter_0_0/design_1_LVDS_Transmitter_0_0/design_1_LVDS_Transmitter_0_0_in_context.xdc] for cell 'design_1_i/LVDS_Transmitter_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_LVDS_Transmitter_0_0/design_1_LVDS_Transmitter_0_0/design_1_LVDS_Transmitter_0_0_in_context.xdc] for cell 'design_1_i/LVDS_Transmitter_0'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_in_context.xdc] for cell 'design_1_i/uart_axifull_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_in_context.xdc] for cell 'design_1_i/uart_axifull_0'
Parsing XDC File [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.srcs/constrs_1/new/si21225.xdc]
Finished Parsing XDC File [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.srcs/constrs_1/new/si21225.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.srcs/constrs_1/new/si21225.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1245.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1245.578 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.417', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.406 ; gain = 132.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.406 ; gain = 132.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/LVDS_Transmitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/uart_axifull_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.406 ; gain = 132.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.406 ; gain = 132.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1247.406 ; gain = 132.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1247.406 ; gain = 132.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1247.406 ; gain = 132.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.242 ; gain = 148.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_pc_0               |         1|
|3     |design_1_LVDS_Transmitter_0_0    |         1|
|4     |design_1_axi_gpio_0_0            |         1|
|5     |design_1_axi_quad_spi_0_0        |         1|
|6     |design_1_clk_wiz_1_0             |         1|
|7     |design_1_mdm_1_0                 |         1|
|8     |design_1_microblaze_0_0          |         1|
|9     |design_1_microblaze_0_axi_intc_0 |         1|
|10    |design_1_rst_clk_wiz_1_100M_0    |         1|
|11    |design_1_uart_axifull_0_3        |         1|
|12    |design_1_dlmb_bram_if_cntlr_0    |         1|
|13    |design_1_dlmb_v10_0              |         1|
|14    |design_1_ilmb_bram_if_cntlr_0    |         1|
|15    |design_1_ilmb_v10_0              |         1|
|16    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_LVDS_Transmitter_0_0_bbox    |     1|
|2     |design_1_auto_pc_0_bbox               |     1|
|3     |design_1_axi_gpio_0_0_bbox            |     1|
|4     |design_1_axi_quad_spi_0_0_bbox        |     1|
|5     |design_1_clk_wiz_1_0_bbox             |     1|
|6     |design_1_dlmb_bram_if_cntlr_0_bbox    |     1|
|7     |design_1_dlmb_v10_0_bbox              |     1|
|8     |design_1_ilmb_bram_if_cntlr_0_bbox    |     1|
|9     |design_1_ilmb_v10_0_bbox              |     1|
|10    |design_1_lmb_bram_0_bbox              |     1|
|11    |design_1_mdm_1_0_bbox                 |     1|
|12    |design_1_microblaze_0_0_bbox          |     1|
|13    |design_1_microblaze_0_axi_intc_0_bbox |     1|
|14    |design_1_rst_clk_wiz_1_100M_0_bbox    |     1|
|15    |design_1_uart_axifull_0_3_bbox        |     1|
|16    |design_1_xbar_0_bbox                  |     1|
|17    |IBUF                                  |     8|
|18    |IOBUF                                 |     5|
|19    |OBUF                                  |     4|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.371 ; gain = 91.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.371 ; gain = 155.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1270.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1288.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1288.949 ; gain = 174.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 16 11:48:43 2023...
