C:\Users\alexm_000\Documents\GitHub\FPGA_DESIGN\DIGITAL_SYTH_JAMMER\TOP_DAWG.ngc 1524578117
ipcore_dir/FIFO.ngc 1515529536
ipcore_dir/PRE_FIFO.ngc 1515799443
OK
