<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>OSS-7: Open Source Stack for DASH7 Alliance Protocol: EFM32HG321F32_DMA Bit Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OSS-7: Open Source Stack for DASH7 Alliance Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EFM32HG321F32_DMA Bit Fields<div class="ingroups"><a class="el" href="group___parts.html">Parts</a> &raquo; <a class="el" href="group___e_f_m32_h_g321_f32.html">EFM32HG321F32</a> &raquo; <a class="el" href="group___e_f_m32_h_g321_f32___bit_fields.html">EFM32HG321F32 Bit Fields</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacd90b4632b97899013fdb704f3381515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacd90b4632b97899013fdb704f3381515">_DMA_STATUS_RESETVALUE</a>&#160;&#160;&#160;0x10050000UL</td></tr>
<tr class="separator:gacd90b4632b97899013fdb704f3381515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea33317e78a704009ba74c3eca4f1fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaea33317e78a704009ba74c3eca4f1fe7">_DMA_STATUS_MASK</a>&#160;&#160;&#160;0x001F00F1UL</td></tr>
<tr class="separator:gaea33317e78a704009ba74c3eca4f1fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ebbf0d899b79550c533149c3147c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa4ebbf0d899b79550c533149c3147c4b">DMA_STATUS_EN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaa4ebbf0d899b79550c533149c3147c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d60f6595e4fdba10540da532a87954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa0d60f6595e4fdba10540da532a87954">_DMA_STATUS_EN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa0d60f6595e4fdba10540da532a87954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaed10590d1bd44cb981672a9c970050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadaed10590d1bd44cb981672a9c970050">_DMA_STATUS_EN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gadaed10590d1bd44cb981672a9c970050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea301f6913d2305adafab9d1beee60f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaea301f6913d2305adafab9d1beee60f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0022a9e388fefae83f37cbc36fdfcf78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0022a9e388fefae83f37cbc36fdfcf78">DMA_STATUS_EN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0022a9e388fefae83f37cbc36fdfcf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d5b864076193f26472919974a19cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga64d5b864076193f26472919974a19cf7">_DMA_STATUS_STATE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga64d5b864076193f26472919974a19cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34311d933da2ad07f596a42b28a3bb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga34311d933da2ad07f596a42b28a3bb3d">_DMA_STATUS_STATE_MASK</a>&#160;&#160;&#160;0xF0UL</td></tr>
<tr class="separator:ga34311d933da2ad07f596a42b28a3bb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc81d58b7b7697ed14704f4d83892b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5fc81d58b7b7697ed14704f4d83892b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373ca42ab2188ff5a688ab0c4e971255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga373ca42ab2188ff5a688ab0c4e971255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf2a556bd7291d79d84f0d5da23671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaaadf2a556bd7291d79d84f0d5da23671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8273b57c95cbb56ecb8e3a01846abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gaea8273b57c95cbb56ecb8e3a01846abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b7e37fe391455975a28072136fa7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gab0b7e37fe391455975a28072136fa7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9173642fcb2ba957f72ead6078098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga66a9173642fcb2ba957f72ead6078098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2c12419cbefcfa9fd9095aa6fc4561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga4e2c12419cbefcfa9fd9095aa6fc4561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3669745e47ae38c0ddd1802e35da1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gae3669745e47ae38c0ddd1802e35da1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30279c7bb54b4a2b929dbcad67fce4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga30279c7bb54b4a2b929dbcad67fce4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc07894e802e59089e71fd9efdbcdec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gaccc07894e802e59089e71fd9efdbcdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07774a9be4607bce23a210508027edc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga07774a9be4607bce23a210508027edc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64c3259635b37bec935358a0f68086a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gaf64c3259635b37bec935358a0f68086a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161afa373c83e6414d42e33e7d4af138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga161afa373c83e6414d42e33e7d4af138">DMA_STATUS_STATE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga161afa373c83e6414d42e33e7d4af138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2012a9340aeacdd304b4c5bb56f8b756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2012a9340aeacdd304b4c5bb56f8b756">DMA_STATUS_STATE_IDLE</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga2012a9340aeacdd304b4c5bb56f8b756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6425fdcd4a904f3588d10e140e093d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6425fdcd4a904f3588d10e140e093d04">DMA_STATUS_STATE_RDCHCTRLDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga6425fdcd4a904f3588d10e140e093d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9e2e399bf3643c96ac00aa4b28cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga91d9e2e399bf3643c96ac00aa4b28cb7">DMA_STATUS_STATE_RDSRCENDPTR</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga91d9e2e399bf3643c96ac00aa4b28cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35d1b761b587f6aad09865b58e50bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad35d1b761b587f6aad09865b58e50bea">DMA_STATUS_STATE_RDDSTENDPTR</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad35d1b761b587f6aad09865b58e50bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2a678458971d5c4c3e2fdd4b5057ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1a2a678458971d5c4c3e2fdd4b5057ff">DMA_STATUS_STATE_RDSRCDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga1a2a678458971d5c4c3e2fdd4b5057ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcf881c9d572cf2491549d58e9d63f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7fcf881c9d572cf2491549d58e9d63f7">DMA_STATUS_STATE_WRDSTDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga7fcf881c9d572cf2491549d58e9d63f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405cd4043e3dc6c58ceafa11778538a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga405cd4043e3dc6c58ceafa11778538a4">DMA_STATUS_STATE_WAITREQCLR</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga405cd4043e3dc6c58ceafa11778538a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1ecc10aacb577f48aef77b022c0735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9b1ecc10aacb577f48aef77b022c0735">DMA_STATUS_STATE_WRCHCTRLDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga9b1ecc10aacb577f48aef77b022c0735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa1b47c8b1456d49df1f144ad811213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0fa1b47c8b1456d49df1f144ad811213">DMA_STATUS_STATE_STALLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga0fa1b47c8b1456d49df1f144ad811213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405c39e8c006efdbd017b044ab64c0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga405c39e8c006efdbd017b044ab64c0cb">DMA_STATUS_STATE_DONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga405c39e8c006efdbd017b044ab64c0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedfad1994bf3451f78e44cf5cbdd10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaeedfad1994bf3451f78e44cf5cbdd10a">DMA_STATUS_STATE_PERSCATTRANS</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaeedfad1994bf3451f78e44cf5cbdd10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae827fc1efe28749d5b612bc60ca4c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9ae827fc1efe28749d5b612bc60ca4c1">_DMA_STATUS_CHNUM_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9ae827fc1efe28749d5b612bc60ca4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76b997f130d4cee3e52cfedcd9bfadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa76b997f130d4cee3e52cfedcd9bfadf">_DMA_STATUS_CHNUM_MASK</a>&#160;&#160;&#160;0x1F0000UL</td></tr>
<tr class="separator:gaa76b997f130d4cee3e52cfedcd9bfadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d29bd7dde9da2943451036ddc57c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga03d29bd7dde9da2943451036ddc57c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14af2bdf6008b86e6a380f02e31386c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad14af2bdf6008b86e6a380f02e31386c">DMA_STATUS_CHNUM_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gad14af2bdf6008b86e6a380f02e31386c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90198e1bedf914a70db25cc68aedb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab90198e1bedf914a70db25cc68aedb99">_DMA_CONFIG_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab90198e1bedf914a70db25cc68aedb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926fd50cba450b4090cc75ad1b9985df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga926fd50cba450b4090cc75ad1b9985df">_DMA_CONFIG_MASK</a>&#160;&#160;&#160;0x00000021UL</td></tr>
<tr class="separator:ga926fd50cba450b4090cc75ad1b9985df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81aa7ec1a6e990962b9ee3df8f82c711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga81aa7ec1a6e990962b9ee3df8f82c711">DMA_CONFIG_EN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga81aa7ec1a6e990962b9ee3df8f82c711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173294a771ff2ea7b767b22d57baff40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga173294a771ff2ea7b767b22d57baff40">_DMA_CONFIG_EN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga173294a771ff2ea7b767b22d57baff40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8190300fc7a8b873ebfcb883119fe46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad8190300fc7a8b873ebfcb883119fe46">_DMA_CONFIG_EN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gad8190300fc7a8b873ebfcb883119fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382f1997ddfe39e39c2d3594e02fe45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga382f1997ddfe39e39c2d3594e02fe45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04417301893c1c0aac33d8b001818e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga04417301893c1c0aac33d8b001818e2f">DMA_CONFIG_EN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga04417301893c1c0aac33d8b001818e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9942cb4bbf0bee23640cfa11013d8afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9942cb4bbf0bee23640cfa11013d8afe">DMA_CONFIG_CHPROT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga9942cb4bbf0bee23640cfa11013d8afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c46484750e13e3576bead09faf24af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga65c46484750e13e3576bead09faf24af">_DMA_CONFIG_CHPROT_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga65c46484750e13e3576bead09faf24af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10ca2f3d02f6497d0ac261407c253a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf10ca2f3d02f6497d0ac261407c253a7">_DMA_CONFIG_CHPROT_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gaf10ca2f3d02f6497d0ac261407c253a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e212830275a28758fcc0ee7a1d57d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4e212830275a28758fcc0ee7a1d57d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d647a30b5cc8f74ccf506e5aaeec3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga42d647a30b5cc8f74ccf506e5aaeec3f">DMA_CONFIG_CHPROT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga42d647a30b5cc8f74ccf506e5aaeec3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb29abcb7a08f68645d4b289cbd05d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabb29abcb7a08f68645d4b289cbd05d42">_DMA_CTRLBASE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabb29abcb7a08f68645d4b289cbd05d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3d3ac6410688fc3f74ad991835955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1a3d3ac6410688fc3f74ad991835955c">_DMA_CTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ga1a3d3ac6410688fc3f74ad991835955c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3f1ab8af0660259e0aa5d73cfd711e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3d3f1ab8af0660259e0aa5d73cfd711e">_DMA_CTRLBASE_CTRLBASE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3d3f1ab8af0660259e0aa5d73cfd711e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32925cf20e987b00245472d73efcb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa32925cf20e987b00245472d73efcb61">_DMA_CTRLBASE_CTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:gaa32925cf20e987b00245472d73efcb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cf2fb84bb69731d3be00dd64772f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga09cf2fb84bb69731d3be00dd64772f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd3fc302e00b3f3cec907a0149b8d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaafd3fc302e00b3f3cec907a0149b8d5a">DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaafd3fc302e00b3f3cec907a0149b8d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5384a8efb63d67ccb46d44dd287eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5bd5384a8efb63d67ccb46d44dd287eb">_DMA_ALTCTRLBASE_RESETVALUE</a>&#160;&#160;&#160;0x00000080UL</td></tr>
<tr class="separator:ga5bd5384a8efb63d67ccb46d44dd287eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeece3398e062459a284b0cf69cb1ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadeece3398e062459a284b0cf69cb1ddb">_DMA_ALTCTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:gadeece3398e062459a284b0cf69cb1ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28218dcc5ed9c4ec54287f20af196f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga28218dcc5ed9c4ec54287f20af196f95">_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga28218dcc5ed9c4ec54287f20af196f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634a72ca7386aa52449acbc28aae5b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga634a72ca7386aa52449acbc28aae5b62">_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ga634a72ca7386aa52449acbc28aae5b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3a81e049ca412289cb20229151b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&#160;&#160;&#160;0x00000080UL</td></tr>
<tr class="separator:gad4b3a81e049ca412289cb20229151b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f4ff4036c83da80e34256a910c5e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga83f4ff4036c83da80e34256a910c5e18">DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga83f4ff4036c83da80e34256a910c5e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470812c2a34e13581d1d91856478707d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga470812c2a34e13581d1d91856478707d">_DMA_CHWAITSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga470812c2a34e13581d1d91856478707d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979125bad60ccbec4a64a2220e077ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga979125bad60ccbec4a64a2220e077ae1">_DMA_CHWAITSTATUS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga979125bad60ccbec4a64a2220e077ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be27518e202c32beab24941a9aa9f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2be27518e202c32beab24941a9aa9f56">DMA_CHWAITSTATUS_CH0WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga2be27518e202c32beab24941a9aa9f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f4397e4540efbe894297c26ee0b1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga67f4397e4540efbe894297c26ee0b1ce">_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga67f4397e4540efbe894297c26ee0b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da33af6c8b308d91d707fdc9552d4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1da33af6c8b308d91d707fdc9552d4c5">_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga1da33af6c8b308d91d707fdc9552d4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7bff1c5a3cfef1124108c21a46dd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3a7bff1c5a3cfef1124108c21a46dd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae21d399c8272f3762996aad21af39d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaae21d399c8272f3762996aad21af39d6">DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaae21d399c8272f3762996aad21af39d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae934e57291f6777ff49bb879e4610da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae934e57291f6777ff49bb879e4610da4">DMA_CHWAITSTATUS_CH1WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gae934e57291f6777ff49bb879e4610da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5091782f10cf1f46c686e485c782eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf5091782f10cf1f46c686e485c782eee">_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf5091782f10cf1f46c686e485c782eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b">_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17eb606914809d67130a5cde7f8cbb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga17eb606914809d67130a5cde7f8cbb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738f81654da194aa25dcd3a11a8241bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga738f81654da194aa25dcd3a11a8241bc">DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga738f81654da194aa25dcd3a11a8241bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c415d5e00d92ea5edaf0af3ad2659b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5c415d5e00d92ea5edaf0af3ad2659b0">DMA_CHWAITSTATUS_CH2WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga5c415d5e00d92ea5edaf0af3ad2659b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e32f6c59290665735c315bb5a9f11bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0e32f6c59290665735c315bb5a9f11bb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0e32f6c59290665735c315bb5a9f11bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab832e001e1f6f677ccffd53c119c4cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab832e001e1f6f677ccffd53c119c4cfb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gab832e001e1f6f677ccffd53c119c4cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15b6a3df1a465eb2d98d72705e7aef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gab15b6a3df1a465eb2d98d72705e7aef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a75e7998cc25fedb7b139074469f0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1a75e7998cc25fedb7b139074469f0b9">DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga1a75e7998cc25fedb7b139074469f0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce42bd48848b8ec4442f87003db58b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7ce42bd48848b8ec4442f87003db58b7">DMA_CHWAITSTATUS_CH3WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga7ce42bd48848b8ec4442f87003db58b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9653288b19a76c0f46f5c8eb6df2dcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9653288b19a76c0f46f5c8eb6df2dcb7">_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9653288b19a76c0f46f5c8eb6df2dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155e7d5dcee0b5e0045082c1a552d662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga155e7d5dcee0b5e0045082c1a552d662">_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga155e7d5dcee0b5e0045082c1a552d662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d1c453ad08311b237215237c87fd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga04d1c453ad08311b237215237c87fd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5548a397011f5cb5d2a5ef464696f241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5548a397011f5cb5d2a5ef464696f241">DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5548a397011f5cb5d2a5ef464696f241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae252d8e33e5650ae3645faa9a93e74e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae252d8e33e5650ae3645faa9a93e74e0">DMA_CHWAITSTATUS_CH4WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gae252d8e33e5650ae3645faa9a93e74e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6179d6a000d9c2a17efb60b182cd9447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6179d6a000d9c2a17efb60b182cd9447">_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6179d6a000d9c2a17efb60b182cd9447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198caafd3f15de3e4384f6837411a6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga198caafd3f15de3e4384f6837411a6d8">_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga198caafd3f15de3e4384f6837411a6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958a7bb3f62bc556f89dde00635ab51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga958a7bb3f62bc556f89dde00635ab51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedfac237530c034fef67fc7e7471ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaedfac237530c034fef67fc7e7471ddf">DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaaedfac237530c034fef67fc7e7471ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a1dfdbfe84e61c0e8329b9117bec6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga93a1dfdbfe84e61c0e8329b9117bec6c">DMA_CHWAITSTATUS_CH5WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga93a1dfdbfe84e61c0e8329b9117bec6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419efca386cc0bd085e4af01548a278e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga419efca386cc0bd085e4af01548a278e">_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga419efca386cc0bd085e4af01548a278e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871cf18df9eba4d4d40694562b3efde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga871cf18df9eba4d4d40694562b3efde2">_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga871cf18df9eba4d4d40694562b3efde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedca0ed99c3875c0bb1882b3220c65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaedca0ed99c3875c0bb1882b3220c65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59545b1b5211702504cfd9f2284b095f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga59545b1b5211702504cfd9f2284b095f">DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga59545b1b5211702504cfd9f2284b095f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a140d3d652244da73c9b94d00b396aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7a140d3d652244da73c9b94d00b396aa">_DMA_CHSWREQ_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7a140d3d652244da73c9b94d00b396aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263960bf474781d10bc02945cd2b193d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga263960bf474781d10bc02945cd2b193d">_DMA_CHSWREQ_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga263960bf474781d10bc02945cd2b193d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da3d7a5285e88f0d68ff57158449cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga23da3d7a5285e88f0d68ff57158449cd">DMA_CHSWREQ_CH0SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga23da3d7a5285e88f0d68ff57158449cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887e63425fddfb370bb1585df6c1ef41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga887e63425fddfb370bb1585df6c1ef41">_DMA_CHSWREQ_CH0SWREQ_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga887e63425fddfb370bb1585df6c1ef41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19087cdfc90fb71641f85bb703d3bbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga19087cdfc90fb71641f85bb703d3bbbb">_DMA_CHSWREQ_CH0SWREQ_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga19087cdfc90fb71641f85bb703d3bbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2496aa870f99a8ba64d5fb3109862d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac2496aa870f99a8ba64d5fb3109862d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabac0dd5d6723675b6965ac77e60e9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaabac0dd5d6723675b6965ac77e60e9ec">DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaabac0dd5d6723675b6965ac77e60e9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d23774c1a0e0cea5f1217f920fd994a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7d23774c1a0e0cea5f1217f920fd994a">DMA_CHSWREQ_CH1SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga7d23774c1a0e0cea5f1217f920fd994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60c9eb0f9d2db3029a7eb412159f2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf60c9eb0f9d2db3029a7eb412159f2f5">_DMA_CHSWREQ_CH1SWREQ_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf60c9eb0f9d2db3029a7eb412159f2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f0ab82a9f72a9ae465a656006682c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga62f0ab82a9f72a9ae465a656006682c9">_DMA_CHSWREQ_CH1SWREQ_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga62f0ab82a9f72a9ae465a656006682c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4892da13b99258fe4d2476257ca47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabd4892da13b99258fe4d2476257ca47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10645d02fa536e48cbe47273c98654c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa10645d02fa536e48cbe47273c98654c">DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaa10645d02fa536e48cbe47273c98654c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357190a7902b974809376f5553b35884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga357190a7902b974809376f5553b35884">DMA_CHSWREQ_CH2SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga357190a7902b974809376f5553b35884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc23d105399cb83aa67a5cf9262c68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4dc23d105399cb83aa67a5cf9262c68d">_DMA_CHSWREQ_CH2SWREQ_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4dc23d105399cb83aa67a5cf9262c68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6f20f86c195ae1422852515c8ddaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4d6f20f86c195ae1422852515c8ddaae">_DMA_CHSWREQ_CH2SWREQ_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga4d6f20f86c195ae1422852515c8ddaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa70af4f5ad103a6804a795201f60d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0fa70af4f5ad103a6804a795201f60d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290458510325184b6170880a24a9019f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga290458510325184b6170880a24a9019f">DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga290458510325184b6170880a24a9019f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154034e172b5565eb833c14d87f1873b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga154034e172b5565eb833c14d87f1873b">DMA_CHSWREQ_CH3SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga154034e172b5565eb833c14d87f1873b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0a190b4dc7bd299c209fe49dd54237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaf0a190b4dc7bd299c209fe49dd54237">_DMA_CHSWREQ_CH3SWREQ_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaaf0a190b4dc7bd299c209fe49dd54237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dc4d785d6db30743672089fcb67a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga35dc4d785d6db30743672089fcb67a24">_DMA_CHSWREQ_CH3SWREQ_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga35dc4d785d6db30743672089fcb67a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe66fd915f027fae56284364d2ff0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2abe66fd915f027fae56284364d2ff0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ca722bc2d21b7b6255ea09d1c4664b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga19ca722bc2d21b7b6255ea09d1c4664b">DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga19ca722bc2d21b7b6255ea09d1c4664b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad00ea8417675c2c6e30cc86f3fb898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1ad00ea8417675c2c6e30cc86f3fb898">DMA_CHSWREQ_CH4SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga1ad00ea8417675c2c6e30cc86f3fb898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b2988d43c7a0000e97ee42f7b95609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac8b2988d43c7a0000e97ee42f7b95609">_DMA_CHSWREQ_CH4SWREQ_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac8b2988d43c7a0000e97ee42f7b95609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6233c5e13e184d71102da7fe643a68e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6233c5e13e184d71102da7fe643a68e1">_DMA_CHSWREQ_CH4SWREQ_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga6233c5e13e184d71102da7fe643a68e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536357a2566212451f4fd1b7a94cc454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga536357a2566212451f4fd1b7a94cc454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9772b335935a17ca715d8466fd8690af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9772b335935a17ca715d8466fd8690af">DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga9772b335935a17ca715d8466fd8690af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee9344ae889b91a6f0f5302bd35dce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8ee9344ae889b91a6f0f5302bd35dce1">DMA_CHSWREQ_CH5SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga8ee9344ae889b91a6f0f5302bd35dce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c601b0fe1477f4b6b4365c640f771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga01c601b0fe1477f4b6b4365c640f771b">_DMA_CHSWREQ_CH5SWREQ_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga01c601b0fe1477f4b6b4365c640f771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05aff9f6936fbb5fda02b7454dfddbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga05aff9f6936fbb5fda02b7454dfddbc8">_DMA_CHSWREQ_CH5SWREQ_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga05aff9f6936fbb5fda02b7454dfddbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe508f11b97e92d83c772ffe911a905a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafe508f11b97e92d83c772ffe911a905a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1c03d5f7d7b58f7da15e70328d3916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaa1c03d5f7d7b58f7da15e70328d3916">DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gaaa1c03d5f7d7b58f7da15e70328d3916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1941e894a09af0a2814fb252256f7416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1941e894a09af0a2814fb252256f7416">_DMA_CHUSEBURSTS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1941e894a09af0a2814fb252256f7416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19591d2c56176c5c1ffe01c9d4c23cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga19591d2c56176c5c1ffe01c9d4c23cb8">_DMA_CHUSEBURSTS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga19591d2c56176c5c1ffe01c9d4c23cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff406152206e47f23fcbebb1d3fe543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2ff406152206e47f23fcbebb1d3fe543">DMA_CHUSEBURSTS_CH0USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga2ff406152206e47f23fcbebb1d3fe543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908280097d7131d31e1ab5db22219084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga908280097d7131d31e1ab5db22219084">_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga908280097d7131d31e1ab5db22219084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cf55ac86f1666a8bf769295a40ef3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga30cf55ac86f1666a8bf769295a40ef3c">_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga30cf55ac86f1666a8bf769295a40ef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef76415277cb2276d8e7feebdd2dc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabef76415277cb2276d8e7feebdd2dc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8ff6f74a190f31132d09e64b3d2275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6b8ff6f74a190f31132d09e64b3d2275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da530812d906f0f721df03f0e4d60f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3da530812d906f0f721df03f0e4d60f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55963c08f9236f5826ce94929709c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad55963c08f9236f5826ce94929709c1b">DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad55963c08f9236f5826ce94929709c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98379e3d5c9fa85861d27e8b0a1e20db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga98379e3d5c9fa85861d27e8b0a1e20db">DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga98379e3d5c9fa85861d27e8b0a1e20db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cfe283a8f593162dcc9a4adc68ef10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga82cfe283a8f593162dcc9a4adc68ef10">DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga82cfe283a8f593162dcc9a4adc68ef10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bb5589204b3c5d7e918b8864fc232b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga42bb5589204b3c5d7e918b8864fc232b">DMA_CHUSEBURSTS_CH1USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga42bb5589204b3c5d7e918b8864fc232b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c0d26cd90b8823530dd50f1ac3fe3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga29c0d26cd90b8823530dd50f1ac3fe3a">_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga29c0d26cd90b8823530dd50f1ac3fe3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802c4ed15446941adad7f748abcc0ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga802c4ed15446941adad7f748abcc0ad5">_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga802c4ed15446941adad7f748abcc0ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ddd5c269dddd72914e5a9e1a29bad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga64ddd5c269dddd72914e5a9e1a29bad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405d1f59473bc3bfcd9afc4ca41090db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga405d1f59473bc3bfcd9afc4ca41090db">DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga405d1f59473bc3bfcd9afc4ca41090db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab588defaa804e1b0a25cacb89a8c3436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab588defaa804e1b0a25cacb89a8c3436">DMA_CHUSEBURSTS_CH2USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gab588defaa804e1b0a25cacb89a8c3436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59171c1c8ac07ec0ee7bd7264351a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac59171c1c8ac07ec0ee7bd7264351a1f">_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac59171c1c8ac07ec0ee7bd7264351a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd702d9077cd7f6df5f0ae484be1741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaefd702d9077cd7f6df5f0ae484be1741">_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gaefd702d9077cd7f6df5f0ae484be1741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218677975cc72080832b48776c8ad6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga218677975cc72080832b48776c8ad6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa54c1c392d6c3fba6da6159c36e57f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaa54c1c392d6c3fba6da6159c36e57f7">DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaaa54c1c392d6c3fba6da6159c36e57f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ca8a34ae88900e7557e83a0ec37086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga32ca8a34ae88900e7557e83a0ec37086">DMA_CHUSEBURSTS_CH3USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga32ca8a34ae88900e7557e83a0ec37086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad095141a65c3f845afc55dfc425e35da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad095141a65c3f845afc55dfc425e35da">_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad095141a65c3f845afc55dfc425e35da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccca5f2829ca3ca5bf3f102fff1c7e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaccca5f2829ca3ca5bf3f102fff1c7e10">_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaccca5f2829ca3ca5bf3f102fff1c7e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab321c9eadc911c861709e644a6490f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab321c9eadc911c861709e644a6490f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9a52bbc2eba985cb3d6869fa2e1701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8d9a52bbc2eba985cb3d6869fa2e1701">DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga8d9a52bbc2eba985cb3d6869fa2e1701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297b0532baae03ab69d05250ba7df0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9297b0532baae03ab69d05250ba7df0d">DMA_CHUSEBURSTS_CH4USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga9297b0532baae03ab69d05250ba7df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc38968277f4638dd180366c3861c07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafc38968277f4638dd180366c3861c07d">_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafc38968277f4638dd180366c3861c07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5a33f091ec5cc81190fbea05504cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6f5a33f091ec5cc81190fbea05504cd9">_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga6f5a33f091ec5cc81190fbea05504cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69149ecb02e5bd199db5c1a6014af121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga69149ecb02e5bd199db5c1a6014af121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f2d5e71955ec331d785d4358a48eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga44f2d5e71955ec331d785d4358a48eb3">DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga44f2d5e71955ec331d785d4358a48eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24caa0d9c5779b00584055fecc96b8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga24caa0d9c5779b00584055fecc96b8ff">DMA_CHUSEBURSTS_CH5USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga24caa0d9c5779b00584055fecc96b8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8381dbf1fec411a422af0ba2e280d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabf8381dbf1fec411a422af0ba2e280d0">_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabf8381dbf1fec411a422af0ba2e280d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6398f7114bbd417e239f15fa961bb4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6398f7114bbd417e239f15fa961bb4b8">_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga6398f7114bbd417e239f15fa961bb4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d031666e888de1e799b4bd683faba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga17d031666e888de1e799b4bd683faba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ed962f848d9521375da373458071da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga77ed962f848d9521375da373458071da">DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga77ed962f848d9521375da373458071da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa777e09e29bb0731fa2a3c73e4acf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa777e09e29bb0731fa2a3c73e4acf5f1">_DMA_CHUSEBURSTC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa777e09e29bb0731fa2a3c73e4acf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d000cd94c183eb65ce86a8b7ea49ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5d000cd94c183eb65ce86a8b7ea49ab5">_DMA_CHUSEBURSTC_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga5d000cd94c183eb65ce86a8b7ea49ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bfdbcc5b0d6b7c2ee65fa107b91560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab4bfdbcc5b0d6b7c2ee65fa107b91560">DMA_CHUSEBURSTC_CH0USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gab4bfdbcc5b0d6b7c2ee65fa107b91560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3cde5d28956ba1d412f2de01783400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafe3cde5d28956ba1d412f2de01783400">_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafe3cde5d28956ba1d412f2de01783400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a165a6505069fe22e9b8bd79c89cbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8a165a6505069fe22e9b8bd79c89cbf2">_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga8a165a6505069fe22e9b8bd79c89cbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab182dbcd1305b3c14877378857b92dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaab182dbcd1305b3c14877378857b92dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36c8e5c4ddd39db945abd3f2bc0be5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad36c8e5c4ddd39db945abd3f2bc0be5e">DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad36c8e5c4ddd39db945abd3f2bc0be5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55039d908c1eaffb485abbab847903e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga55039d908c1eaffb485abbab847903e2">DMA_CHUSEBURSTC_CH1USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga55039d908c1eaffb485abbab847903e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86a40524848b8e4ed9f21815bca79eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac86a40524848b8e4ed9f21815bca79eb">_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac86a40524848b8e4ed9f21815bca79eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc9d9e0dc4a80319ced456a7e09b2466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafc9d9e0dc4a80319ced456a7e09b2466">_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gafc9d9e0dc4a80319ced456a7e09b2466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10e05faea19581953516bb73c84f49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf10e05faea19581953516bb73c84f49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85d498a3cc7effac1a72f83fd83eef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf85d498a3cc7effac1a72f83fd83eef2">DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaf85d498a3cc7effac1a72f83fd83eef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3f49284b86dbd64c7a07991f2254e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1c3f49284b86dbd64c7a07991f2254e2">DMA_CHUSEBURSTC_CH2USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga1c3f49284b86dbd64c7a07991f2254e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6d8bb903bcf4c424829d684a39af52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadf6d8bb903bcf4c424829d684a39af52">_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadf6d8bb903bcf4c424829d684a39af52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd6179c83bc3c426c9da333bfd0b078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2fd6179c83bc3c426c9da333bfd0b078">_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga2fd6179c83bc3c426c9da333bfd0b078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6641d325079bc55947d66a7f54330e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6641d325079bc55947d66a7f54330e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51097031754a23a1b3ade0e95486817e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga51097031754a23a1b3ade0e95486817e">DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga51097031754a23a1b3ade0e95486817e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5d38668e9c30c6bb608038cff7c8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7b5d38668e9c30c6bb608038cff7c8e0">DMA_CHUSEBURSTC_CH3USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga7b5d38668e9c30c6bb608038cff7c8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f27df44b1dbf9e6f86e68f2e469978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga96f27df44b1dbf9e6f86e68f2e469978">_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga96f27df44b1dbf9e6f86e68f2e469978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688d1dae28f47b213a35ab56411eefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9688d1dae28f47b213a35ab56411eefd">_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga9688d1dae28f47b213a35ab56411eefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07846a3f99059354b2b7eeab25278f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga07846a3f99059354b2b7eeab25278f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c4539553edb8f2b37d4f5df985f5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga86c4539553edb8f2b37d4f5df985f5de">DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga86c4539553edb8f2b37d4f5df985f5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f36da176ce8279629b6d5fe14ef4884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5f36da176ce8279629b6d5fe14ef4884">DMA_CHUSEBURSTC_CH4USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga5f36da176ce8279629b6d5fe14ef4884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2808b8844e8997e24858c7ae6020ec8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2808b8844e8997e24858c7ae6020ec8c">_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2808b8844e8997e24858c7ae6020ec8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb03b7b90c5d9c1e6330ebab522cdc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafb03b7b90c5d9c1e6330ebab522cdc95">_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gafb03b7b90c5d9c1e6330ebab522cdc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3c99a7afbffb2efaa07d545908c35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7a3c99a7afbffb2efaa07d545908c35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05667be5e7fa309e42b912d5c86885e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga05667be5e7fa309e42b912d5c86885e6">DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga05667be5e7fa309e42b912d5c86885e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77a029d26e722d36b2b769be0676ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf77a029d26e722d36b2b769be0676ee2">DMA_CHUSEBURSTC_CH5USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaf77a029d26e722d36b2b769be0676ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea387b947c6ff60cf958c07e2bb214e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4ea387b947c6ff60cf958c07e2bb214e">_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4ea387b947c6ff60cf958c07e2bb214e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0dba7dfcfa51ed0aa0bed1376f2028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafc0dba7dfcfa51ed0aa0bed1376f2028">_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gafc0dba7dfcfa51ed0aa0bed1376f2028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c96b428cdf133bde1d8bb7a69be899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga91c96b428cdf133bde1d8bb7a69be899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6e4be637c799fc74d4fcd8f969baa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacc6e4be637c799fc74d4fcd8f969baa4">DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gacc6e4be637c799fc74d4fcd8f969baa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993c11b58c442aba2ad8828511568f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga993c11b58c442aba2ad8828511568f22">_DMA_CHREQMASKS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga993c11b58c442aba2ad8828511568f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54114f403e2d376752e3b19eab96fda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga54114f403e2d376752e3b19eab96fda5">_DMA_CHREQMASKS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga54114f403e2d376752e3b19eab96fda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377ebe5374db2f0a175c084f61c268c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5377ebe5374db2f0a175c084f61c268c">DMA_CHREQMASKS_CH0REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga5377ebe5374db2f0a175c084f61c268c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bd40977f04b35a3fcad6142a8139ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad2bd40977f04b35a3fcad6142a8139ce">_DMA_CHREQMASKS_CH0REQMASKS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad2bd40977f04b35a3fcad6142a8139ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c22729eed6405317e4861a406d844e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4c22729eed6405317e4861a406d844e5">_DMA_CHREQMASKS_CH0REQMASKS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga4c22729eed6405317e4861a406d844e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc97ea5b36851693cb69e7a21d812a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafc97ea5b36851693cb69e7a21d812a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f9f45f08df20ce2c77539ce738451a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga28f9f45f08df20ce2c77539ce738451a">DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga28f9f45f08df20ce2c77539ce738451a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626b25422301aa89ebea44a58a698324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga626b25422301aa89ebea44a58a698324">DMA_CHREQMASKS_CH1REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga626b25422301aa89ebea44a58a698324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b27781d75db437efc821c90ed4c9099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2b27781d75db437efc821c90ed4c9099">_DMA_CHREQMASKS_CH1REQMASKS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2b27781d75db437efc821c90ed4c9099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130af438b19240f5af9b8a3adfdcac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga130af438b19240f5af9b8a3adfdcac71">_DMA_CHREQMASKS_CH1REQMASKS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga130af438b19240f5af9b8a3adfdcac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598e5355f085612484f856983986791d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga598e5355f085612484f856983986791d">DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga598e5355f085612484f856983986791d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c9da9a9971fec51c01672cb9fef436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac4c9da9a9971fec51c01672cb9fef436">DMA_CHREQMASKS_CH2REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gac4c9da9a9971fec51c01672cb9fef436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d2f9f4c0968e74d4f6d4692c39b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad3d2f9f4c0968e74d4f6d4692c39b6d3">_DMA_CHREQMASKS_CH2REQMASKS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad3d2f9f4c0968e74d4f6d4692c39b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fe86d88b39428b1172ec0adbc9ee52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab2fe86d88b39428b1172ec0adbc9ee52">_DMA_CHREQMASKS_CH2REQMASKS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gab2fe86d88b39428b1172ec0adbc9ee52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93531f86b214d6ac018e00780f22710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga93531f86b214d6ac018e00780f22710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa0242426b02acbedc26459e38facf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabaa0242426b02acbedc26459e38facf9">DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gabaa0242426b02acbedc26459e38facf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9817a0b7691c23943ad1436565652c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3d9817a0b7691c23943ad1436565652c">DMA_CHREQMASKS_CH3REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga3d9817a0b7691c23943ad1436565652c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5d11bf686e32fbe7ee25f39fbc9fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadb5d11bf686e32fbe7ee25f39fbc9fd7">_DMA_CHREQMASKS_CH3REQMASKS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gadb5d11bf686e32fbe7ee25f39fbc9fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f131564418eeae0ed8df0e261a4e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab1f131564418eeae0ed8df0e261a4e15">_DMA_CHREQMASKS_CH3REQMASKS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gab1f131564418eeae0ed8df0e261a4e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5efd4ca20d13ae5215bb949e2c55c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa5efd4ca20d13ae5215bb949e2c55c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad10959d075ebc1132ce37e7223a37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5ad10959d075ebc1132ce37e7223a37d">DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5ad10959d075ebc1132ce37e7223a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca39bb0ce85f708d3ea1bed8328cc38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaca39bb0ce85f708d3ea1bed8328cc38d">DMA_CHREQMASKS_CH4REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaca39bb0ce85f708d3ea1bed8328cc38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad501b35a32b8e4ffbde8bb182c10da5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad501b35a32b8e4ffbde8bb182c10da5e">_DMA_CHREQMASKS_CH4REQMASKS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad501b35a32b8e4ffbde8bb182c10da5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf20b8b5264e86bd0c1e204c0005d47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaf20b8b5264e86bd0c1e204c0005d47a">_DMA_CHREQMASKS_CH4REQMASKS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gaaf20b8b5264e86bd0c1e204c0005d47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4604563242cc7409620698bcdbcb73fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4604563242cc7409620698bcdbcb73fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d98b62aee6b9f428dc2513f0f3983c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6d98b62aee6b9f428dc2513f0f3983c8">DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga6d98b62aee6b9f428dc2513f0f3983c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de8b92c5285dcf0421d4bf6bafb2a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2de8b92c5285dcf0421d4bf6bafb2a3f">DMA_CHREQMASKS_CH5REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga2de8b92c5285dcf0421d4bf6bafb2a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26786ae4f9a117ea01a82824456006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadf26786ae4f9a117ea01a82824456006">_DMA_CHREQMASKS_CH5REQMASKS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadf26786ae4f9a117ea01a82824456006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89c22346382b5378f4875375e82cf6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab89c22346382b5378f4875375e82cf6a">_DMA_CHREQMASKS_CH5REQMASKS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gab89c22346382b5378f4875375e82cf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1708a28e0c9a951ccafb3e81ae51ea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1708a28e0c9a951ccafb3e81ae51ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c56f36efb19856f6ba42a1c398b59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad6c56f36efb19856f6ba42a1c398b59d">DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gad6c56f36efb19856f6ba42a1c398b59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb9fcf4f72148763f49b6443de6d258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaacb9fcf4f72148763f49b6443de6d258">_DMA_CHREQMASKC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaacb9fcf4f72148763f49b6443de6d258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0ff687023c5a5ca90794888ba6d834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6b0ff687023c5a5ca90794888ba6d834">_DMA_CHREQMASKC_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga6b0ff687023c5a5ca90794888ba6d834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af910624a38489794ee8d57d75045fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9af910624a38489794ee8d57d75045fb">DMA_CHREQMASKC_CH0REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga9af910624a38489794ee8d57d75045fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebec317ab7c77ecf264075bd33e08422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaebec317ab7c77ecf264075bd33e08422">_DMA_CHREQMASKC_CH0REQMASKC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaebec317ab7c77ecf264075bd33e08422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a3602d7b4f560db251d4ab08f840a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa7a3602d7b4f560db251d4ab08f840a5">_DMA_CHREQMASKC_CH0REQMASKC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gaa7a3602d7b4f560db251d4ab08f840a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e225f4389c571b91cf45cbeb5d3c57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9e225f4389c571b91cf45cbeb5d3c57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25577904705e00bceed38828a11d634a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga25577904705e00bceed38828a11d634a">DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga25577904705e00bceed38828a11d634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcbf832de08628a4fb9260b2a6c9ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabbcbf832de08628a4fb9260b2a6c9ef8">DMA_CHREQMASKC_CH1REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gabbcbf832de08628a4fb9260b2a6c9ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd6761ca5cf62cab5d8367b23eaf085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1bd6761ca5cf62cab5d8367b23eaf085">_DMA_CHREQMASKC_CH1REQMASKC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1bd6761ca5cf62cab5d8367b23eaf085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bedb1c3f155a64b7d5d9ec916a187a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab5bedb1c3f155a64b7d5d9ec916a187a">_DMA_CHREQMASKC_CH1REQMASKC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gab5bedb1c3f155a64b7d5d9ec916a187a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae591a09f973277b7bb753cf6f70c0581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae591a09f973277b7bb753cf6f70c0581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b058bc79b2e32d10ed9f1248d9150e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7b058bc79b2e32d10ed9f1248d9150e1">DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga7b058bc79b2e32d10ed9f1248d9150e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6df8b60a6e9627af3c6ea5a639900d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf6df8b60a6e9627af3c6ea5a639900d5">DMA_CHREQMASKC_CH2REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gaf6df8b60a6e9627af3c6ea5a639900d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5c6a398488a63ef2d00e48d7ed9801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6c5c6a398488a63ef2d00e48d7ed9801">_DMA_CHREQMASKC_CH2REQMASKC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6c5c6a398488a63ef2d00e48d7ed9801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfd5552bc596cd4a5e50d70320748d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2dfd5552bc596cd4a5e50d70320748d0">_DMA_CHREQMASKC_CH2REQMASKC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga2dfd5552bc596cd4a5e50d70320748d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4ae4b378fc2da9212b9406d7b228da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6a4ae4b378fc2da9212b9406d7b228da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eafaf6a7f026a0c094355497085e9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2eafaf6a7f026a0c094355497085e9ae">DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga2eafaf6a7f026a0c094355497085e9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e63a5cd90c17f2025a6f53b885061d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2e63a5cd90c17f2025a6f53b885061d5">DMA_CHREQMASKC_CH3REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga2e63a5cd90c17f2025a6f53b885061d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33776638699de1548379b67e10a1b5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga33776638699de1548379b67e10a1b5f1">_DMA_CHREQMASKC_CH3REQMASKC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga33776638699de1548379b67e10a1b5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a5cd5bbc4f7dbaf80bc73441024901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga64a5cd5bbc4f7dbaf80bc73441024901">_DMA_CHREQMASKC_CH3REQMASKC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga64a5cd5bbc4f7dbaf80bc73441024901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2365654cc79e1ceb08334ab798f0fa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2365654cc79e1ceb08334ab798f0fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9ff650522730490b0a7c682920506a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2f9ff650522730490b0a7c682920506a">DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga2f9ff650522730490b0a7c682920506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3d769ef02b12a4c3e8a4ce6e15376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaaf3d769ef02b12a4c3e8a4ce6e15376">DMA_CHREQMASKC_CH4REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaaaf3d769ef02b12a4c3e8a4ce6e15376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96583f6eb5f1cd97aa226509002d29ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga96583f6eb5f1cd97aa226509002d29ec">_DMA_CHREQMASKC_CH4REQMASKC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga96583f6eb5f1cd97aa226509002d29ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ee56a2e5314cfe9212faad05368a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab9ee56a2e5314cfe9212faad05368a91">_DMA_CHREQMASKC_CH4REQMASKC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gab9ee56a2e5314cfe9212faad05368a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06967811f445c8e126bd4f538bedc094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga06967811f445c8e126bd4f538bedc094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723c384830fda84b651fdf5c6ab04719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga723c384830fda84b651fdf5c6ab04719">DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga723c384830fda84b651fdf5c6ab04719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e41f44345ab2f4df705f3ce5927b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab7e41f44345ab2f4df705f3ce5927b90">DMA_CHREQMASKC_CH5REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gab7e41f44345ab2f4df705f3ce5927b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4ecb0ce2ced87d3381250db15e60a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2e4ecb0ce2ced87d3381250db15e60a2">_DMA_CHREQMASKC_CH5REQMASKC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2e4ecb0ce2ced87d3381250db15e60a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb354e9c3b0d5a1bd13e03c0ae2da84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabbb354e9c3b0d5a1bd13e03c0ae2da84">_DMA_CHREQMASKC_CH5REQMASKC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gabbb354e9c3b0d5a1bd13e03c0ae2da84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd32c210a37ca84e9a49dd0d89b7b6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadd32c210a37ca84e9a49dd0d89b7b6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd359acf883fa5ab982497f776ffa806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacd359acf883fa5ab982497f776ffa806">DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gacd359acf883fa5ab982497f776ffa806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b3e05b61511e9756cbf4fcefd0e3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga86b3e05b61511e9756cbf4fcefd0e3f5">_DMA_CHENS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga86b3e05b61511e9756cbf4fcefd0e3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac874864898a857bfad5220d0f6e56175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac874864898a857bfad5220d0f6e56175">_DMA_CHENS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:gac874864898a857bfad5220d0f6e56175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff45c74658e5d08259b63dcd645864b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0ff45c74658e5d08259b63dcd645864b">DMA_CHENS_CH0ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga0ff45c74658e5d08259b63dcd645864b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b01b19cb9880ae2e68a93732b521457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9b01b19cb9880ae2e68a93732b521457">_DMA_CHENS_CH0ENS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9b01b19cb9880ae2e68a93732b521457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19ba755c0906d46abf22a693044e8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad19ba755c0906d46abf22a693044e8b5">_DMA_CHENS_CH0ENS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gad19ba755c0906d46abf22a693044e8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa076db7674479c34767c476b4ecad46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa076db7674479c34767c476b4ecad46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c002f0189eddcf61fecd3852f55ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae2c002f0189eddcf61fecd3852f55ea1">DMA_CHENS_CH0ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gae2c002f0189eddcf61fecd3852f55ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9635cfc4a61e1c8c2a0119870712293a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9635cfc4a61e1c8c2a0119870712293a">DMA_CHENS_CH1ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga9635cfc4a61e1c8c2a0119870712293a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c23b89af84863b0eaf46fae7b8029db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8c23b89af84863b0eaf46fae7b8029db">_DMA_CHENS_CH1ENS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8c23b89af84863b0eaf46fae7b8029db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e39d0bc652f277cc8e0de9fe6f2832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga13e39d0bc652f277cc8e0de9fe6f2832">_DMA_CHENS_CH1ENS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga13e39d0bc652f277cc8e0de9fe6f2832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862df0982148a1f2c223e293106b4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8862df0982148a1f2c223e293106b4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c3aa4c5b942a04770a06a93a9b1a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae6c3aa4c5b942a04770a06a93a9b1a63">DMA_CHENS_CH1ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gae6c3aa4c5b942a04770a06a93a9b1a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c044628dd75f30a59e5a53d9687e40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3c044628dd75f30a59e5a53d9687e40a">DMA_CHENS_CH2ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3c044628dd75f30a59e5a53d9687e40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89079e8101357af8b3ff6973b437079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac89079e8101357af8b3ff6973b437079">_DMA_CHENS_CH2ENS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac89079e8101357af8b3ff6973b437079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6157ef84f9800793fd08c1dc78a41d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6157ef84f9800793fd08c1dc78a41d24">_DMA_CHENS_CH2ENS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga6157ef84f9800793fd08c1dc78a41d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ede389a2420f27221e1ba791221fa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga35ede389a2420f27221e1ba791221fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3417b1925b0f33b9e70b106e2a9483df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3417b1925b0f33b9e70b106e2a9483df">DMA_CHENS_CH2ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga3417b1925b0f33b9e70b106e2a9483df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b35122f0793cc6f45c8fbab34e777e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga24b35122f0793cc6f45c8fbab34e777e">DMA_CHENS_CH3ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga24b35122f0793cc6f45c8fbab34e777e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad775addf2ab980e50bc354a0696197a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad775addf2ab980e50bc354a0696197a5">_DMA_CHENS_CH3ENS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad775addf2ab980e50bc354a0696197a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5abcf9c41389156ecdc4a29ae3bd6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4a5abcf9c41389156ecdc4a29ae3bd6f">_DMA_CHENS_CH3ENS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga4a5abcf9c41389156ecdc4a29ae3bd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227c4ca76584bc933762c7a15a37369a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga227c4ca76584bc933762c7a15a37369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6e780186cc00bd6c436cf2da8374c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafb6e780186cc00bd6c436cf2da8374c9">DMA_CHENS_CH3ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gafb6e780186cc00bd6c436cf2da8374c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a61090735ebd5a4679ba23ae81aad6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4a61090735ebd5a4679ba23ae81aad6f">DMA_CHENS_CH4ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga4a61090735ebd5a4679ba23ae81aad6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc2cda5aaa7a75d948fa9fd8c204b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0fc2cda5aaa7a75d948fa9fd8c204b28">_DMA_CHENS_CH4ENS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0fc2cda5aaa7a75d948fa9fd8c204b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4189d27882f068f692d41842f958a2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4189d27882f068f692d41842f958a2a8">_DMA_CHENS_CH4ENS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga4189d27882f068f692d41842f958a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6978d954382612b0a83f643f5d5476fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6978d954382612b0a83f643f5d5476fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac540101ba729c429d1fba5b692cf333c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac540101ba729c429d1fba5b692cf333c">DMA_CHENS_CH4ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gac540101ba729c429d1fba5b692cf333c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9437e24ae5b8fcdd625d4bdb67204cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9437e24ae5b8fcdd625d4bdb67204cd7">DMA_CHENS_CH5ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga9437e24ae5b8fcdd625d4bdb67204cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f4dadd3c4d3499c7ce6c3365cf84eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga27f4dadd3c4d3499c7ce6c3365cf84eb">_DMA_CHENS_CH5ENS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga27f4dadd3c4d3499c7ce6c3365cf84eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfe3f6ae6617a7b8acb75dfddc9f3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5bfe3f6ae6617a7b8acb75dfddc9f3ed">_DMA_CHENS_CH5ENS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga5bfe3f6ae6617a7b8acb75dfddc9f3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41032d5e16ae0f03ef3c279e2aa3f17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga41032d5e16ae0f03ef3c279e2aa3f17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068efb5cb719eb8d9f591e76a78b136e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga068efb5cb719eb8d9f591e76a78b136e">DMA_CHENS_CH5ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga068efb5cb719eb8d9f591e76a78b136e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf124dfd05cc858565d57878ecc4731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5cf124dfd05cc858565d57878ecc4731">_DMA_CHENC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5cf124dfd05cc858565d57878ecc4731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae655e8c5e567264285610b6a59988bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae655e8c5e567264285610b6a59988bb5">_DMA_CHENC_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:gae655e8c5e567264285610b6a59988bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d5d3d575383435cd1d1b6e2d9dee92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga35d5d3d575383435cd1d1b6e2d9dee92">DMA_CHENC_CH0ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga35d5d3d575383435cd1d1b6e2d9dee92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25df885eed3ced50e60fac7552abb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga25df885eed3ced50e60fac7552abb351">_DMA_CHENC_CH0ENC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga25df885eed3ced50e60fac7552abb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1238fee8a8084ebe3e39543ecf05ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab1238fee8a8084ebe3e39543ecf05ef5">_DMA_CHENC_CH0ENC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gab1238fee8a8084ebe3e39543ecf05ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab588706dc25fa04b5945b43ef514d4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab588706dc25fa04b5945b43ef514d4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22202f4a64dfa718aaf6b667ad1b15ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga22202f4a64dfa718aaf6b667ad1b15ef">DMA_CHENC_CH0ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga22202f4a64dfa718aaf6b667ad1b15ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b366c4cfe34b7b22702032ad2d4847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga92b366c4cfe34b7b22702032ad2d4847">DMA_CHENC_CH1ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga92b366c4cfe34b7b22702032ad2d4847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab606f7252bcbdb2e8ba7914a26bcb88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab606f7252bcbdb2e8ba7914a26bcb88e">_DMA_CHENC_CH1ENC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab606f7252bcbdb2e8ba7914a26bcb88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a664be5f4736458a91c02bf44e2e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga73a664be5f4736458a91c02bf44e2e21">_DMA_CHENC_CH1ENC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga73a664be5f4736458a91c02bf44e2e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab115bba94ad1583a5bae09e6c89e4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab115bba94ad1583a5bae09e6c89e4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48471b34b4eaa83749604aa4dc83500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga48471b34b4eaa83749604aa4dc83500d">DMA_CHENC_CH1ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga48471b34b4eaa83749604aa4dc83500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a944b622e28ac37ee730883b14f13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae7a944b622e28ac37ee730883b14f13e">DMA_CHENC_CH2ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gae7a944b622e28ac37ee730883b14f13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37f39bf65a4c524a2a09956485aec14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae37f39bf65a4c524a2a09956485aec14">_DMA_CHENC_CH2ENC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae37f39bf65a4c524a2a09956485aec14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0f7a78109d735f115c2042b5cb18bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9a0f7a78109d735f115c2042b5cb18bb">_DMA_CHENC_CH2ENC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga9a0f7a78109d735f115c2042b5cb18bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836a32303a9068cd5568b9e09120130e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga836a32303a9068cd5568b9e09120130e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9306ee3c7a4b45e9738c41aacab103a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9306ee3c7a4b45e9738c41aacab103a0">DMA_CHENC_CH2ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga9306ee3c7a4b45e9738c41aacab103a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca64b255430ca1e8549a09a8e4ae1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaafca64b255430ca1e8549a09a8e4ae1a">DMA_CHENC_CH3ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gaafca64b255430ca1e8549a09a8e4ae1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0830337a5ada3c946ff9f56e1e87086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa0830337a5ada3c946ff9f56e1e87086">_DMA_CHENC_CH3ENC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa0830337a5ada3c946ff9f56e1e87086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf670e44e71e6ef9e84f9076e292e36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadf670e44e71e6ef9e84f9076e292e36b">_DMA_CHENC_CH3ENC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gadf670e44e71e6ef9e84f9076e292e36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736c2fe973ea209babd6288e6bf88a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga736c2fe973ea209babd6288e6bf88a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db5df14316e43cfa5f7842f8e860782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5db5df14316e43cfa5f7842f8e860782">DMA_CHENC_CH3ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5db5df14316e43cfa5f7842f8e860782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59bd0e20eb593fa2fa7b108233f910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2a59bd0e20eb593fa2fa7b108233f910">DMA_CHENC_CH4ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga2a59bd0e20eb593fa2fa7b108233f910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545e8bf9c90be22cf7adacc61f8a9159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga545e8bf9c90be22cf7adacc61f8a9159">_DMA_CHENC_CH4ENC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga545e8bf9c90be22cf7adacc61f8a9159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae82793be0258c25d2b941291b28de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1ae82793be0258c25d2b941291b28de1">_DMA_CHENC_CH4ENC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga1ae82793be0258c25d2b941291b28de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f330169e746d4779caf43970493d001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8f330169e746d4779caf43970493d001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7fc3bb626e7546deb81477d2e53376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabe7fc3bb626e7546deb81477d2e53376">DMA_CHENC_CH4ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gabe7fc3bb626e7546deb81477d2e53376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814e04dc0c32cddab505146788d0ae4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga814e04dc0c32cddab505146788d0ae4b">DMA_CHENC_CH5ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga814e04dc0c32cddab505146788d0ae4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d17e626c4e8243c86e34e9727725b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga84d17e626c4e8243c86e34e9727725b1">_DMA_CHENC_CH5ENC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga84d17e626c4e8243c86e34e9727725b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949d0c96c97f14e87bfca1a41bca2783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga949d0c96c97f14e87bfca1a41bca2783">_DMA_CHENC_CH5ENC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga949d0c96c97f14e87bfca1a41bca2783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c13147148fe8747dd9ff1984ab227a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf4c13147148fe8747dd9ff1984ab227a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d89067953cfccc9e2b0a95b9e621c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8d89067953cfccc9e2b0a95b9e621c4c">DMA_CHENC_CH5ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga8d89067953cfccc9e2b0a95b9e621c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2d2f322ee761ff5024ff8a2fb5e8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadd2d2f322ee761ff5024ff8a2fb5e8f5">_DMA_CHALTS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadd2d2f322ee761ff5024ff8a2fb5e8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b14de47152c5c6c322be59ebc86165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga81b14de47152c5c6c322be59ebc86165">_DMA_CHALTS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga81b14de47152c5c6c322be59ebc86165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613418fb0799e7247179ac93163a767f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga613418fb0799e7247179ac93163a767f">DMA_CHALTS_CH0ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga613418fb0799e7247179ac93163a767f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51b3fceeffcc0e9231309783e03554a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad51b3fceeffcc0e9231309783e03554a">_DMA_CHALTS_CH0ALTS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad51b3fceeffcc0e9231309783e03554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc3fb8a648065a1ac88355ef85e44ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9bc3fb8a648065a1ac88355ef85e44ab">_DMA_CHALTS_CH0ALTS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga9bc3fb8a648065a1ac88355ef85e44ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d751c15deaf5e136fa7566b53bb7b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1d751c15deaf5e136fa7566b53bb7b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54ec7c7973183897876c530f978a9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa54ec7c7973183897876c530f978a9f0">DMA_CHALTS_CH0ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa54ec7c7973183897876c530f978a9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83167edd154a5daf99c8608100088b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab83167edd154a5daf99c8608100088b7">DMA_CHALTS_CH1ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gab83167edd154a5daf99c8608100088b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4899bc261cdbce884efb93f469043ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf4899bc261cdbce884efb93f469043ca">_DMA_CHALTS_CH1ALTS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4899bc261cdbce884efb93f469043ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50c041a428cae2ea015975e83bc88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gace50c041a428cae2ea015975e83bc88c">_DMA_CHALTS_CH1ALTS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gace50c041a428cae2ea015975e83bc88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9df90a3330bfbe42989aeb0b0a51aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae9df90a3330bfbe42989aeb0b0a51aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49b3527d4de1e9723906f5fc035356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae49b3527d4de1e9723906f5fc035356c">DMA_CHALTS_CH1ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gae49b3527d4de1e9723906f5fc035356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7738cfbf25a156a773026b9c28c37dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7738cfbf25a156a773026b9c28c37dda">DMA_CHALTS_CH2ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga7738cfbf25a156a773026b9c28c37dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0790f60d53f14a8dc68b08cada62c0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0790f60d53f14a8dc68b08cada62c0d3">_DMA_CHALTS_CH2ALTS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0790f60d53f14a8dc68b08cada62c0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd21971d2efbd628393c7b103e60e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabd21971d2efbd628393c7b103e60e44e">_DMA_CHALTS_CH2ALTS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gabd21971d2efbd628393c7b103e60e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a779c0d25a8c02f43ecb54aed976488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1a779c0d25a8c02f43ecb54aed976488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa706c71ab018584bac1aad5d2ece3001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa706c71ab018584bac1aad5d2ece3001">DMA_CHALTS_CH2ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaa706c71ab018584bac1aad5d2ece3001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048035204cf3ed4cfd6ec1427d460670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga048035204cf3ed4cfd6ec1427d460670">DMA_CHALTS_CH3ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga048035204cf3ed4cfd6ec1427d460670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1155cfe68203851c1bebb3d4d4f03086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1155cfe68203851c1bebb3d4d4f03086">_DMA_CHALTS_CH3ALTS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1155cfe68203851c1bebb3d4d4f03086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa044a2da0ded76c66829de8cc4a8f111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa044a2da0ded76c66829de8cc4a8f111">_DMA_CHALTS_CH3ALTS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaa044a2da0ded76c66829de8cc4a8f111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8b2b1a9b3d4f1319a06eef43db6b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5d8b2b1a9b3d4f1319a06eef43db6b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a7345f778eb92be85705a2fe433fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf2a7345f778eb92be85705a2fe433fe5">DMA_CHALTS_CH3ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gaf2a7345f778eb92be85705a2fe433fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe171b8d3b83c8b2586d28c2307ad7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafe171b8d3b83c8b2586d28c2307ad7a5">DMA_CHALTS_CH4ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gafe171b8d3b83c8b2586d28c2307ad7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf87adc0c8f14b0234910df5541c8890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabf87adc0c8f14b0234910df5541c8890">_DMA_CHALTS_CH4ALTS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabf87adc0c8f14b0234910df5541c8890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2f0cd787b6a346eabb36d1d409f039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4d2f0cd787b6a346eabb36d1d409f039">_DMA_CHALTS_CH4ALTS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga4d2f0cd787b6a346eabb36d1d409f039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d9749531ef2a53d366bdb830147b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa2d9749531ef2a53d366bdb830147b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4677c4f84edfdf13ea4e47a1ce5ce302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4677c4f84edfdf13ea4e47a1ce5ce302">DMA_CHALTS_CH4ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga4677c4f84edfdf13ea4e47a1ce5ce302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d696693fdcc69510ed4972dbba5117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga39d696693fdcc69510ed4972dbba5117">DMA_CHALTS_CH5ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga39d696693fdcc69510ed4972dbba5117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121284eb531163dd58ce38e9362e6516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga121284eb531163dd58ce38e9362e6516">_DMA_CHALTS_CH5ALTS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga121284eb531163dd58ce38e9362e6516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e3984b5a30b7ce8eb6ac8d5d2d3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga542e3984b5a30b7ce8eb6ac8d5d2d3d8">_DMA_CHALTS_CH5ALTS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga542e3984b5a30b7ce8eb6ac8d5d2d3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15027780bd30bc27e88b390e665e9e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga15027780bd30bc27e88b390e665e9e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30002e404beee68eb6f4af5038ab77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac30002e404beee68eb6f4af5038ab77d">DMA_CHALTS_CH5ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gac30002e404beee68eb6f4af5038ab77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eec0d07ba3840c14c15ea38d6aa085b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0eec0d07ba3840c14c15ea38d6aa085b">_DMA_CHALTC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0eec0d07ba3840c14c15ea38d6aa085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc36f2eabc3184da58fc37032217f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8cc36f2eabc3184da58fc37032217f38">_DMA_CHALTC_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga8cc36f2eabc3184da58fc37032217f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511af0db142c89640d5a701e356c0300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga511af0db142c89640d5a701e356c0300">DMA_CHALTC_CH0ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga511af0db142c89640d5a701e356c0300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74de4494b5cee26a310e232f67cbff3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga74de4494b5cee26a310e232f67cbff3d">_DMA_CHALTC_CH0ALTC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga74de4494b5cee26a310e232f67cbff3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60adf7c7300beb0d0e02ff40cd5c4be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga60adf7c7300beb0d0e02ff40cd5c4be4">_DMA_CHALTC_CH0ALTC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga60adf7c7300beb0d0e02ff40cd5c4be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e677040d3f7a08d35010caae94fffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga26e677040d3f7a08d35010caae94fffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3881163fa7d248ce6e5dc219e18ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7a3881163fa7d248ce6e5dc219e18ea7">DMA_CHALTC_CH0ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a3881163fa7d248ce6e5dc219e18ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e2f045a0534efd76fdc2da493605a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga05e2f045a0534efd76fdc2da493605a9">DMA_CHALTC_CH1ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga05e2f045a0534efd76fdc2da493605a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a663045d7110eaf87337a4d96367181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7a663045d7110eaf87337a4d96367181">_DMA_CHALTC_CH1ALTC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7a663045d7110eaf87337a4d96367181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4958f96c46f64aecc75e34f98a5f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9c4958f96c46f64aecc75e34f98a5f00">_DMA_CHALTC_CH1ALTC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga9c4958f96c46f64aecc75e34f98a5f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf759837436d1cf793175452481799715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf759837436d1cf793175452481799715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0341c20dbbcffd9a67a7cf7269e4cb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0341c20dbbcffd9a67a7cf7269e4cb09">DMA_CHALTC_CH1ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga0341c20dbbcffd9a67a7cf7269e4cb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5def0cf4048c90fc2e1546324c245c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5def0cf4048c90fc2e1546324c245c08">DMA_CHALTC_CH2ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga5def0cf4048c90fc2e1546324c245c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e3488182fb1b3c8961de0002084dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga75e3488182fb1b3c8961de0002084dfc">_DMA_CHALTC_CH2ALTC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga75e3488182fb1b3c8961de0002084dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cfee97763a6400e6a2a2201c2fb658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf5cfee97763a6400e6a2a2201c2fb658">_DMA_CHALTC_CH2ALTC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gaf5cfee97763a6400e6a2a2201c2fb658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbbeffa6a1b2c850ee7f462bba2093f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8fbbeffa6a1b2c850ee7f462bba2093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f75f8149bbdf4535c58b092fd31d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga37f75f8149bbdf4535c58b092fd31d66">DMA_CHALTC_CH2ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga37f75f8149bbdf4535c58b092fd31d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24257997abb94b463b9c104e43a01ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga24257997abb94b463b9c104e43a01ce2">DMA_CHALTC_CH3ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga24257997abb94b463b9c104e43a01ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60134fe3ab56879a61b8ab8311dd3cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga60134fe3ab56879a61b8ab8311dd3cc6">_DMA_CHALTC_CH3ALTC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga60134fe3ab56879a61b8ab8311dd3cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b9ed6e6bd1fadbab12598a2ceaab28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab1b9ed6e6bd1fadbab12598a2ceaab28">_DMA_CHALTC_CH3ALTC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gab1b9ed6e6bd1fadbab12598a2ceaab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db54974f58057d62d944d39ff80e564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4db54974f58057d62d944d39ff80e564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214964bfec83e6643b7991ff93b7d4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga214964bfec83e6643b7991ff93b7d4e7">DMA_CHALTC_CH3ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga214964bfec83e6643b7991ff93b7d4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7dec837ee6581822cb8f74a259409c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8a7dec837ee6581822cb8f74a259409c">DMA_CHALTC_CH4ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga8a7dec837ee6581822cb8f74a259409c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc2b10b705b42acf05843198082b9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6fc2b10b705b42acf05843198082b9e1">_DMA_CHALTC_CH4ALTC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6fc2b10b705b42acf05843198082b9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870d5759441a8fe6a06f8e5c63aa8d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga870d5759441a8fe6a06f8e5c63aa8d55">_DMA_CHALTC_CH4ALTC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga870d5759441a8fe6a06f8e5c63aa8d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad580715adb266598509822ba66ee17d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad580715adb266598509822ba66ee17d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c0f465ac102c5932c5c10e8cbff788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga28c0f465ac102c5932c5c10e8cbff788">DMA_CHALTC_CH4ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga28c0f465ac102c5932c5c10e8cbff788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fe5d31b279243c92b4c6cf16743c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga58fe5d31b279243c92b4c6cf16743c61">DMA_CHALTC_CH5ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga58fe5d31b279243c92b4c6cf16743c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9b65586a310eeb0dcd7737479a7a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadc9b65586a310eeb0dcd7737479a7a12">_DMA_CHALTC_CH5ALTC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadc9b65586a310eeb0dcd7737479a7a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3223425d68ced74f11f7389feed6bb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3223425d68ced74f11f7389feed6bb58">_DMA_CHALTC_CH5ALTC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga3223425d68ced74f11f7389feed6bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6fec83ed0b7a19a66d59cb84f8b571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4e6fec83ed0b7a19a66d59cb84f8b571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d530ea7553e3576c0420c86ef574674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5d530ea7553e3576c0420c86ef574674">DMA_CHALTC_CH5ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga5d530ea7553e3576c0420c86ef574674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9daf0b6586e2fa32dd4318581a5ee097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9daf0b6586e2fa32dd4318581a5ee097">_DMA_CHPRIS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9daf0b6586e2fa32dd4318581a5ee097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d9267c2a82e200f8c21ca6b47b3dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga79d9267c2a82e200f8c21ca6b47b3dae">_DMA_CHPRIS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga79d9267c2a82e200f8c21ca6b47b3dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8aae23375b72eaf9398b0dfe0a9958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3b8aae23375b72eaf9398b0dfe0a9958">DMA_CHPRIS_CH0PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga3b8aae23375b72eaf9398b0dfe0a9958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa74c12fb13c4c1992d85684ec68a36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafa74c12fb13c4c1992d85684ec68a36d">_DMA_CHPRIS_CH0PRIS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafa74c12fb13c4c1992d85684ec68a36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d307b044f83ba2cec73d0c0423d2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab9d307b044f83ba2cec73d0c0423d2ce">_DMA_CHPRIS_CH0PRIS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gab9d307b044f83ba2cec73d0c0423d2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fd32abbf751cd896459afb92a7c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga74fd32abbf751cd896459afb92a7c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991b1ee70c4a5e9ea6c1ac510d4344b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga991b1ee70c4a5e9ea6c1ac510d4344b8">DMA_CHPRIS_CH0PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga991b1ee70c4a5e9ea6c1ac510d4344b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4245120034c44573ea4089f3a7962f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4245120034c44573ea4089f3a7962f0d">DMA_CHPRIS_CH1PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga4245120034c44573ea4089f3a7962f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6648ed2db93670744712633ebe8c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1f6648ed2db93670744712633ebe8c6d">_DMA_CHPRIS_CH1PRIS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1f6648ed2db93670744712633ebe8c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2f7c5e32b052266cf5f1fefb0315e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8e2f7c5e32b052266cf5f1fefb0315e2">_DMA_CHPRIS_CH1PRIS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga8e2f7c5e32b052266cf5f1fefb0315e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cc67d1ec61d3acfb24304f0dbd59d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae4cc67d1ec61d3acfb24304f0dbd59d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385bb04dc349096942748d090385c2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga385bb04dc349096942748d090385c2a1">DMA_CHPRIS_CH1PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga385bb04dc349096942748d090385c2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e9151ccd4188763a82ab42bc06d55e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga11e9151ccd4188763a82ab42bc06d55e">DMA_CHPRIS_CH2PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga11e9151ccd4188763a82ab42bc06d55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab805fd2b31fe212e9d84411d1b54b99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab805fd2b31fe212e9d84411d1b54b99f">_DMA_CHPRIS_CH2PRIS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab805fd2b31fe212e9d84411d1b54b99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea2f9b83e145e5a5f780040b2b167da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafea2f9b83e145e5a5f780040b2b167da">_DMA_CHPRIS_CH2PRIS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gafea2f9b83e145e5a5f780040b2b167da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f7af3fe12c48ca0948f4fe8e1cb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga56f7af3fe12c48ca0948f4fe8e1cb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ff7d3c88297e6642d5bcf039efcbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga31ff7d3c88297e6642d5bcf039efcbf1">DMA_CHPRIS_CH2PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga31ff7d3c88297e6642d5bcf039efcbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0837ad5d87ce0e10c7950db207272d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad0837ad5d87ce0e10c7950db207272d4">DMA_CHPRIS_CH3PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gad0837ad5d87ce0e10c7950db207272d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e73e49868b330b0b6c15757f18aebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf7e73e49868b330b0b6c15757f18aebf">_DMA_CHPRIS_CH3PRIS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf7e73e49868b330b0b6c15757f18aebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab227d80ecc2fbbfcbdfd5705f762ba48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab227d80ecc2fbbfcbdfd5705f762ba48">_DMA_CHPRIS_CH3PRIS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gab227d80ecc2fbbfcbdfd5705f762ba48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bca4bd8fe47647e8d4e1e2efe575d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7bca4bd8fe47647e8d4e1e2efe575d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e64a388c03275c438755bf6ff94c445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6e64a388c03275c438755bf6ff94c445">DMA_CHPRIS_CH3PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga6e64a388c03275c438755bf6ff94c445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299ed3bd0ba11abcd89eff9e7cdadbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga299ed3bd0ba11abcd89eff9e7cdadbc8">DMA_CHPRIS_CH4PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga299ed3bd0ba11abcd89eff9e7cdadbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180b7a816bc41a431856cf8c314f91de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga180b7a816bc41a431856cf8c314f91de">_DMA_CHPRIS_CH4PRIS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga180b7a816bc41a431856cf8c314f91de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6962c4b30f63f771c1472c8f76d83bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad6962c4b30f63f771c1472c8f76d83bf">_DMA_CHPRIS_CH4PRIS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gad6962c4b30f63f771c1472c8f76d83bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff1abc823c8772319e86d343cf5afde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0ff1abc823c8772319e86d343cf5afde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088d56e897fe05b5b19f7071a5636ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga088d56e897fe05b5b19f7071a5636ca1">DMA_CHPRIS_CH4PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga088d56e897fe05b5b19f7071a5636ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c52b6e6015ada3be2d3b2f622572bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3c52b6e6015ada3be2d3b2f622572bbe">DMA_CHPRIS_CH5PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga3c52b6e6015ada3be2d3b2f622572bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abb73279fac57a9503f14126eb5cccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8abb73279fac57a9503f14126eb5cccd">_DMA_CHPRIS_CH5PRIS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8abb73279fac57a9503f14126eb5cccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59b8eafb3963903ea83570d97ebdab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad59b8eafb3963903ea83570d97ebdab5">_DMA_CHPRIS_CH5PRIS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gad59b8eafb3963903ea83570d97ebdab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e80ee5e62b1e966d77f09b92b23c300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1e80ee5e62b1e966d77f09b92b23c300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb6f107918f35901410de74a4098818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafdb6f107918f35901410de74a4098818">DMA_CHPRIS_CH5PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gafdb6f107918f35901410de74a4098818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeb7787f8f32c14c0276c2abb417f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaadeb7787f8f32c14c0276c2abb417f7b">_DMA_CHPRIC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaadeb7787f8f32c14c0276c2abb417f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192afe390dcccda2b96bc2b236dd5666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga192afe390dcccda2b96bc2b236dd5666">_DMA_CHPRIC_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga192afe390dcccda2b96bc2b236dd5666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff68ef83e232f6eac622238c65084ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5ff68ef83e232f6eac622238c65084ba">DMA_CHPRIC_CH0PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga5ff68ef83e232f6eac622238c65084ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189fb8c590b999349183333012f4e70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga189fb8c590b999349183333012f4e70d">_DMA_CHPRIC_CH0PRIC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga189fb8c590b999349183333012f4e70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c1e2d89a389055a4028b5406ff94fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga88c1e2d89a389055a4028b5406ff94fa">_DMA_CHPRIC_CH0PRIC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga88c1e2d89a389055a4028b5406ff94fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0d7ed7c444a4fcb7c88a87895c61f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaf0d7ed7c444a4fcb7c88a87895c61f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df490dae82239dcb98398c775d258bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4df490dae82239dcb98398c775d258bf">DMA_CHPRIC_CH0PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4df490dae82239dcb98398c775d258bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4324c7fb59cc3a2f150395193c8c96a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4324c7fb59cc3a2f150395193c8c96a5">DMA_CHPRIC_CH1PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga4324c7fb59cc3a2f150395193c8c96a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744f18c61317d3ce541ec27b109989f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga744f18c61317d3ce541ec27b109989f6">_DMA_CHPRIC_CH1PRIC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga744f18c61317d3ce541ec27b109989f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b1f08516b78ab005f707ce5b396d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga28b1f08516b78ab005f707ce5b396d72">_DMA_CHPRIC_CH1PRIC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga28b1f08516b78ab005f707ce5b396d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b4c9805d1f2be425e2f7ce329aa069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga03b4c9805d1f2be425e2f7ce329aa069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f899434d32cdf887c087fa70bcd415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad0f899434d32cdf887c087fa70bcd415">DMA_CHPRIC_CH1PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gad0f899434d32cdf887c087fa70bcd415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb62ce6d3214ca9bbb4ebe7832307eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacb62ce6d3214ca9bbb4ebe7832307eeb">DMA_CHPRIC_CH2PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gacb62ce6d3214ca9bbb4ebe7832307eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fe70e0eff208788180eab5568115bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac9fe70e0eff208788180eab5568115bd">_DMA_CHPRIC_CH2PRIC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac9fe70e0eff208788180eab5568115bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad84681c02ca6065d0c9dcd271b02b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6ad84681c02ca6065d0c9dcd271b02b0">_DMA_CHPRIC_CH2PRIC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga6ad84681c02ca6065d0c9dcd271b02b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215a9b755d7b36e8ab38ca1ba8878545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga215a9b755d7b36e8ab38ca1ba8878545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352efbfef9acf0b353862a193b7de1d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga352efbfef9acf0b353862a193b7de1d0">DMA_CHPRIC_CH2PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga352efbfef9acf0b353862a193b7de1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b2b57ff1d13614652901f2f27ab233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga88b2b57ff1d13614652901f2f27ab233">DMA_CHPRIC_CH3PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga88b2b57ff1d13614652901f2f27ab233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ddf40b027248d91274316461f19fd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4ddf40b027248d91274316461f19fd74">_DMA_CHPRIC_CH3PRIC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga4ddf40b027248d91274316461f19fd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe068fe7e6583a5c18e50a40cf27ed84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabe068fe7e6583a5c18e50a40cf27ed84">_DMA_CHPRIC_CH3PRIC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gabe068fe7e6583a5c18e50a40cf27ed84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81aa7d82e5ffea3462e3bcf1a3c258d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga81aa7d82e5ffea3462e3bcf1a3c258d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d3cc9d4c00dc6874d997b75880c963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga49d3cc9d4c00dc6874d997b75880c963">DMA_CHPRIC_CH3PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga49d3cc9d4c00dc6874d997b75880c963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e8327d33f6ff455450320729889842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae9e8327d33f6ff455450320729889842">DMA_CHPRIC_CH4PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gae9e8327d33f6ff455450320729889842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4d0f198774d0586bb9d8377a2d2273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabf4d0f198774d0586bb9d8377a2d2273">_DMA_CHPRIC_CH4PRIC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabf4d0f198774d0586bb9d8377a2d2273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d23f68d713c5c29fae227a25ce4ca0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2d23f68d713c5c29fae227a25ce4ca0d">_DMA_CHPRIC_CH4PRIC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga2d23f68d713c5c29fae227a25ce4ca0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660dbce8443669c5f31d0419b7c9b277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga660dbce8443669c5f31d0419b7c9b277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e1ff0717bb90be7294958317e8de1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga26e1ff0717bb90be7294958317e8de1a">DMA_CHPRIC_CH4PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga26e1ff0717bb90be7294958317e8de1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46213e736f8beab07ae07576828f6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf46213e736f8beab07ae07576828f6f2">DMA_CHPRIC_CH5PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaf46213e736f8beab07ae07576828f6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcfc3ff051e0ad8bec60456b44bd556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5fcfc3ff051e0ad8bec60456b44bd556">_DMA_CHPRIC_CH5PRIC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5fcfc3ff051e0ad8bec60456b44bd556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b78894b9053468a43dff6d14a118902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6b78894b9053468a43dff6d14a118902">_DMA_CHPRIC_CH5PRIC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga6b78894b9053468a43dff6d14a118902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f493bacd788d9f03a18ff17b2d94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga293f493bacd788d9f03a18ff17b2d94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4beaa86030a99f2cc5133f83f1626ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4beaa86030a99f2cc5133f83f1626ee3">DMA_CHPRIC_CH5PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga4beaa86030a99f2cc5133f83f1626ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad184c7bcd66cc743d49c05d7001af5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad184c7bcd66cc743d49c05d7001af5cb">_DMA_ERRORC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad184c7bcd66cc743d49c05d7001af5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523632c688bb41df44cb9237599f474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga523632c688bb41df44cb9237599f474b">_DMA_ERRORC_MASK</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga523632c688bb41df44cb9237599f474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a72da743d1b4b5044077696e382f819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1a72da743d1b4b5044077696e382f819">DMA_ERRORC_ERRORC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga1a72da743d1b4b5044077696e382f819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66f6e9e80ad9925423f7e9e7321c67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab66f6e9e80ad9925423f7e9e7321c67b">_DMA_ERRORC_ERRORC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab66f6e9e80ad9925423f7e9e7321c67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293d9323a9478f854df0d2e6c99d96ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga293d9323a9478f854df0d2e6c99d96ce">_DMA_ERRORC_ERRORC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga293d9323a9478f854df0d2e6c99d96ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7f99594aa94975c40c1cc596b4dca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2a7f99594aa94975c40c1cc596b4dca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cc17f9a5c414fae65f2cc0d5cea8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab1cc17f9a5c414fae65f2cc0d5cea8e4">DMA_ERRORC_ERRORC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab1cc17f9a5c414fae65f2cc0d5cea8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c67126153ce05dc19bd7c3a9bc53b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9c67126153ce05dc19bd7c3a9bc53b01">_DMA_CHREQSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9c67126153ce05dc19bd7c3a9bc53b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1227e0733df8865fcf9796529d2a7fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1227e0733df8865fcf9796529d2a7fb0">_DMA_CHREQSTATUS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga1227e0733df8865fcf9796529d2a7fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06000644ae9c3272fdb92778f1b72029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga06000644ae9c3272fdb92778f1b72029">DMA_CHREQSTATUS_CH0REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga06000644ae9c3272fdb92778f1b72029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5592df173223f1f7e85ba57bd9b3c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8f5592df173223f1f7e85ba57bd9b3c7">_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8f5592df173223f1f7e85ba57bd9b3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd11116b238de0d461ec8c862f47d65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafd11116b238de0d461ec8c862f47d65c">_DMA_CHREQSTATUS_CH0REQSTATUS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gafd11116b238de0d461ec8c862f47d65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0152da899e50169a0542d20fc3133e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0152da899e50169a0542d20fc3133e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc9516df62011880f4242d522e4bf94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5cc9516df62011880f4242d522e4bf94">DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5cc9516df62011880f4242d522e4bf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6560f1e76ca6fdf2a726f76875665424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6560f1e76ca6fdf2a726f76875665424">DMA_CHREQSTATUS_CH1REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga6560f1e76ca6fdf2a726f76875665424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f33bf6d091743fad5647647334d106d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1f33bf6d091743fad5647647334d106d">_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1f33bf6d091743fad5647647334d106d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47af3fc45b5e3431dbaacf986104c049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga47af3fc45b5e3431dbaacf986104c049">_DMA_CHREQSTATUS_CH1REQSTATUS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga47af3fc45b5e3431dbaacf986104c049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f59e62cbb66bf1fdd4438f9622d1fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8f59e62cbb66bf1fdd4438f9622d1fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52102b5e01079c79d6c37c3d2fa7e07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga52102b5e01079c79d6c37c3d2fa7e07f">DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga52102b5e01079c79d6c37c3d2fa7e07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5a454ce1cdc913edbec452a87d4a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gada5a454ce1cdc913edbec452a87d4a85">DMA_CHREQSTATUS_CH2REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gada5a454ce1cdc913edbec452a87d4a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198a02e171a666d9660d7952629a8cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga198a02e171a666d9660d7952629a8cf3">_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga198a02e171a666d9660d7952629a8cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e923a3a9b668171dce0d2bece029018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9e923a3a9b668171dce0d2bece029018">_DMA_CHREQSTATUS_CH2REQSTATUS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga9e923a3a9b668171dce0d2bece029018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9708b0a7f21566e70fd00ad764532cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf9708b0a7f21566e70fd00ad764532cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b71d15e0f5c86dc476173c62c04f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga24b71d15e0f5c86dc476173c62c04f9f">DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga24b71d15e0f5c86dc476173c62c04f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74172c3852d72dc1b421be3d2104fa31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga74172c3852d72dc1b421be3d2104fa31">DMA_CHREQSTATUS_CH3REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga74172c3852d72dc1b421be3d2104fa31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89bfd255c4e597337671c1a59e22d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf89bfd255c4e597337671c1a59e22d01">_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf89bfd255c4e597337671c1a59e22d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de830a37a8c54392713d93da9417057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3de830a37a8c54392713d93da9417057">_DMA_CHREQSTATUS_CH3REQSTATUS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga3de830a37a8c54392713d93da9417057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a0ae2e4521a2bec9775d46ddd23f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga19a0ae2e4521a2bec9775d46ddd23f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0d773d381312331668ef7b88dcba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae8df0d773d381312331668ef7b88dcba">DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gae8df0d773d381312331668ef7b88dcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c82fd3d5b739f826f79d22946a8af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga62c82fd3d5b739f826f79d22946a8af9">DMA_CHREQSTATUS_CH4REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga62c82fd3d5b739f826f79d22946a8af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d7723ab37e855619d0bcf1011c21d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf1d7723ab37e855619d0bcf1011c21d8">_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf1d7723ab37e855619d0bcf1011c21d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8203bb8ac2678cb83b7102c0f06499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9f8203bb8ac2678cb83b7102c0f06499">_DMA_CHREQSTATUS_CH4REQSTATUS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga9f8203bb8ac2678cb83b7102c0f06499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23848b8ffc6a917a5f7150b848863bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga23848b8ffc6a917a5f7150b848863bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84aaf37f9ae6010033c364c84d61d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa84aaf37f9ae6010033c364c84d61d33">DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaa84aaf37f9ae6010033c364c84d61d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64f6dcf537672a9e195ad6175696980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf64f6dcf537672a9e195ad6175696980">DMA_CHREQSTATUS_CH5REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaf64f6dcf537672a9e195ad6175696980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b28f5b0694bfd6c8e677eb2d8ac56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae5b28f5b0694bfd6c8e677eb2d8ac56a">_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae5b28f5b0694bfd6c8e677eb2d8ac56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b13bc9523705eacad12222223e21eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8b13bc9523705eacad12222223e21eed">_DMA_CHREQSTATUS_CH5REQSTATUS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga8b13bc9523705eacad12222223e21eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9730c3bd4359ea882bcbc6d7739d675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9730c3bd4359ea882bcbc6d7739d675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd1419fe212dc11be75473295698707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7dd1419fe212dc11be75473295698707">DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga7dd1419fe212dc11be75473295698707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ac48fea9964f2c069c285ff7e102a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa0ac48fea9964f2c069c285ff7e102a1">_DMA_CHSREQSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa0ac48fea9964f2c069c285ff7e102a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d142899003cca875a9a1f51bf3e791c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7d142899003cca875a9a1f51bf3e791c">_DMA_CHSREQSTATUS_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga7d142899003cca875a9a1f51bf3e791c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bca57954035c721cf98c1c580c97e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8bca57954035c721cf98c1c580c97e69">DMA_CHSREQSTATUS_CH0SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bca57954035c721cf98c1c580c97e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3a36e81aaf822ed3f84de64ee80091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1e3a36e81aaf822ed3f84de64ee80091">_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e3a36e81aaf822ed3f84de64ee80091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fd21d76c118803fa6112d22fab0d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf7fd21d76c118803fa6112d22fab0d37">_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gaf7fd21d76c118803fa6112d22fab0d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08963e57c61ff0f5eff03f0bfbaad72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga08963e57c61ff0f5eff03f0bfbaad72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598d2c40c9b73bab75e1106affbdad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4598d2c40c9b73bab75e1106affbdad0">DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4598d2c40c9b73bab75e1106affbdad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a7de7ef3e0b33e86bcc40c5db0d088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga54a7de7ef3e0b33e86bcc40c5db0d088">DMA_CHSREQSTATUS_CH1SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga54a7de7ef3e0b33e86bcc40c5db0d088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca681317b4e3918106d28df1a69fa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0ca681317b4e3918106d28df1a69fa87">_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0ca681317b4e3918106d28df1a69fa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d90f70e0d5954748b1809b847b2be7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3d90f70e0d5954748b1809b847b2be7b">_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga3d90f70e0d5954748b1809b847b2be7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c06b003aa60c471c3b2fab51653a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf8c06b003aa60c471c3b2fab51653a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193cb364623c88cb508dca279b7e698b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga193cb364623c88cb508dca279b7e698b">DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga193cb364623c88cb508dca279b7e698b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d03bb897d9fe1bb9fae50820f447b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac1d03bb897d9fe1bb9fae50820f447b4">DMA_CHSREQSTATUS_CH2SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gac1d03bb897d9fe1bb9fae50820f447b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3083f1f73076c0102c88b85416ed2110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3083f1f73076c0102c88b85416ed2110">_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3083f1f73076c0102c88b85416ed2110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8852a459c1825e61d10985c050e86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaea8852a459c1825e61d10985c050e86e">_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gaea8852a459c1825e61d10985c050e86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf4affb65c408ace40e8c17c66848ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaabf4affb65c408ace40e8c17c66848ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2bdfe8f1d5a96d1ef1d3364a7dc5897a">DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7e3e35eaf6892421d6e7b286a490d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafb7e3e35eaf6892421d6e7b286a490d5">DMA_CHSREQSTATUS_CH3SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gafb7e3e35eaf6892421d6e7b286a490d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2222f8d27144678ab4ba0942c8b8781f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2222f8d27144678ab4ba0942c8b8781f">_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga2222f8d27144678ab4ba0942c8b8781f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2086fcbda231f1a8a1a1e946f41893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacb2086fcbda231f1a8a1a1e946f41893">_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gacb2086fcbda231f1a8a1a1e946f41893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d8e31437498a8b6874dad047c746eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga95d8e31437498a8b6874dad047c746eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed1415c8fad7709dde4311b0d66c602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabed1415c8fad7709dde4311b0d66c602">DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gabed1415c8fad7709dde4311b0d66c602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ced60eb83be417fffbd322fe4b0d6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8ced60eb83be417fffbd322fe4b0d6c4">DMA_CHSREQSTATUS_CH4SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga8ced60eb83be417fffbd322fe4b0d6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a840d97f34d0d63983c73d6883a1a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5a840d97f34d0d63983c73d6883a1a53">_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5a840d97f34d0d63983c73d6883a1a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f5b9744e308612819212e0a9f5fe39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae0f5b9744e308612819212e0a9f5fe39">_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gae0f5b9744e308612819212e0a9f5fe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb9dcd7c52924d58f4417ad07f1fbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2eb9dcd7c52924d58f4417ad07f1fbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34a2a86e2ada817af6998a135bf760b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab34a2a86e2ada817af6998a135bf760b">DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gab34a2a86e2ada817af6998a135bf760b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44104a6766e70127964369bdf2290398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga44104a6766e70127964369bdf2290398">DMA_CHSREQSTATUS_CH5SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga44104a6766e70127964369bdf2290398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9652105ab7682ff248493ecb6036e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0b9652105ab7682ff248493ecb6036e5">_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0b9652105ab7682ff248493ecb6036e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bb38bf69a347123ca07a578ac8c706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga10bb38bf69a347123ca07a578ac8c706">_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga10bb38bf69a347123ca07a578ac8c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dda0ac7329c79e3f2e611161d80737d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6dda0ac7329c79e3f2e611161d80737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded7a046b8d8eb762ccb0140bb923551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaded7a046b8d8eb762ccb0140bb923551">DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gaded7a046b8d8eb762ccb0140bb923551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df7e961452dfe5d42c4d6e59ca4a1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5df7e961452dfe5d42c4d6e59ca4a1c6">_DMA_IF_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5df7e961452dfe5d42c4d6e59ca4a1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddbe4d70d3c2391cf26b18d7b5f1da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaaddbe4d70d3c2391cf26b18d7b5f1da4">_DMA_IF_MASK</a>&#160;&#160;&#160;0x8000003FUL</td></tr>
<tr class="separator:gaaddbe4d70d3c2391cf26b18d7b5f1da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578445fc79000465bed22b93d72b99f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga578445fc79000465bed22b93d72b99f3">DMA_IF_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga578445fc79000465bed22b93d72b99f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df21925584f869a1e14c72541a26e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4df21925584f869a1e14c72541a26e3b">_DMA_IF_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4df21925584f869a1e14c72541a26e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82660b6bddd7fa45e7aec24c80566f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga82660b6bddd7fa45e7aec24c80566f9d">_DMA_IF_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga82660b6bddd7fa45e7aec24c80566f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf3d94f3ee779f0f6c06abc721e4b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacdf3d94f3ee779f0f6c06abc721e4b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3461d4649121fda6ef74fca6bdfbcf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf3461d4649121fda6ef74fca6bdfbcf8">DMA_IF_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3461d4649121fda6ef74fca6bdfbcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19f1904fdcffd6581e94b37ad0f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafdb19f1904fdcffd6581e94b37ad0f03">DMA_IF_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gafdb19f1904fdcffd6581e94b37ad0f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbebf4f7f30eba22b366b9eeb6000e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3bbebf4f7f30eba22b366b9eeb6000e8">_DMA_IF_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3bbebf4f7f30eba22b366b9eeb6000e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b476b83e50bab602f9df1bd9a7e78fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3b476b83e50bab602f9df1bd9a7e78fb">_DMA_IF_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga3b476b83e50bab602f9df1bd9a7e78fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20d97ecf249abd572a02eef3434d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa20d97ecf249abd572a02eef3434d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1687be4e50e981e402a654e6f44e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5a1687be4e50e981e402a654e6f44e41">DMA_IF_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga5a1687be4e50e981e402a654e6f44e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2afc88986f126109c322128fb2920d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf2afc88986f126109c322128fb2920d6">DMA_IF_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gaf2afc88986f126109c322128fb2920d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c419bcf0d968084d92997844be9bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3c419bcf0d968084d92997844be9bb31">_DMA_IF_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3c419bcf0d968084d92997844be9bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6752877e93325db188b1557b8ab6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5a6752877e93325db188b1557b8ab6d2">_DMA_IF_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga5a6752877e93325db188b1557b8ab6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7ff40dd7f821b847a511a7c2d4d3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacf7ff40dd7f821b847a511a7c2d4d3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a6a34b20ebb4f18e259fec70808d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga99a6a34b20ebb4f18e259fec70808d96">DMA_IF_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga99a6a34b20ebb4f18e259fec70808d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1012d713c12603a2d19226e4bce0fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa1012d713c12603a2d19226e4bce0fb2">DMA_IF_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gaa1012d713c12603a2d19226e4bce0fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa740c98e6015b7d04001d22d04fe67be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa740c98e6015b7d04001d22d04fe67be">_DMA_IF_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa740c98e6015b7d04001d22d04fe67be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef57540973298203eecc08b595f1f078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaef57540973298203eecc08b595f1f078">_DMA_IF_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaef57540973298203eecc08b595f1f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5c9efd878f5498d103c8c7e7f45f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b5c9efd878f5498d103c8c7e7f45f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc4a13e6f0ec623968fcff36e988f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7fc4a13e6f0ec623968fcff36e988f8b">DMA_IF_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga7fc4a13e6f0ec623968fcff36e988f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75c70f7ae1b7150fcda089516b2e850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf75c70f7ae1b7150fcda089516b2e850">DMA_IF_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaf75c70f7ae1b7150fcda089516b2e850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794c2aa0f6d557fb96e897c13480f821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga794c2aa0f6d557fb96e897c13480f821">_DMA_IF_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga794c2aa0f6d557fb96e897c13480f821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519064cf91cf3790ac89844a0fc007fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga519064cf91cf3790ac89844a0fc007fd">_DMA_IF_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga519064cf91cf3790ac89844a0fc007fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853d4d5b00795501a54f93517ffaf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7853d4d5b00795501a54f93517ffaf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f2d2d301273229e5c03f6783046757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad8f2d2d301273229e5c03f6783046757">DMA_IF_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad8f2d2d301273229e5c03f6783046757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ea8c063110eab66fae23be80922048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga86ea8c063110eab66fae23be80922048">DMA_IF_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga86ea8c063110eab66fae23be80922048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4972ea6b34213794fe21c6ff45b6775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad4972ea6b34213794fe21c6ff45b6775">_DMA_IF_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad4972ea6b34213794fe21c6ff45b6775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1889bf4f91f196c933e03f1d7b62212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa1889bf4f91f196c933e03f1d7b62212">_DMA_IF_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gaa1889bf4f91f196c933e03f1d7b62212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae716721dbbc4cfede8a6cdc300631fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae716721dbbc4cfede8a6cdc300631fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34ff8b746edcc7646933026c36d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga18b34ff8b746edcc7646933026c36d74">DMA_IF_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga18b34ff8b746edcc7646933026c36d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6eab4cb33928b0235cbdbf6695057e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac6eab4cb33928b0235cbdbf6695057e9">DMA_IF_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:gac6eab4cb33928b0235cbdbf6695057e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68482770be6fe28e5729152c2c2760fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga68482770be6fe28e5729152c2c2760fa">_DMA_IF_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga68482770be6fe28e5729152c2c2760fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9977e4ef3c1c84917f42a8c6b7eb315d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9977e4ef3c1c84917f42a8c6b7eb315d">_DMA_IF_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:ga9977e4ef3c1c84917f42a8c6b7eb315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667c216e0fe58a36ab7f7889c1c869ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga667c216e0fe58a36ab7f7889c1c869ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3267cefe58443abd86319092c139413c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3267cefe58443abd86319092c139413c">DMA_IF_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:ga3267cefe58443abd86319092c139413c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d88e1d0c327cd35c7693b1566e14d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3d88e1d0c327cd35c7693b1566e14d7a">_DMA_IFS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3d88e1d0c327cd35c7693b1566e14d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadb437c7a4f96b8693a1a2642370268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacadb437c7a4f96b8693a1a2642370268">_DMA_IFS_MASK</a>&#160;&#160;&#160;0x8000003FUL</td></tr>
<tr class="separator:gacadb437c7a4f96b8693a1a2642370268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ca3d5d4b8cf3a512ae0ab94e77e62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga60ca3d5d4b8cf3a512ae0ab94e77e62f">DMA_IFS_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga60ca3d5d4b8cf3a512ae0ab94e77e62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2700736d41e2ef7aadd189d03647776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2700736d41e2ef7aadd189d03647776a">_DMA_IFS_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2700736d41e2ef7aadd189d03647776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a51687b6f22f0ca718d444c5cfd81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga09a51687b6f22f0ca718d444c5cfd81b">_DMA_IFS_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga09a51687b6f22f0ca718d444c5cfd81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac185bb00309ceb991b518a4776523641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac185bb00309ceb991b518a4776523641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1425dd1a51ea8d27ed3c70ebea6be2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1425dd1a51ea8d27ed3c70ebea6be2d3">DMA_IFS_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1425dd1a51ea8d27ed3c70ebea6be2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677c10eb7bed83883d9057ca050403d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga677c10eb7bed83883d9057ca050403d2">DMA_IFS_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga677c10eb7bed83883d9057ca050403d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13225b0f24cfd7d14df651a50f9f4ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga13225b0f24cfd7d14df651a50f9f4ae0">_DMA_IFS_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga13225b0f24cfd7d14df651a50f9f4ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9d5c53288bc3f4ff74917d7770343c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaea9d5c53288bc3f4ff74917d7770343c">_DMA_IFS_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gaea9d5c53288bc3f4ff74917d7770343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c28356ad64e7b1a2f6fed2aa6c7370f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0c28356ad64e7b1a2f6fed2aa6c7370f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ab940da9bb228148184bbdcc8402a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga67ab940da9bb228148184bbdcc8402a5">DMA_IFS_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga67ab940da9bb228148184bbdcc8402a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65eb0025ac7a468b11eda46b44054253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga65eb0025ac7a468b11eda46b44054253">DMA_IFS_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga65eb0025ac7a468b11eda46b44054253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b6ab0b4ae8b6a33d347f3f38e17ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae8b6ab0b4ae8b6a33d347f3f38e17ab7">_DMA_IFS_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae8b6ab0b4ae8b6a33d347f3f38e17ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf93d9ba334956b8c08aeb3c156feb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4bf93d9ba334956b8c08aeb3c156feb0">_DMA_IFS_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga4bf93d9ba334956b8c08aeb3c156feb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa77d1d4ed2107e584579ad0616b24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2fa77d1d4ed2107e584579ad0616b24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566aea8925025ed8cf6855d4c1163a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga566aea8925025ed8cf6855d4c1163a23">DMA_IFS_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga566aea8925025ed8cf6855d4c1163a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17869f514f8d6a6df5fc0ae1ac96f2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga17869f514f8d6a6df5fc0ae1ac96f2f5">DMA_IFS_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga17869f514f8d6a6df5fc0ae1ac96f2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5955dfb302b66da0a964f2b961ee7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0f5955dfb302b66da0a964f2b961ee7f">_DMA_IFS_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0f5955dfb302b66da0a964f2b961ee7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556c4816512e4cc6530054fba9d5d2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga556c4816512e4cc6530054fba9d5d2a6">_DMA_IFS_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga556c4816512e4cc6530054fba9d5d2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b0537a6a23e9cd1e91b6a2adffc82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga97b0537a6a23e9cd1e91b6a2adffc82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6a8203baec1e04535e852dee502f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5a6a8203baec1e04535e852dee502f8f">DMA_IFS_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5a6a8203baec1e04535e852dee502f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59d97918c2e3863338322e069329fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac59d97918c2e3863338322e069329fd7">DMA_IFS_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gac59d97918c2e3863338322e069329fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0b0e8b5f0d86a1d3bbbc3c35511e2df4">_DMA_IFS_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c0ef770d6383f620664832552b9f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf5c0ef770d6383f620664832552b9f28">_DMA_IFS_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gaf5c0ef770d6383f620664832552b9f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f5fd116a0e7f23a2aadd2ee850d9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga48f5fd116a0e7f23a2aadd2ee850d9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e392ee887156a16cedcbeff8f540fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8e392ee887156a16cedcbeff8f540fec">DMA_IFS_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga8e392ee887156a16cedcbeff8f540fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9937d06d57299ea9a39e7324da12a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaae9937d06d57299ea9a39e7324da12a8">DMA_IFS_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaae9937d06d57299ea9a39e7324da12a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ac88808d29cb122aae0057c125d7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga61ac88808d29cb122aae0057c125d7c9">_DMA_IFS_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga61ac88808d29cb122aae0057c125d7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68350a1c4cb5fddbb3a5c5bfb118e28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga68350a1c4cb5fddbb3a5c5bfb118e28d">_DMA_IFS_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga68350a1c4cb5fddbb3a5c5bfb118e28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3c45d0c5ac720a1e1f6c8c9b636143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7f3c45d0c5ac720a1e1f6c8c9b636143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4013a5ef1eb90253fd552e9445f7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadb4013a5ef1eb90253fd552e9445f7c8">DMA_IFS_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gadb4013a5ef1eb90253fd552e9445f7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a765a3aa429433500f038916d31c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga47a765a3aa429433500f038916d31c31">DMA_IFS_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:ga47a765a3aa429433500f038916d31c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9438ddb667f860b6ac7ba57013421662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9438ddb667f860b6ac7ba57013421662">_DMA_IFS_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga9438ddb667f860b6ac7ba57013421662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16da74bde8ccbf19961c8663c0292ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad16da74bde8ccbf19961c8663c0292ea">_DMA_IFS_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:gad16da74bde8ccbf19961c8663c0292ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40f03716362c4d85e34f250b4e33a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad40f03716362c4d85e34f250b4e33a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58ab8a1cab6fcf511960aea64761fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae58ab8a1cab6fcf511960aea64761fd5">DMA_IFS_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:gae58ab8a1cab6fcf511960aea64761fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a00fd399186f5727470607d74a301e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7a00fd399186f5727470607d74a301e1">_DMA_IFC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7a00fd399186f5727470607d74a301e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73d84e149da011b738b795a33dbaee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad73d84e149da011b738b795a33dbaee0">_DMA_IFC_MASK</a>&#160;&#160;&#160;0x8000003FUL</td></tr>
<tr class="separator:gad73d84e149da011b738b795a33dbaee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bbfea2686ebe8c7c308aec61df8d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf6bbfea2686ebe8c7c308aec61df8d4e">DMA_IFC_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaf6bbfea2686ebe8c7c308aec61df8d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc375d7b1f26309eb2cca29d6ac890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0fc375d7b1f26309eb2cca29d6ac890d">_DMA_IFC_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0fc375d7b1f26309eb2cca29d6ac890d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99704115f1eb97adaff45b241b95ef16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga99704115f1eb97adaff45b241b95ef16">_DMA_IFC_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga99704115f1eb97adaff45b241b95ef16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ef389cafee3a4db680b96e1e8f0698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad3ef389cafee3a4db680b96e1e8f0698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655a62a7037be4ead95dfc7753c7194a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga655a62a7037be4ead95dfc7753c7194a">DMA_IFC_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga655a62a7037be4ead95dfc7753c7194a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eb58f018e2f7f77201af93c44f3fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab5eb58f018e2f7f77201af93c44f3fd2">DMA_IFC_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gab5eb58f018e2f7f77201af93c44f3fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d3d55c1fb9cc16a62e55ccbf3e972f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga85d3d55c1fb9cc16a62e55ccbf3e972f">_DMA_IFC_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga85d3d55c1fb9cc16a62e55ccbf3e972f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a95388d78ec1fbfb55234a505ba98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac5a95388d78ec1fbfb55234a505ba98e">_DMA_IFC_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gac5a95388d78ec1fbfb55234a505ba98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c56b8b0d277986ffcf450aadf6354b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2c56b8b0d277986ffcf450aadf6354b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebef41e728ac70f484a84cfc7008a886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaebef41e728ac70f484a84cfc7008a886">DMA_IFC_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaebef41e728ac70f484a84cfc7008a886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599389e2c151d95a787d5d7bbca1ceba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga599389e2c151d95a787d5d7bbca1ceba">DMA_IFC_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga599389e2c151d95a787d5d7bbca1ceba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea48c430e69aa76baafc9f9d6210cb14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaea48c430e69aa76baafc9f9d6210cb14">_DMA_IFC_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaea48c430e69aa76baafc9f9d6210cb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a7466408faaf07508e545f8c52c2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga40a7466408faaf07508e545f8c52c2f5">_DMA_IFC_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga40a7466408faaf07508e545f8c52c2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2693242d60c02285310d310571d786f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2693242d60c02285310d310571d786f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a716ac40518228a8d6a789ccb2eaf89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0a716ac40518228a8d6a789ccb2eaf89">DMA_IFC_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga0a716ac40518228a8d6a789ccb2eaf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb47a49a0e5d1c095b8d2cf05cc9281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1eb47a49a0e5d1c095b8d2cf05cc9281">DMA_IFC_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga1eb47a49a0e5d1c095b8d2cf05cc9281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818d25507dabdfbe96f9b149428a019c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga818d25507dabdfbe96f9b149428a019c">_DMA_IFC_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga818d25507dabdfbe96f9b149428a019c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb697306a1377e0e71f1d897806e3f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafb697306a1377e0e71f1d897806e3f04">_DMA_IFC_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gafb697306a1377e0e71f1d897806e3f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ca9c9a5c7110748b81feb1bedeea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b5ca9c9a5c7110748b81feb1bedeea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084cd51cafabb0f091cf0e448ac422fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga084cd51cafabb0f091cf0e448ac422fa">DMA_IFC_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga084cd51cafabb0f091cf0e448ac422fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7a995e6b218825ed1d895e26bde54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8c7a995e6b218825ed1d895e26bde54d">DMA_IFC_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga8c7a995e6b218825ed1d895e26bde54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a03157b4cf71fc5f7f9ee41f183db8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4a03157b4cf71fc5f7f9ee41f183db8e">_DMA_IFC_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4a03157b4cf71fc5f7f9ee41f183db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9076e9faafbb3030a05f05f1f37a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafd9076e9faafbb3030a05f05f1f37a4b">_DMA_IFC_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gafd9076e9faafbb3030a05f05f1f37a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9ca5a069094ffb57880e9c4651fc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9e9ca5a069094ffb57880e9c4651fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a60fca5e679d1d975fad698ff804a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga16a60fca5e679d1d975fad698ff804a1">DMA_IFC_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga16a60fca5e679d1d975fad698ff804a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9786f89dbba2f47e61e4d022cee4203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab9786f89dbba2f47e61e4d022cee4203">DMA_IFC_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gab9786f89dbba2f47e61e4d022cee4203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a89ea7eef21a64f3977325a8c5ed14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga68a89ea7eef21a64f3977325a8c5ed14">_DMA_IFC_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga68a89ea7eef21a64f3977325a8c5ed14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3967cba6a1433618cea355e35147bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad3967cba6a1433618cea355e35147bfc">_DMA_IFC_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gad3967cba6a1433618cea355e35147bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447a728bf54b3f22e85000d41fff3bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga447a728bf54b3f22e85000d41fff3bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc3ecb4d4fc4bd8a250cd51f2266106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8dc3ecb4d4fc4bd8a250cd51f2266106">DMA_IFC_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga8dc3ecb4d4fc4bd8a250cd51f2266106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1089e96ec9201ab9c6712ab96a9e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7d1089e96ec9201ab9c6712ab96a9e61">DMA_IFC_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:ga7d1089e96ec9201ab9c6712ab96a9e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b7c1d45c21b1ea45df6e2ef8c80fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga91b7c1d45c21b1ea45df6e2ef8c80fb0">_DMA_IFC_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga91b7c1d45c21b1ea45df6e2ef8c80fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01211f918ff25b99da929d8d6e710b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa01211f918ff25b99da929d8d6e710b4">_DMA_IFC_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:gaa01211f918ff25b99da929d8d6e710b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc1465611b6513525c73979372a9344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaedc1465611b6513525c73979372a9344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0bf36583e5e1dc9ca617159c44ed0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7d0bf36583e5e1dc9ca617159c44ed0c">DMA_IFC_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:ga7d0bf36583e5e1dc9ca617159c44ed0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d20c7381f385979f3dbb7f94757890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad8d20c7381f385979f3dbb7f94757890">_DMA_IEN_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad8d20c7381f385979f3dbb7f94757890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad420f4a3efb297cb5beaa8ae280875d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad420f4a3efb297cb5beaa8ae280875d7">_DMA_IEN_MASK</a>&#160;&#160;&#160;0x8000003FUL</td></tr>
<tr class="separator:gad420f4a3efb297cb5beaa8ae280875d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51a08be9d6414cf9012385a3527d4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa51a08be9d6414cf9012385a3527d4df">DMA_IEN_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaa51a08be9d6414cf9012385a3527d4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1720448f7ffea601b6e59b4c22018b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf1720448f7ffea601b6e59b4c22018b6">_DMA_IEN_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf1720448f7ffea601b6e59b4c22018b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917a0d83bd2cf2fdb80aaf8ffb7ef557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga917a0d83bd2cf2fdb80aaf8ffb7ef557">_DMA_IEN_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga917a0d83bd2cf2fdb80aaf8ffb7ef557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbd6fe3f900cf54ff71a063e4bd0acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9dbd6fe3f900cf54ff71a063e4bd0acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8329555faac2632db8e92bafbbb0f2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8329555faac2632db8e92bafbbb0f2fa">DMA_IEN_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8329555faac2632db8e92bafbbb0f2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47dfc0bdb4183996878d1b45b104c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab47dfc0bdb4183996878d1b45b104c7f">DMA_IEN_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gab47dfc0bdb4183996878d1b45b104c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64987692fbf7b42110f754d9db35d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab64987692fbf7b42110f754d9db35d95">_DMA_IEN_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab64987692fbf7b42110f754d9db35d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3de6fed90e06aa4dd79b71a7ce5308a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa3de6fed90e06aa4dd79b71a7ce5308a">_DMA_IEN_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gaa3de6fed90e06aa4dd79b71a7ce5308a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8880dba74e6ae11aef0d673bb43b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0c8880dba74e6ae11aef0d673bb43b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634aff2e704f2fc55a3ccfe53ef8c74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga634aff2e704f2fc55a3ccfe53ef8c74b">DMA_IEN_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga634aff2e704f2fc55a3ccfe53ef8c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2b66296ba2b65f9f5b2dee6421a427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3a2b66296ba2b65f9f5b2dee6421a427">DMA_IEN_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3a2b66296ba2b65f9f5b2dee6421a427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2e8947d79b40e433b90e0e2c4efcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1e2e8947d79b40e433b90e0e2c4efcd6">_DMA_IEN_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1e2e8947d79b40e433b90e0e2c4efcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46df35fb2b44f06ac115d61e37938e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga46df35fb2b44f06ac115d61e37938e1b">_DMA_IEN_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga46df35fb2b44f06ac115d61e37938e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454f171a216261a87629f0a55a6421fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga454f171a216261a87629f0a55a6421fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63d217c8754ffd9bdc64b1ee4bafaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa63d217c8754ffd9bdc64b1ee4bafaec">DMA_IEN_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaa63d217c8754ffd9bdc64b1ee4bafaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e02fb65fdafe4fccb37e95ecc7063c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6e02fb65fdafe4fccb37e95ecc7063c1">DMA_IEN_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga6e02fb65fdafe4fccb37e95ecc7063c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff5c15aa64c149feedae8987a72444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac1ff5c15aa64c149feedae8987a72444">_DMA_IEN_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac1ff5c15aa64c149feedae8987a72444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba56eda5242447dbadeeacd8a021eb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaba56eda5242447dbadeeacd8a021eb6e">_DMA_IEN_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaba56eda5242447dbadeeacd8a021eb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4d5052d2858fde3ecc9b0453c646dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5e4d5052d2858fde3ecc9b0453c646dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d187357c9c8622ba8cb9cb2954988ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7d187357c9c8622ba8cb9cb2954988ff">DMA_IEN_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga7d187357c9c8622ba8cb9cb2954988ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c4ccd8fd7a630bf3d0af39db99bd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga96c4ccd8fd7a630bf3d0af39db99bd55">DMA_IEN_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga96c4ccd8fd7a630bf3d0af39db99bd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da9d847e02267f0ff25b67d5b7ff6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2da9d847e02267f0ff25b67d5b7ff6ee">_DMA_IEN_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2da9d847e02267f0ff25b67d5b7ff6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43aa908f57256dd7c8ce067c319caaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga43aa908f57256dd7c8ce067c319caaef">_DMA_IEN_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga43aa908f57256dd7c8ce067c319caaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfbdac271b80e3bf48c3500f661bfd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaacfbdac271b80e3bf48c3500f661bfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8117f1c7976f0ee985aaa94302d119ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8117f1c7976f0ee985aaa94302d119ce">DMA_IEN_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga8117f1c7976f0ee985aaa94302d119ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050ec555913f759d454af3da9755200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9050ec555913f759d454af3da9755200">DMA_IEN_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga9050ec555913f759d454af3da9755200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033b9523bc510c398e1804a43e7c25c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga033b9523bc510c398e1804a43e7c25c9">_DMA_IEN_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga033b9523bc510c398e1804a43e7c25c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58fd657418f1fbd9b6de45c4e311951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad58fd657418f1fbd9b6de45c4e311951">_DMA_IEN_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gad58fd657418f1fbd9b6de45c4e311951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fa4bbedcf1c05a117a949d658b34a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga18fa4bbedcf1c05a117a949d658b34a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00967c8e1cc5ad36acc00d5b038896a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae00967c8e1cc5ad36acc00d5b038896a">DMA_IEN_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gae00967c8e1cc5ad36acc00d5b038896a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96964fe667fbb1699a64f3e5b5e2fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa96964fe667fbb1699a64f3e5b5e2fa9">DMA_IEN_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:gaa96964fe667fbb1699a64f3e5b5e2fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b55d670670482693271472453a42a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga69b55d670670482693271472453a42a5">_DMA_IEN_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga69b55d670670482693271472453a42a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4bc7102f29c2f6a8f20815cfc475c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadb4bc7102f29c2f6a8f20815cfc475c5">_DMA_IEN_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:gadb4bc7102f29c2f6a8f20815cfc475c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360986d9d959fe614d62f90ca6851e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga360986d9d959fe614d62f90ca6851e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f33aac19c9518238e0d34e928d9c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae4f33aac19c9518238e0d34e928d9c09">DMA_IEN_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:gae4f33aac19c9518238e0d34e928d9c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23a78ddc8563401d56bbbc99ae90cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac23a78ddc8563401d56bbbc99ae90cf1">_DMA_CH_CTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac23a78ddc8563401d56bbbc99ae90cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a701cc3693aa9025a32df30b6d2004e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5a701cc3693aa9025a32df30b6d2004e">_DMA_CH_CTRL_MASK</a>&#160;&#160;&#160;0x003F000FUL</td></tr>
<tr class="separator:ga5a701cc3693aa9025a32df30b6d2004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d1d2b9b264b981ac3c2c54cd01d6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga88d1d2b9b264b981ac3c2c54cd01d6bd">_DMA_CH_CTRL_SIGSEL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga88d1d2b9b264b981ac3c2c54cd01d6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07">_DMA_CH_CTRL_SIGSEL_MASK</a>&#160;&#160;&#160;0xFUL</td></tr>
<tr class="separator:ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac836f26506e87684b9112cdef29b3bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac836f26506e87684b9112cdef29b3bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0287964c9726f07066512cbd50d5296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa0287964c9726f07066512cbd50d5296">_DMA_CH_CTRL_SIGSEL_USART0RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa0287964c9726f07066512cbd50d5296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e20ef2ef13d261a98472525c571089f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5e20ef2ef13d261a98472525c571089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f1f68195e913bf0d6d59c9e0f90fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae3f1f68195e913bf0d6d59c9e0f90fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab845a6a4c3bc02826a88153b6cc3dd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab845a6a4c3bc02826a88153b6cc3dd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52a5137f019c991df6c39813d36d66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad52a5137f019c991df6c39813d36d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731024317d4242e9a1cf966c98bd0a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga731024317d4242e9a1cf966c98bd0a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1bfae19058eddcd8b06f5c38c20516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacb1bfae19058eddcd8b06f5c38c20516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a4b3dec5f833eb43adec60ff8ca911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa7a4b3dec5f833eb43adec60ff8ca911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc9931bab1e3f87b3027b34bb63f961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga4bc9931bab1e3f87b3027b34bb63f961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a42c7ba591e2aa30c76bbea9ca994b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga35a42c7ba591e2aa30c76bbea9ca994b">_DMA_CH_CTRL_SIGSEL_USART0TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga35a42c7ba591e2aa30c76bbea9ca994b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667453ef22f520514c86d7da0fd2ab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga667453ef22f520514c86d7da0fd2ab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249d52551a12697be36b243c93c0add6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga249d52551a12697be36b243c93c0add6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d99b50e636d9786e6922918ff99f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaf2d99b50e636d9786e6922918ff99f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bd0d1c9f368ffe8d02227853d31c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gad8bd0d1c9f368ffe8d02227853d31c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814c4e3305a2854cd633162d281057b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga814c4e3305a2854cd633162d281057b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3800bc9ed23783dd520fb68474c44440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3800bc9ed23783dd520fb68474c44440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c2f3be40996cc8a7f8983479042f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf1c2f3be40996cc8a7f8983479042f5a">_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gaf1c2f3be40996cc8a7f8983479042f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf711e2def96a67c61feefbd222e3587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gabf711e2def96a67c61feefbd222e3587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70c70136d0fb0dbeb9214a007afea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gace70c70136d0fb0dbeb9214a007afea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a708e22ed673dfc84b525331af5825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab6a708e22ed673dfc84b525331af5825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ea5fc6cf26fe89eef71f5c6d25f409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab7ea5fc6cf26fe89eef71f5c6d25f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5fc25026ec4b4726b9d79b2ffa692f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga9a5fc25026ec4b4726b9d79b2ffa692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd8eb3fa4a247fbab60ec5f54803145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gacdd8eb3fa4a247fbab60ec5f54803145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afcbd67e82c5e734180b0a2efee0ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga5afcbd67e82c5e734180b0a2efee0ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cda5b75545b3b4d6ce49b13c8be80e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga5cda5b75545b3b4d6ce49b13c8be80e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8870b6104a09eee4e18de61a5dc183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaff8870b6104a09eee4e18de61a5dc183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8600dced140b98f178c3cdb2e46a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gafa8600dced140b98f178c3cdb2e46a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012b1206ac44c66aa35762c0ed7eb178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga012b1206ac44c66aa35762c0ed7eb178">DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga012b1206ac44c66aa35762c0ed7eb178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad594be72d97ee740553d1048ae2fbb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad594be72d97ee740553d1048ae2fbb82">DMA_CH_CTRL_SIGSEL_USART0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa0287964c9726f07066512cbd50d5296">_DMA_CH_CTRL_SIGSEL_USART0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad594be72d97ee740553d1048ae2fbb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b16ecf4bc47e7ceeca9e72462651f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5b16ecf4bc47e7ceeca9e72462651f18">DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5b16ecf4bc47e7ceeca9e72462651f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1293dd2ac3b5594f9d84d2e40081db1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1293dd2ac3b5594f9d84d2e40081db1c">DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1293dd2ac3b5594f9d84d2e40081db1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06058c90f273636ed58ca97372245f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga06058c90f273636ed58ca97372245f98">DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga06058c90f273636ed58ca97372245f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d028eeee6256219a0213372aaabc816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga5d028eeee6256219a0213372aaabc816">DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5d028eeee6256219a0213372aaabc816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fb7b0cfefa2ac321451200edd37aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga63fb7b0cfefa2ac321451200edd37aaf">DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga63fb7b0cfefa2ac321451200edd37aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d62c9f011872b6c6b386ec232976cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga36d62c9f011872b6c6b386ec232976cf">DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga36d62c9f011872b6c6b386ec232976cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3bb51eb50464cea8ad75b4c3a70832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2b3bb51eb50464cea8ad75b4c3a70832">DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2b3bb51eb50464cea8ad75b4c3a70832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe5ee537be56251be3a40b32eadf86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gadbe5ee537be56251be3a40b32eadf86e">DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gadbe5ee537be56251be3a40b32eadf86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d282fa50e022493dad06f85b2cf87a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga3d282fa50e022493dad06f85b2cf87a1">DMA_CH_CTRL_SIGSEL_USART0TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35a42c7ba591e2aa30c76bbea9ca994b">_DMA_CH_CTRL_SIGSEL_USART0TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d282fa50e022493dad06f85b2cf87a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ecd954126a272e27b6a137436ea399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf3ecd954126a272e27b6a137436ea399">DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3ecd954126a272e27b6a137436ea399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18169a8e04b2d5138e8d24b3a20bbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab18169a8e04b2d5138e8d24b3a20bbfc">DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab18169a8e04b2d5138e8d24b3a20bbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed7806a0d265d6ea24aed17f9bb67c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga6ed7806a0d265d6ea24aed17f9bb67c0">DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6ed7806a0d265d6ea24aed17f9bb67c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b467e2e28c7912bd889606b1fca2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga14b467e2e28c7912bd889606b1fca2db">DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga14b467e2e28c7912bd889606b1fca2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700ae34ae13d1669551004ed0fc417fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga700ae34ae13d1669551004ed0fc417fb">DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga700ae34ae13d1669551004ed0fc417fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1ddb918cb0a31d40ea5c91482f9d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8b1ddb918cb0a31d40ea5c91482f9d98">DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8b1ddb918cb0a31d40ea5c91482f9d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d87ec0b19fa6cbaa04a2918116a2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa6d87ec0b19fa6cbaa04a2918116a2e6">DMA_CH_CTRL_SIGSEL_USART0TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf1c2f3be40996cc8a7f8983479042f5a">_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa6d87ec0b19fa6cbaa04a2918116a2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7353ffcf988021aee1d571323d5905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaee7353ffcf988021aee1d571323d5905">DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaee7353ffcf988021aee1d571323d5905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fa1e35bb2784337dd26f01365fc3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga04fa1e35bb2784337dd26f01365fc3d2">DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga04fa1e35bb2784337dd26f01365fc3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9b69978e7339ce20673c4eac95e73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7a9b69978e7339ce20673c4eac95e73a">DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a9b69978e7339ce20673c4eac95e73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04940dd6b97418c6bfd9a0a53cddd127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga04940dd6b97418c6bfd9a0a53cddd127">DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga04940dd6b97418c6bfd9a0a53cddd127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dd557c36811b11359722e12b2c84ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab5dd557c36811b11359722e12b2c84ac">DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab5dd557c36811b11359722e12b2c84ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19c9809a7363181e0fa07cb4d2c711e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad19c9809a7363181e0fa07cb4d2c711e">DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad19c9809a7363181e0fa07cb4d2c711e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e2695e7fc8002f79945b0e34f9e815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaf3e2695e7fc8002f79945b0e34f9e815">DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3e2695e7fc8002f79945b0e34f9e815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d688faae23077a6f9e41c58caa9a295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1d688faae23077a6f9e41c58caa9a295">DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1d688faae23077a6f9e41c58caa9a295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81e0cc73bf9b6ce896ed67e1e2bc455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac81e0cc73bf9b6ce896ed67e1e2bc455">DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac81e0cc73bf9b6ce896ed67e1e2bc455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89251e868e07048e1c11f93fe964c2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga89251e868e07048e1c11f93fe964c2ad">DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga89251e868e07048e1c11f93fe964c2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2e27a9f83fb8e0604aa7495808889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga8f2e27a9f83fb8e0604aa7495808889e">_DMA_CH_CTRL_SOURCESEL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8f2e27a9f83fb8e0604aa7495808889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9b6ec66563ebd626fb495c139945b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gafa9b6ec66563ebd626fb495c139945b9">_DMA_CH_CTRL_SOURCESEL_MASK</a>&#160;&#160;&#160;0x3F0000UL</td></tr>
<tr class="separator:gafa9b6ec66563ebd626fb495c139945b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135d2d80175b1e41ae442277d9e01222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga135d2d80175b1e41ae442277d9e01222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095c8a29067cd22c9967bea5f7b28b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga095c8a29067cd22c9967bea5f7b28b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84d149600ca51e25f7afa6fe3e64eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gac84d149600ca51e25f7afa6fe3e64eb1">_DMA_CH_CTRL_SOURCESEL_USART0</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gac84d149600ca51e25f7afa6fe3e64eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31f2e72e677c613e322d8dc6b782d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:gad31f2e72e677c613e322d8dc6b782d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a8e2a87baf285198f037d072290e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:ga27a8e2a87baf285198f037d072290e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a649958f8696144f36bab5bbee0d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a>&#160;&#160;&#160;0x00000014UL</td></tr>
<tr class="separator:ga51a649958f8696144f36bab5bbee0d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfcbd200de03ce62518c8b74591544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a>&#160;&#160;&#160;0x00000018UL</td></tr>
<tr class="separator:ga1ddfcbd200de03ce62518c8b74591544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73d3990037bce55b78258e643d7d3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a>&#160;&#160;&#160;0x00000019UL</td></tr>
<tr class="separator:gad73d3990037bce55b78258e643d7d3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2191df625cd1b28e2bceba686f433c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a>&#160;&#160;&#160;0x0000001AUL</td></tr>
<tr class="separator:ga2191df625cd1b28e2bceba686f433c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1c65ea2e97e793ef7c5c28cc17f9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a>&#160;&#160;&#160;0x00000030UL</td></tr>
<tr class="separator:ga2e1c65ea2e97e793ef7c5c28cc17f9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78dd4529d020eed2ecf30ca7558007d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa78dd4529d020eed2ecf30ca7558007d">DMA_CH_CTRL_SOURCESEL_NONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaa78dd4529d020eed2ecf30ca7558007d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213db1dc63a0e9e99ba1f348974b5fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga213db1dc63a0e9e99ba1f348974b5fa2">DMA_CH_CTRL_SOURCESEL_ADC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga213db1dc63a0e9e99ba1f348974b5fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40f7345569ffab22b0ea39fc0070b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gab40f7345569ffab22b0ea39fc0070b7b">DMA_CH_CTRL_SOURCESEL_USART0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac84d149600ca51e25f7afa6fe3e64eb1">_DMA_CH_CTRL_SOURCESEL_USART0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gab40f7345569ffab22b0ea39fc0070b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e7eb94ba04b58a642d61b64ab95f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga40e7eb94ba04b58a642d61b64ab95f8e">DMA_CH_CTRL_SOURCESEL_USART1</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga40e7eb94ba04b58a642d61b64ab95f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eba1059c5fda99a64a66c078e8386c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga50eba1059c5fda99a64a66c078e8386c">DMA_CH_CTRL_SOURCESEL_LEUART0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga50eba1059c5fda99a64a66c078e8386c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4203948e69c2ccebffc35ba5c9667e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga4203948e69c2ccebffc35ba5c9667e43">DMA_CH_CTRL_SOURCESEL_I2C0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga4203948e69c2ccebffc35ba5c9667e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b3bde8ff8cbd44cce878c5dab238d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gae4b3bde8ff8cbd44cce878c5dab238d4">DMA_CH_CTRL_SOURCESEL_TIMER0</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gae4b3bde8ff8cbd44cce878c5dab238d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa2d58bb90ba72e6193c039fe36edd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga7fa2d58bb90ba72e6193c039fe36edd0">DMA_CH_CTRL_SOURCESEL_TIMER1</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga7fa2d58bb90ba72e6193c039fe36edd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131474280b4a6584dfb141947f1c6fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#ga131474280b4a6584dfb141947f1c6fa1">DMA_CH_CTRL_SOURCESEL_TIMER2</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga131474280b4a6584dfb141947f1c6fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b6443632398c1a2162e6002fa5a06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html#gaa6b6443632398c1a2162e6002fa5a06c">DMA_CH_CTRL_SOURCESEL_MSC</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaa6b6443632398c1a2162e6002fa5a06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gad4b3a81e049ca412289cb20229151b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT&#160;&#160;&#160;0x00000080UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_ALTCTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga634a72ca7386aa52449acbc28aae5b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ALTCTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga28218dcc5ed9c4ec54287f20af196f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ALTCTRLBASE </p>

</div>
</div>
<a class="anchor" id="gadeece3398e062459a284b0cf69cb1ddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_ALTCTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga5bd5384a8efb63d67ccb46d44dd287eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_RESETVALUE&#160;&#160;&#160;0x00000080UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_ALTCTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga5a701cc3693aa9025a32df30b6d2004e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_MASK&#160;&#160;&#160;0x003F000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gac23a78ddc8563401d56bbbc99ae90cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga4bc9931bab1e3f87b3027b34bb63f961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_ADC0SCAN&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0SCAN for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gac836f26506e87684b9112cdef29b3bb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_ADC0SINGLE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0SINGLE for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gab845a6a4c3bc02826a88153b6cc3dd49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C0RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C0RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaf2d99b50e636d9786e6922918ff99f70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C0TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C0TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gae3f1f68195e913bf0d6d59c9e0f90fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga249d52551a12697be36b243c93c0add6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gace70c70136d0fb0dbeb9214a007afea5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0TXEMPTY for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_MASK&#160;&#160;&#160;0xFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_SIGSEL </p>

</div>
</div>
<a class="anchor" id="gaa7a4b3dec5f833eb43adec60ff8ca911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_MSCWDATA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode MSCWDATA for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga88d1d2b9b264b981ac3c2c54cd01d6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_SIGSEL </p>

</div>
</div>
<a class="anchor" id="gad8bd0d1c9f368ffe8d02227853d31c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gab6a708e22ed673dfc84b525331af5825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga5afcbd67e82c5e734180b0a2efee0ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC2&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gad52a5137f019c991df6c39813d36d66c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0UFOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0UFOF for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga814c4e3305a2854cd633162d281057b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gab7ea5fc6cf26fe89eef71f5c6d25f409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga5cda5b75545b3b4d6ce49b13c8be80e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC2&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga731024317d4242e9a1cf966c98bd0a4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1UFOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1UFOF for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga3800bc9ed23783dd520fb68474c44440"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga9a5fc25026ec4b4726b9d79b2ffa692f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaff8870b6104a09eee4e18de61a5dc183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC2&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gacb1bfae19058eddcd8b06f5c38c20516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2UFOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2UFOF for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaa0287964c9726f07066512cbd50d5296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART0RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART0RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga35a42c7ba591e2aa30c76bbea9ca994b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART0TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART0TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaf1c2f3be40996cc8a7f8983479042f5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART0TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART0TXEMPTY for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga5e20ef2ef13d261a98472525c571089f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gacdd8eb3fa4a247fbab60ec5f54803145"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1RXDATAVRIGHT for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga667453ef22f520514c86d7da0fd2ab61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gafa8600dced140b98f178c3cdb2e46a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1TXBLRIGHT for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gabf711e2def96a67c61feefbd222e3587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1TXEMPTY for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga095c8a29067cd22c9967bea5f7b28b39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_ADC0&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga51a649958f8696144f36bab5bbee0d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_I2C0&#160;&#160;&#160;0x00000014UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga27a8e2a87baf285198f037d072290e0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_LEUART0&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gafa9b6ec66563ebd626fb495c139945b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_MASK&#160;&#160;&#160;0x3F0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_SOURCESEL </p>

</div>
</div>
<a class="anchor" id="ga2e1c65ea2e97e793ef7c5c28cc17f9c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_MSC&#160;&#160;&#160;0x00000030UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode MSC for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga135d2d80175b1e41ae442277d9e01222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_NONE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NONE for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga8f2e27a9f83fb8e0604aa7495808889e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_SOURCESEL </p>

</div>
</div>
<a class="anchor" id="ga1ddfcbd200de03ce62518c8b74591544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER0&#160;&#160;&#160;0x00000018UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gad73d3990037bce55b78258e643d7d3a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER1&#160;&#160;&#160;0x00000019UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga2191df625cd1b28e2bceba686f433c6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER2&#160;&#160;&#160;0x0000001AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gac84d149600ca51e25f7afa6fe3e64eb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USART0&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gad31f2e72e677c613e322d8dc6b782d17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USART1&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga26e677040d3f7a08d35010caae94fffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga60adf7c7300beb0d0e02ff40cd5c4be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ALTC </p>

</div>
</div>
<a class="anchor" id="ga74de4494b5cee26a310e232f67cbff3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ALTC </p>

</div>
</div>
<a class="anchor" id="gaf759837436d1cf793175452481799715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga9c4958f96c46f64aecc75e34f98a5f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ALTC </p>

</div>
</div>
<a class="anchor" id="ga7a663045d7110eaf87337a4d96367181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ALTC </p>

</div>
</div>
<a class="anchor" id="ga8fbbeffa6a1b2c850ee7f462bba2093f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="gaf5cfee97763a6400e6a2a2201c2fb658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ALTC </p>

</div>
</div>
<a class="anchor" id="ga75e3488182fb1b3c8961de0002084dfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ALTC </p>

</div>
</div>
<a class="anchor" id="ga4db54974f58057d62d944d39ff80e564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="gab1b9ed6e6bd1fadbab12598a2ceaab28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ALTC </p>

</div>
</div>
<a class="anchor" id="ga60134fe3ab56879a61b8ab8311dd3cc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ALTC </p>

</div>
</div>
<a class="anchor" id="gad580715adb266598509822ba66ee17d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga870d5759441a8fe6a06f8e5c63aa8d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ALTC </p>

</div>
</div>
<a class="anchor" id="ga6fc2b10b705b42acf05843198082b9e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ALTC </p>

</div>
</div>
<a class="anchor" id="ga4e6fec83ed0b7a19a66d59cb84f8b571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga3223425d68ced74f11f7389feed6bb58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ALTC </p>

</div>
</div>
<a class="anchor" id="gadc9b65586a310eeb0dcd7737479a7a12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ALTC </p>

</div>
</div>
<a class="anchor" id="ga8cc36f2eabc3184da58fc37032217f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga0eec0d07ba3840c14c15ea38d6aa085b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga1d751c15deaf5e136fa7566b53bb7b85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="ga9bc3fb8a648065a1ac88355ef85e44ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ALTS </p>

</div>
</div>
<a class="anchor" id="gad51b3fceeffcc0e9231309783e03554a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ALTS </p>

</div>
</div>
<a class="anchor" id="gae9df90a3330bfbe42989aeb0b0a51aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="gace50c041a428cae2ea015975e83bc88c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ALTS </p>

</div>
</div>
<a class="anchor" id="gaf4899bc261cdbce884efb93f469043ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ALTS </p>

</div>
</div>
<a class="anchor" id="ga1a779c0d25a8c02f43ecb54aed976488"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="gabd21971d2efbd628393c7b103e60e44e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ALTS </p>

</div>
</div>
<a class="anchor" id="ga0790f60d53f14a8dc68b08cada62c0d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ALTS </p>

</div>
</div>
<a class="anchor" id="ga5d8b2b1a9b3d4f1319a06eef43db6b90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="gaa044a2da0ded76c66829de8cc4a8f111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ALTS </p>

</div>
</div>
<a class="anchor" id="ga1155cfe68203851c1bebb3d4d4f03086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ALTS </p>

</div>
</div>
<a class="anchor" id="gaa2d9749531ef2a53d366bdb830147b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="ga4d2f0cd787b6a346eabb36d1d409f039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ALTS </p>

</div>
</div>
<a class="anchor" id="gabf87adc0c8f14b0234910df5541c8890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ALTS </p>

</div>
</div>
<a class="anchor" id="ga15027780bd30bc27e88b390e665e9e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="ga542e3984b5a30b7ce8eb6ac8d5d2d3d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ALTS </p>

</div>
</div>
<a class="anchor" id="ga121284eb531163dd58ce38e9362e6516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ALTS </p>

</div>
</div>
<a class="anchor" id="ga81b14de47152c5c6c322be59ebc86165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="gadd2d2f322ee761ff5024ff8a2fb5e8f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="gab588706dc25fa04b5945b43ef514d4bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="gab1238fee8a8084ebe3e39543ecf05ef5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ENC </p>

</div>
</div>
<a class="anchor" id="ga25df885eed3ced50e60fac7552abb351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ENC </p>

</div>
</div>
<a class="anchor" id="gab115bba94ad1583a5bae09e6c89e4105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga73a664be5f4736458a91c02bf44e2e21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ENC </p>

</div>
</div>
<a class="anchor" id="gab606f7252bcbdb2e8ba7914a26bcb88e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ENC </p>

</div>
</div>
<a class="anchor" id="ga836a32303a9068cd5568b9e09120130e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga9a0f7a78109d735f115c2042b5cb18bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ENC </p>

</div>
</div>
<a class="anchor" id="gae37f39bf65a4c524a2a09956485aec14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ENC </p>

</div>
</div>
<a class="anchor" id="ga736c2fe973ea209babd6288e6bf88a60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="gadf670e44e71e6ef9e84f9076e292e36b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ENC </p>

</div>
</div>
<a class="anchor" id="gaa0830337a5ada3c946ff9f56e1e87086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ENC </p>

</div>
</div>
<a class="anchor" id="ga8f330169e746d4779caf43970493d001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga1ae82793be0258c25d2b941291b28de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ENC </p>

</div>
</div>
<a class="anchor" id="ga545e8bf9c90be22cf7adacc61f8a9159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ENC </p>

</div>
</div>
<a class="anchor" id="gaf4c13147148fe8747dd9ff1984ab227a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga949d0c96c97f14e87bfca1a41bca2783"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ENC </p>

</div>
</div>
<a class="anchor" id="ga84d17e626c4e8243c86e34e9727725b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ENC </p>

</div>
</div>
<a class="anchor" id="gae655e8c5e567264285610b6a59988bb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga5cf124dfd05cc858565d57878ecc4731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="gaa076db7674479c34767c476b4ecad46a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="gad19ba755c0906d46abf22a693044e8b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ENS </p>

</div>
</div>
<a class="anchor" id="ga9b01b19cb9880ae2e68a93732b521457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ENS </p>

</div>
</div>
<a class="anchor" id="ga8862df0982148a1f2c223e293106b4c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga13e39d0bc652f277cc8e0de9fe6f2832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ENS </p>

</div>
</div>
<a class="anchor" id="ga8c23b89af84863b0eaf46fae7b8029db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ENS </p>

</div>
</div>
<a class="anchor" id="ga35ede389a2420f27221e1ba791221fa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga6157ef84f9800793fd08c1dc78a41d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ENS </p>

</div>
</div>
<a class="anchor" id="gac89079e8101357af8b3ff6973b437079"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ENS </p>

</div>
</div>
<a class="anchor" id="ga227c4ca76584bc933762c7a15a37369a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga4a5abcf9c41389156ecdc4a29ae3bd6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ENS </p>

</div>
</div>
<a class="anchor" id="gad775addf2ab980e50bc354a0696197a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ENS </p>

</div>
</div>
<a class="anchor" id="ga6978d954382612b0a83f643f5d5476fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga4189d27882f068f692d41842f958a2a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ENS </p>

</div>
</div>
<a class="anchor" id="ga0fc2cda5aaa7a75d948fa9fd8c204b28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ENS </p>

</div>
</div>
<a class="anchor" id="ga41032d5e16ae0f03ef3c279e2aa3f17d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga5bfe3f6ae6617a7b8acb75dfddc9f3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ENS </p>

</div>
</div>
<a class="anchor" id="ga27f4dadd3c4d3499c7ce6c3365cf84eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ENS </p>

</div>
</div>
<a class="anchor" id="gac874864898a857bfad5220d0f6e56175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga86b3e05b61511e9756cbf4fcefd0e3f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="gaaf0d7ed7c444a4fcb7c88a87895c61f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga88c1e2d89a389055a4028b5406ff94fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0PRIC </p>

</div>
</div>
<a class="anchor" id="ga189fb8c590b999349183333012f4e70d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0PRIC </p>

</div>
</div>
<a class="anchor" id="ga03b4c9805d1f2be425e2f7ce329aa069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga28b1f08516b78ab005f707ce5b396d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1PRIC </p>

</div>
</div>
<a class="anchor" id="ga744f18c61317d3ce541ec27b109989f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1PRIC </p>

</div>
</div>
<a class="anchor" id="ga215a9b755d7b36e8ab38ca1ba8878545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga6ad84681c02ca6065d0c9dcd271b02b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2PRIC </p>

</div>
</div>
<a class="anchor" id="gac9fe70e0eff208788180eab5568115bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2PRIC </p>

</div>
</div>
<a class="anchor" id="ga81aa7d82e5ffea3462e3bcf1a3c258d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="gabe068fe7e6583a5c18e50a40cf27ed84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3PRIC </p>

</div>
</div>
<a class="anchor" id="ga4ddf40b027248d91274316461f19fd74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3PRIC </p>

</div>
</div>
<a class="anchor" id="ga660dbce8443669c5f31d0419b7c9b277"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga2d23f68d713c5c29fae227a25ce4ca0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4PRIC </p>

</div>
</div>
<a class="anchor" id="gabf4d0f198774d0586bb9d8377a2d2273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4PRIC </p>

</div>
</div>
<a class="anchor" id="ga293f493bacd788d9f03a18ff17b2d94e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga6b78894b9053468a43dff6d14a118902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5PRIC </p>

</div>
</div>
<a class="anchor" id="ga5fcfc3ff051e0ad8bec60456b44bd556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5PRIC </p>

</div>
</div>
<a class="anchor" id="ga192afe390dcccda2b96bc2b236dd5666"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="gaadeb7787f8f32c14c0276c2abb417f7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga74fd32abbf751cd896459afb92a7c81f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="gab9d307b044f83ba2cec73d0c0423d2ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0PRIS </p>

</div>
</div>
<a class="anchor" id="gafa74c12fb13c4c1992d85684ec68a36d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0PRIS </p>

</div>
</div>
<a class="anchor" id="gae4cc67d1ec61d3acfb24304f0dbd59d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga8e2f7c5e32b052266cf5f1fefb0315e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1PRIS </p>

</div>
</div>
<a class="anchor" id="ga1f6648ed2db93670744712633ebe8c6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1PRIS </p>

</div>
</div>
<a class="anchor" id="ga56f7af3fe12c48ca0948f4fe8e1cb1f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="gafea2f9b83e145e5a5f780040b2b167da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2PRIS </p>

</div>
</div>
<a class="anchor" id="gab805fd2b31fe212e9d84411d1b54b99f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2PRIS </p>

</div>
</div>
<a class="anchor" id="ga7bca4bd8fe47647e8d4e1e2efe575d3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="gab227d80ecc2fbbfcbdfd5705f762ba48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3PRIS </p>

</div>
</div>
<a class="anchor" id="gaf7e73e49868b330b0b6c15757f18aebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3PRIS </p>

</div>
</div>
<a class="anchor" id="ga0ff1abc823c8772319e86d343cf5afde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="gad6962c4b30f63f771c1472c8f76d83bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4PRIS </p>

</div>
</div>
<a class="anchor" id="ga180b7a816bc41a431856cf8c314f91de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4PRIS </p>

</div>
</div>
<a class="anchor" id="ga1e80ee5e62b1e966d77f09b92b23c300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="gad59b8eafb3963903ea83570d97ebdab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5PRIS </p>

</div>
</div>
<a class="anchor" id="ga8abb73279fac57a9503f14126eb5cccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5PRIS </p>

</div>
</div>
<a class="anchor" id="ga79d9267c2a82e200f8c21ca6b47b3dae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga9daf0b6586e2fa32dd4318581a5ee097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga9e225f4389c571b91cf45cbeb5d3c57b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gaa7a3602d7b4f560db251d4ab08f840a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0REQMASKC </p>

</div>
</div>
<a class="anchor" id="gaebec317ab7c77ecf264075bd33e08422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0REQMASKC </p>

</div>
</div>
<a class="anchor" id="gae591a09f973277b7bb753cf6f70c0581"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gab5bedb1c3f155a64b7d5d9ec916a187a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga1bd6761ca5cf62cab5d8367b23eaf085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga6a4ae4b378fc2da9212b9406d7b228da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="ga2dfd5552bc596cd4a5e50d70320748d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga6c5c6a398488a63ef2d00e48d7ed9801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga2365654cc79e1ceb08334ab798f0fa8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="ga64a5cd5bbc4f7dbaf80bc73441024901"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga33776638699de1548379b67e10a1b5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga06967811f445c8e126bd4f538bedc094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gab9ee56a2e5314cfe9212faad05368a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga96583f6eb5f1cd97aa226509002d29ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4REQMASKC </p>

</div>
</div>
<a class="anchor" id="gadd32c210a37ca84e9a49dd0d89b7b6ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gabbb354e9c3b0d5a1bd13e03c0ae2da84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga2e4ecb0ce2ced87d3381250db15e60a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5REQMASKC </p>

</div>
</div>
<a class="anchor" id="ga6b0ff687023c5a5ca90794888ba6d834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gaacb9fcf4f72148763f49b6443de6d258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gafc97ea5b36851693cb69e7a21d812a5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga4c22729eed6405317e4861a406d844e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0REQMASKS </p>

</div>
</div>
<a class="anchor" id="gad2bd40977f04b35a3fcad6142a8139ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0REQMASKS </p>

</div>
</div>
<a class="anchor" id="gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga130af438b19240f5af9b8a3adfdcac71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1REQMASKS </p>

</div>
</div>
<a class="anchor" id="ga2b27781d75db437efc821c90ed4c9099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1REQMASKS </p>

</div>
</div>
<a class="anchor" id="ga93531f86b214d6ac018e00780f22710a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="gab2fe86d88b39428b1172ec0adbc9ee52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2REQMASKS </p>

</div>
</div>
<a class="anchor" id="gad3d2f9f4c0968e74d4f6d4692c39b6d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2REQMASKS </p>

</div>
</div>
<a class="anchor" id="gaa5efd4ca20d13ae5215bb949e2c55c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="gab1f131564418eeae0ed8df0e261a4e15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3REQMASKS </p>

</div>
</div>
<a class="anchor" id="gadb5d11bf686e32fbe7ee25f39fbc9fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3REQMASKS </p>

</div>
</div>
<a class="anchor" id="ga4604563242cc7409620698bcdbcb73fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="gaaf20b8b5264e86bd0c1e204c0005d47a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4REQMASKS </p>

</div>
</div>
<a class="anchor" id="gad501b35a32b8e4ffbde8bb182c10da5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4REQMASKS </p>

</div>
</div>
<a class="anchor" id="ga1708a28e0c9a951ccafb3e81ae51ea80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="gab89c22346382b5378f4875375e82cf6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5REQMASKS </p>

</div>
</div>
<a class="anchor" id="gadf26786ae4f9a117ea01a82824456006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5REQMASKS </p>

</div>
</div>
<a class="anchor" id="ga54114f403e2d376752e3b19eab96fda5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga993c11b58c442aba2ad8828511568f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga0152da899e50169a0542d20fc3133e5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gafd11116b238de0d461ec8c862f47d65c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga8f5592df173223f1f7e85ba57bd9b3c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga8f59e62cbb66bf1fdd4438f9622d1fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga47af3fc45b5e3431dbaacf986104c049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga1f33bf6d091743fad5647647334d106d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1REQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaf9708b0a7f21566e70fd00ad764532cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga9e923a3a9b668171dce0d2bece029018"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga198a02e171a666d9660d7952629a8cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga19a0ae2e4521a2bec9775d46ddd23f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga3de830a37a8c54392713d93da9417057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3REQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaf89bfd255c4e597337671c1a59e22d01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga23848b8ffc6a917a5f7150b848863bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga9f8203bb8ac2678cb83b7102c0f06499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4REQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaf1d7723ab37e855619d0bcf1011c21d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga9730c3bd4359ea882bcbc6d7739d675c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga8b13bc9523705eacad12222223e21eed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5REQSTATUS </p>

</div>
</div>
<a class="anchor" id="gae5b28f5b0694bfd6c8e677eb2d8ac56a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5REQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga1227e0733df8865fcf9796529d2a7fb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga9c67126153ce05dc19bd7c3a9bc53b01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga08963e57c61ff0f5eff03f0bfbaad72d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaf7fd21d76c118803fa6112d22fab0d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga1e3a36e81aaf822ed3f84de64ee80091"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaf8c06b003aa60c471c3b2fab51653a15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga3d90f70e0d5954748b1809b847b2be7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga0ca681317b4e3918106d28df1a69fa87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaabf4affb65c408ace40e8c17c66848ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaea8852a459c1825e61d10985c050e86e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga3083f1f73076c0102c88b85416ed2110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga95d8e31437498a8b6874dad047c746eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gacb2086fcbda231f1a8a1a1e946f41893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga2222f8d27144678ab4ba0942c8b8781f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga2eb9dcd7c52924d58f4417ad07f1fbdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gae0f5b9744e308612819212e0a9f5fe39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga5a840d97f34d0d63983c73d6883a1a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga6dda0ac7329c79e3f2e611161d80737d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga10bb38bf69a347123ca07a578ac8c706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga0b9652105ab7682ff248493ecb6036e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5SREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga7d142899003cca875a9a1f51bf3e791c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaa0ac48fea9964f2c069c285ff7e102a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gac2496aa870f99a8ba64d5fb3109862d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga19087cdfc90fb71641f85bb703d3bbbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0SWREQ </p>

</div>
</div>
<a class="anchor" id="ga887e63425fddfb370bb1585df6c1ef41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0SWREQ </p>

</div>
</div>
<a class="anchor" id="gabd4892da13b99258fe4d2476257ca47c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga62f0ab82a9f72a9ae465a656006682c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1SWREQ </p>

</div>
</div>
<a class="anchor" id="gaf60c9eb0f9d2db3029a7eb412159f2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1SWREQ </p>

</div>
</div>
<a class="anchor" id="ga0fa70af4f5ad103a6804a795201f60d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga4d6f20f86c195ae1422852515c8ddaae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2SWREQ </p>

</div>
</div>
<a class="anchor" id="ga4dc23d105399cb83aa67a5cf9262c68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2SWREQ </p>

</div>
</div>
<a class="anchor" id="ga2abe66fd915f027fae56284364d2ff0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga35dc4d785d6db30743672089fcb67a24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3SWREQ </p>

</div>
</div>
<a class="anchor" id="gaaf0a190b4dc7bd299c209fe49dd54237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3SWREQ </p>

</div>
</div>
<a class="anchor" id="ga536357a2566212451f4fd1b7a94cc454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga6233c5e13e184d71102da7fe643a68e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4SWREQ </p>

</div>
</div>
<a class="anchor" id="gac8b2988d43c7a0000e97ee42f7b95609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4SWREQ </p>

</div>
</div>
<a class="anchor" id="gafe508f11b97e92d83c772ffe911a905a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga05aff9f6936fbb5fda02b7454dfddbc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5SWREQ </p>

</div>
</div>
<a class="anchor" id="ga01c601b0fe1477f4b6b4365c640f771b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5SWREQ </p>

</div>
</div>
<a class="anchor" id="ga263960bf474781d10bc02945cd2b193d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga7a140d3d652244da73c9b94d00b396aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="gaab182dbcd1305b3c14877378857b92dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga8a165a6505069fe22e9b8bd79c89cbf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0USEBURSTC </p>

</div>
</div>
<a class="anchor" id="gafe3cde5d28956ba1d412f2de01783400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0USEBURSTC </p>

</div>
</div>
<a class="anchor" id="gaf10e05faea19581953516bb73c84f49d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="gafc9d9e0dc4a80319ced456a7e09b2466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1USEBURSTC </p>

</div>
</div>
<a class="anchor" id="gac86a40524848b8e4ed9f21815bca79eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga6641d325079bc55947d66a7f54330e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga2fd6179c83bc3c426c9da333bfd0b078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2USEBURSTC </p>

</div>
</div>
<a class="anchor" id="gadf6d8bb903bcf4c424829d684a39af52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga07846a3f99059354b2b7eeab25278f3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga9688d1dae28f47b213a35ab56411eefd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga96f27df44b1dbf9e6f86e68f2e469978"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga7a3c99a7afbffb2efaa07d545908c35c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="gafb03b7b90c5d9c1e6330ebab522cdc95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga2808b8844e8997e24858c7ae6020ec8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga91c96b428cdf133bde1d8bb7a69be899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="gafc0dba7dfcfa51ed0aa0bed1376f2028"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga4ea387b947c6ff60cf958c07e2bb214e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5USEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga5d000cd94c183eb65ce86a8b7ea49ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="gaa777e09e29bb0731fa2a3c73e4acf5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga3da530812d906f0f721df03f0e4d60f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode BURSTONLY for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="gabef76415277cb2276d8e7feebdd2dc67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga30cf55ac86f1666a8bf769295a40ef3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0USEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga908280097d7131d31e1ab5db22219084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0USEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga6b8ff6f74a190f31132d09e64b3d2275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SINGLEANDBURST for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga64ddd5c269dddd72914e5a9e1a29bad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga802c4ed15446941adad7f748abcc0ad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1USEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga29c0d26cd90b8823530dd50f1ac3fe3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1USEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga218677975cc72080832b48776c8ad6e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="gaefd702d9077cd7f6df5f0ae484be1741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2USEBURSTS </p>

</div>
</div>
<a class="anchor" id="gac59171c1c8ac07ec0ee7bd7264351a1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2USEBURSTS </p>

</div>
</div>
<a class="anchor" id="gab321c9eadc911c861709e644a6490f0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="gaccca5f2829ca3ca5bf3f102fff1c7e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3USEBURSTS </p>

</div>
</div>
<a class="anchor" id="gad095141a65c3f845afc55dfc425e35da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3USEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga69149ecb02e5bd199db5c1a6014af121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga6f5a33f091ec5cc81190fbea05504cd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4USEBURSTS </p>

</div>
</div>
<a class="anchor" id="gafc38968277f4638dd180366c3861c07d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4USEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga17d031666e888de1e799b4bd683faba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga6398f7114bbd417e239f15fa961bb4b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5USEBURSTS </p>

</div>
</div>
<a class="anchor" id="gabf8381dbf1fec411a422af0ba2e280d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5USEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga19591d2c56176c5c1ffe01c9d4c23cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga1941e894a09af0a2814fb252256f7416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga3a7bff1c5a3cfef1124108c21a46dd85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga1da33af6c8b308d91d707fdc9552d4c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga67f4397e4540efbe894297c26ee0b1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga17eb606914809d67130a5cde7f8cbb9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="gaf5091782f10cf1f46c686e485c782eee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="gab15b6a3df1a465eb2d98d72705e7aef5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="gab832e001e1f6f677ccffd53c119c4cfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga0e32f6c59290665735c315bb5a9f11bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga04d1c453ad08311b237215237c87fd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga155e7d5dcee0b5e0045082c1a552d662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga9653288b19a76c0f46f5c8eb6df2dcb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga958a7bb3f62bc556f89dde00635ab51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga198caafd3f15de3e4384f6837411a6d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga6179d6a000d9c2a17efb60b182cd9447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="gaedca0ed99c3875c0bb1882b3220c65a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga871cf18df9eba4d4d40694562b3efde2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga419efca386cc0bd085e4af01548a278e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5WAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga979125bad60ccbec4a64a2220e077ae1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga470812c2a34e13581d1d91856478707d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_RESETVALUE&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga4e212830275a28758fcc0ee7a1d57d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CONFIG </p>

</div>
</div>
<a class="anchor" id="gaf10ca2f3d02f6497d0ac261407c253a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CHPROT </p>

</div>
</div>
<a class="anchor" id="ga65c46484750e13e3576bead09faf24af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CHPROT </p>

</div>
</div>
<a class="anchor" id="ga382f1997ddfe39e39c2d3594e02fe45d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CONFIG </p>

</div>
</div>
<a class="anchor" id="gad8190300fc7a8b873ebfcb883119fe46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_EN </p>

</div>
</div>
<a class="anchor" id="ga173294a771ff2ea7b767b22d57baff40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_EN </p>

</div>
</div>
<a class="anchor" id="ga926fd50cba450b4090cc75ad1b9985df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_MASK&#160;&#160;&#160;0x00000021UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CONFIG </p>

</div>
</div>
<a class="anchor" id="gab90198e1bedf914a70db25cc68aedb99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CONFIG </p>

</div>
</div>
<a class="anchor" id="ga09cf2fb84bb69731d3be00dd64772f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CTRLBASE </p>

</div>
</div>
<a class="anchor" id="gaa32925cf20e987b00245472d73efcb61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga3d3f1ab8af0660259e0aa5d73cfd711e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga1a3d3ac6410688fc3f74ad991835955c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CTRLBASE </p>

</div>
</div>
<a class="anchor" id="gabb29abcb7a08f68645d4b289cbd05d42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga2a7f99594aa94975c40c1cc596b4dca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_ERRORC </p>

</div>
</div>
<a class="anchor" id="ga293d9323a9478f854df0d2e6c99d96ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERRORC </p>

</div>
</div>
<a class="anchor" id="gab66f6e9e80ad9925423f7e9e7321c67b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERRORC </p>

</div>
</div>
<a class="anchor" id="ga523632c688bb41df44cb9237599f474b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_MASK&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_ERRORC </p>

</div>
</div>
<a class="anchor" id="gad184c7bcd66cc743d49c05d7001af5cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_ERRORC </p>

</div>
</div>
<a class="anchor" id="ga9dbd6fe3f900cf54ff71a063e4bd0acf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga917a0d83bd2cf2fdb80aaf8ffb7ef557"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="gaf1720448f7ffea601b6e59b4c22018b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="ga0c8880dba74e6ae11aef0d673bb43b21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gaa3de6fed90e06aa4dd79b71a7ce5308a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="gab64987692fbf7b42110f754d9db35d95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="ga454f171a216261a87629f0a55a6421fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga46df35fb2b44f06ac115d61e37938e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="ga1e2e8947d79b40e433b90e0e2c4efcd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="ga5e4d5052d2858fde3ecc9b0453c646dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gaba56eda5242447dbadeeacd8a021eb6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="gac1ff5c15aa64c149feedae8987a72444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="gaacfbdac271b80e3bf48c3500f661bfd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga43aa908f57256dd7c8ce067c319caaef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="ga2da9d847e02267f0ff25b67d5b7ff6ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="ga18fa4bbedcf1c05a117a949d658b34a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gad58fd657418f1fbd9b6de45c4e311951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="ga033b9523bc510c398e1804a43e7c25c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="ga360986d9d959fe614d62f90ca6851e8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gadb4bc7102f29c2f6a8f20815cfc475c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="ga69b55d670670482693271472453a42a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="gad420f4a3efb297cb5beaa8ae280875d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_MASK&#160;&#160;&#160;0x8000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gad8d20c7381f385979f3dbb7f94757890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gacdf3d94f3ee779f0f6c06abc721e4b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="ga82660b6bddd7fa45e7aec24c80566f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="ga4df21925584f869a1e14c72541a26e3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="gaa20d97ecf249abd572a02eef3434d8b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="ga3b476b83e50bab602f9df1bd9a7e78fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="ga3bbebf4f7f30eba22b366b9eeb6000e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="gacf7ff40dd7f821b847a511a7c2d4d3d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="ga5a6752877e93325db188b1557b8ab6d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="ga3c419bcf0d968084d92997844be9bb31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="ga7b5c9efd878f5498d103c8c7e7f45f37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gaef57540973298203eecc08b595f1f078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="gaa740c98e6015b7d04001d22d04fe67be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="ga7853d4d5b00795501a54f93517ffaf6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="ga519064cf91cf3790ac89844a0fc007fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="ga794c2aa0f6d557fb96e897c13480f821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="gae716721dbbc4cfede8a6cdc300631fb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gaa1889bf4f91f196c933e03f1d7b62212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="gad4972ea6b34213794fe21c6ff45b6775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="ga667c216e0fe58a36ab7f7889c1c869ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="ga9977e4ef3c1c84917f42a8c6b7eb315d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="ga68482770be6fe28e5729152c2c2760fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="gaaddbe4d70d3c2391cf26b18d7b5f1da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_MASK&#160;&#160;&#160;0x8000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IF </p>

</div>
</div>
<a class="anchor" id="ga5df7e961452dfe5d42c4d6e59ca4a1c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gad3ef389cafee3a4db680b96e1e8f0698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga99704115f1eb97adaff45b241b95ef16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="ga0fc375d7b1f26309eb2cca29d6ac890d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="ga2c56b8b0d277986ffcf450aadf6354b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gac5a95388d78ec1fbfb55234a505ba98e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="ga85d3d55c1fb9cc16a62e55ccbf3e972f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="ga2693242d60c02285310d310571d786f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga40a7466408faaf07508e545f8c52c2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="gaea48c430e69aa76baafc9f9d6210cb14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="ga7b5ca9c9a5c7110748b81feb1bedeea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gafb697306a1377e0e71f1d897806e3f04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="ga818d25507dabdfbe96f9b149428a019c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="ga9e9ca5a069094ffb57880e9c4651fc01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gafd9076e9faafbb3030a05f05f1f37a4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="ga4a03157b4cf71fc5f7f9ee41f183db8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="ga447a728bf54b3f22e85000d41fff3bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gad3967cba6a1433618cea355e35147bfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="ga68a89ea7eef21a64f3977325a8c5ed14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="gaedc1465611b6513525c73979372a9344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gaa01211f918ff25b99da929d8d6e710b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="ga91b7c1d45c21b1ea45df6e2ef8c80fb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="gad73d84e149da011b738b795a33dbaee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_MASK&#160;&#160;&#160;0x8000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga7a00fd399186f5727470607d74a301e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gac185bb00309ceb991b518a4776523641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga09a51687b6f22f0ca718d444c5cfd81b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="ga2700736d41e2ef7aadd189d03647776a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

</div>
</div>
<a class="anchor" id="ga0c28356ad64e7b1a2f6fed2aa6c7370f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="gaea9d5c53288bc3f4ff74917d7770343c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="ga13225b0f24cfd7d14df651a50f9f4ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

</div>
</div>
<a class="anchor" id="ga2fa77d1d4ed2107e584579ad0616b24b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga4bf93d9ba334956b8c08aeb3c156feb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="gae8b6ab0b4ae8b6a33d347f3f38e17ab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

</div>
</div>
<a class="anchor" id="ga97b0537a6a23e9cd1e91b6a2adffc82e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga556c4816512e4cc6530054fba9d5d2a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="ga0f5955dfb302b66da0a964f2b961ee7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

</div>
</div>
<a class="anchor" id="ga48f5fd116a0e7f23a2aadd2ee850d9bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="gaf5c0ef770d6383f620664832552b9f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

</div>
</div>
<a class="anchor" id="ga7f3c45d0c5ac720a1e1f6c8c9b636143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga68350a1c4cb5fddbb3a5c5bfb118e28d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="ga61ac88808d29cb122aae0057c125d7c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

</div>
</div>
<a class="anchor" id="gad40f03716362c4d85e34f250b4e33a0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="gad16da74bde8ccbf19961c8663c0292ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="ga9438ddb667f860b6ac7ba57013421662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

</div>
</div>
<a class="anchor" id="gacadb437c7a4f96b8693a1a2642370268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_MASK&#160;&#160;&#160;0x8000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga3d88e1d0c327cd35c7693b1566e14d7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga03d29bd7dde9da2943451036ddc57c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_DEFAULT&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gaa76b997f130d4cee3e52cfedcd9bfadf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_MASK&#160;&#160;&#160;0x1F0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CHNUM </p>

</div>
</div>
<a class="anchor" id="ga9ae827fc1efe28749d5b612bc60ca4c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CHNUM </p>

</div>
</div>
<a class="anchor" id="gaea301f6913d2305adafab9d1beee60f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gadaed10590d1bd44cb981672a9c970050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_EN </p>

</div>
</div>
<a class="anchor" id="gaa0d60f6595e4fdba10540da532a87954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_EN </p>

</div>
</div>
<a class="anchor" id="gaea33317e78a704009ba74c3eca4f1fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_MASK&#160;&#160;&#160;0x001F00F1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gacd90b4632b97899013fdb704f3381515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_RESETVALUE&#160;&#160;&#160;0x10050000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga5fc81d58b7b7697ed14704f4d83892b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga07774a9be4607bce23a210508027edc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_DONE&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DONE for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga373ca42ab2188ff5a688ab0c4e971255"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_IDLE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode IDLE for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga34311d933da2ad07f596a42b28a3bb3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_MASK&#160;&#160;&#160;0xF0UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_STATE </p>

</div>
</div>
<a class="anchor" id="gaf64c3259635b37bec935358a0f68086a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_PERSCATTRANS&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PERSCATTRANS for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gaaadf2a556bd7291d79d84f0d5da23671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDCHCTRLDATA&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDCHCTRLDATA for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gab0b7e37fe391455975a28072136fa7a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDDSTENDPTR&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDDSTENDPTR for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga66a9173642fcb2ba957f72ead6078098"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDSRCDATA&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDSRCDATA for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gaea8273b57c95cbb56ecb8e3a01846abe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDSRCENDPTR&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDSRCENDPTR for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga64d5b864076193f26472919974a19cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_STATE </p>

</div>
</div>
<a class="anchor" id="gaccc07894e802e59089e71fd9efdbcdec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_STALLED&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode STALLED for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gae3669745e47ae38c0ddd1802e35da1e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WAITREQCLR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WAITREQCLR for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga30279c7bb54b4a2b929dbcad67fce4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WRCHCTRLDATA&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WRCHCTRLDATA for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga4e2c12419cbefcfa9fd9095aa6fc4561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WRDSTDATA&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WRDSTDATA for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga83f4ff4036c83da80e34256a910c5e18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_ALTCTRLBASE </p>

</div>
</div>
<a class="anchor" id="gadbe5ee537be56251be3a40b32eadf86e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_ADC0SCAN&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0SCAN for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga012b1206ac44c66aa35762c0ed7eb178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_ADC0SINGLE&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0SINGLE for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga06058c90f273636ed58ca97372245f98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C0RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C0RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga6ed7806a0d265d6ea24aed17f9bb67c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C0TXBL&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C0TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga1293dd2ac3b5594f9d84d2e40081db1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gab18169a8e04b2d5138e8d24b3a20bbfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0TXBL&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga04fa1e35bb2784337dd26f01365fc3d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0TXEMPTY for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga2b3bb51eb50464cea8ad75b4c3a70832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_MSCWDATA&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode MSCWDATA for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga14b467e2e28c7912bd889606b1fca2db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga7a9b69978e7339ce20673c4eac95e73a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC1&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaf3e2695e7fc8002f79945b0e34f9e815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC2&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga5d028eeee6256219a0213372aaabc816"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0UFOF&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0UFOF for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga700ae34ae13d1669551004ed0fc417fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga04940dd6b97418c6bfd9a0a53cddd127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC1&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga1d688faae23077a6f9e41c58caa9a295"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC2&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga63fb7b0cfefa2ac321451200edd37aaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1UFOF&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1UFOF for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga8b1ddb918cb0a31d40ea5c91482f9d98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gab5dd557c36811b11359722e12b2c84ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC1&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gac81e0cc73bf9b6ce896ed67e1e2bc455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC2&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga36d62c9f011872b6c6b386ec232976cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2UFOF&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2UFOF for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gad594be72d97ee740553d1048ae2fbb82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART0RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa0287964c9726f07066512cbd50d5296">_DMA_CH_CTRL_SIGSEL_USART0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART0RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga3d282fa50e022493dad06f85b2cf87a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART0TXBL&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35a42c7ba591e2aa30c76bbea9ca994b">_DMA_CH_CTRL_SIGSEL_USART0TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART0TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaa6d87ec0b19fa6cbaa04a2918116a2e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART0TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf1c2f3be40996cc8a7f8983479042f5a">_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART0TXEMPTY for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga5b16ecf4bc47e7ceeca9e72462651f18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1RXDATAV for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gad19c9809a7363181e0fa07cb4d2c711e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1RXDATAVRIGHT for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaf3ecd954126a272e27b6a137436ea399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXBL&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1TXBL for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga89251e868e07048e1c11f93fe964c2ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1TXBLRIGHT for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaee7353ffcf988021aee1d571323d5905"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1TXEMPTY for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga213db1dc63a0e9e99ba1f348974b5fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_ADC0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga4203948e69c2ccebffc35ba5c9667e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_I2C0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga50eba1059c5fda99a64a66c078e8386c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_LEUART0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaa6b6443632398c1a2162e6002fa5a06c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_MSC&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode MSC for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gaa78dd4529d020eed2ecf30ca7558007d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_NONE&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NONE for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gae4b3bde8ff8cbd44cce878c5dab238d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga7fa2d58bb90ba72e6193c039fe36edd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER1&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga131474280b4a6584dfb141947f1c6fa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER2&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="gab40f7345569ffab22b0ea39fc0070b7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USART0&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac84d149600ca51e25f7afa6fe3e64eb1">_DMA_CH_CTRL_SOURCESEL_USART0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART0 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga40e7eb94ba04b58a642d61b64ab95f8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USART1&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1 for DMA_CH_CTRL </p>

</div>
</div>
<a class="anchor" id="ga511af0db142c89640d5a701e356c0300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH0ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Alternate Clear </p>

</div>
</div>
<a class="anchor" id="ga7a3881163fa7d248ce6e5dc219e18ea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH0ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga05e2f045a0534efd76fdc2da493605a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH1ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Alternate Clear </p>

</div>
</div>
<a class="anchor" id="ga0341c20dbbcffd9a67a7cf7269e4cb09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH1ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga5def0cf4048c90fc2e1546324c245c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH2ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Alternate Clear </p>

</div>
</div>
<a class="anchor" id="ga37f75f8149bbdf4535c58b092fd31d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH2ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga24257997abb94b463b9c104e43a01ce2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH3ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Alternate Clear </p>

</div>
</div>
<a class="anchor" id="ga214964bfec83e6643b7991ff93b7d4e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH3ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga8a7dec837ee6581822cb8f74a259409c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH4ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Alternate Clear </p>

</div>
</div>
<a class="anchor" id="ga28c0f465ac102c5932c5c10e8cbff788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH4ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga58fe5d31b279243c92b4c6cf16743c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH5ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Alternate Clear </p>

</div>
</div>
<a class="anchor" id="ga5d530ea7553e3576c0420c86ef574674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH5ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

</div>
</div>
<a class="anchor" id="ga613418fb0799e7247179ac93163a767f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH0ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Alternate Structure Set </p>

</div>
</div>
<a class="anchor" id="gaa54ec7c7973183897876c530f978a9f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH0ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="gab83167edd154a5daf99c8608100088b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH1ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Alternate Structure Set </p>

</div>
</div>
<a class="anchor" id="gae49b3527d4de1e9723906f5fc035356c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH1ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="ga7738cfbf25a156a773026b9c28c37dda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH2ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Alternate Structure Set </p>

</div>
</div>
<a class="anchor" id="gaa706c71ab018584bac1aad5d2ece3001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH2ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="ga048035204cf3ed4cfd6ec1427d460670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH3ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Alternate Structure Set </p>

</div>
</div>
<a class="anchor" id="gaf2a7345f778eb92be85705a2fe433fe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH3ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="gafe171b8d3b83c8b2586d28c2307ad7a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH4ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Alternate Structure Set </p>

</div>
</div>
<a class="anchor" id="ga4677c4f84edfdf13ea4e47a1ce5ce302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH4ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="ga39d696693fdcc69510ed4972dbba5117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH5ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Alternate Structure Set </p>

</div>
</div>
<a class="anchor" id="gac30002e404beee68eb6f4af5038ab77d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH5ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

</div>
</div>
<a class="anchor" id="ga35d5d3d575383435cd1d1b6e2d9dee92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH0ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Enable Clear </p>

</div>
</div>
<a class="anchor" id="ga22202f4a64dfa718aaf6b667ad1b15ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH0ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga92b366c4cfe34b7b22702032ad2d4847"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH1ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Enable Clear </p>

</div>
</div>
<a class="anchor" id="ga48471b34b4eaa83749604aa4dc83500d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH1ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="gae7a944b622e28ac37ee730883b14f13e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH2ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Enable Clear </p>

</div>
</div>
<a class="anchor" id="ga9306ee3c7a4b45e9738c41aacab103a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH2ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="gaafca64b255430ca1e8549a09a8e4ae1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH3ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Enable Clear </p>

</div>
</div>
<a class="anchor" id="ga5db5df14316e43cfa5f7842f8e860782"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH3ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga2a59bd0e20eb593fa2fa7b108233f910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH4ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Enable Clear </p>

</div>
</div>
<a class="anchor" id="gabe7fc3bb626e7546deb81477d2e53376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH4ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga814e04dc0c32cddab505146788d0ae4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH5ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Enable Clear </p>

</div>
</div>
<a class="anchor" id="ga8d89067953cfccc9e2b0a95b9e621c4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH5ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

</div>
</div>
<a class="anchor" id="ga0ff45c74658e5d08259b63dcd645864b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH0ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Enable Set </p>

</div>
</div>
<a class="anchor" id="gae2c002f0189eddcf61fecd3852f55ea1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH0ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga9635cfc4a61e1c8c2a0119870712293a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH1ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Enable Set </p>

</div>
</div>
<a class="anchor" id="gae6c3aa4c5b942a04770a06a93a9b1a63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH1ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga3c044628dd75f30a59e5a53d9687e40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH2ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Enable Set </p>

</div>
</div>
<a class="anchor" id="ga3417b1925b0f33b9e70b106e2a9483df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH2ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga24b35122f0793cc6f45c8fbab34e777e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH3ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Enable Set </p>

</div>
</div>
<a class="anchor" id="gafb6e780186cc00bd6c436cf2da8374c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH3ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga4a61090735ebd5a4679ba23ae81aad6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH4ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Enable Set </p>

</div>
</div>
<a class="anchor" id="gac540101ba729c429d1fba5b692cf333c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH4ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga9437e24ae5b8fcdd625d4bdb67204cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH5ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Enable Set </p>

</div>
</div>
<a class="anchor" id="ga068efb5cb719eb8d9f591e76a78b136e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH5ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

</div>
</div>
<a class="anchor" id="ga5ff68ef83e232f6eac622238c65084ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH0PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 High Priority Clear </p>

</div>
</div>
<a class="anchor" id="ga4df490dae82239dcb98398c775d258bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH0PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga4324c7fb59cc3a2f150395193c8c96a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH1PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 High Priority Clear </p>

</div>
</div>
<a class="anchor" id="gad0f899434d32cdf887c087fa70bcd415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH1PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="gacb62ce6d3214ca9bbb4ebe7832307eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH2PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 High Priority Clear </p>

</div>
</div>
<a class="anchor" id="ga352efbfef9acf0b353862a193b7de1d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH2PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga88b2b57ff1d13614652901f2f27ab233"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH3PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 High Priority Clear </p>

</div>
</div>
<a class="anchor" id="ga49d3cc9d4c00dc6874d997b75880c963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH3PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="gae9e8327d33f6ff455450320729889842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH4PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 High Priority Clear </p>

</div>
</div>
<a class="anchor" id="ga26e1ff0717bb90be7294958317e8de1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH4PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="gaf46213e736f8beab07ae07576828f6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH5PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 High Priority Clear </p>

</div>
</div>
<a class="anchor" id="ga4beaa86030a99f2cc5133f83f1626ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH5PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

</div>
</div>
<a class="anchor" id="ga3b8aae23375b72eaf9398b0dfe0a9958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH0PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 High Priority Set </p>

</div>
</div>
<a class="anchor" id="ga991b1ee70c4a5e9ea6c1ac510d4344b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH0PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga4245120034c44573ea4089f3a7962f0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH1PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 High Priority Set </p>

</div>
</div>
<a class="anchor" id="ga385bb04dc349096942748d090385c2a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH1PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga11e9151ccd4188763a82ab42bc06d55e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH2PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 High Priority Set </p>

</div>
</div>
<a class="anchor" id="ga31ff7d3c88297e6642d5bcf039efcbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH2PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="gad0837ad5d87ce0e10c7950db207272d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH3PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 High Priority Set </p>

</div>
</div>
<a class="anchor" id="ga6e64a388c03275c438755bf6ff94c445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH3PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga299ed3bd0ba11abcd89eff9e7cdadbc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH4PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 High Priority Set </p>

</div>
</div>
<a class="anchor" id="ga088d56e897fe05b5b19f7071a5636ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH4PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga3c52b6e6015ada3be2d3b2f622572bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH5PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 High Priority Set </p>

</div>
</div>
<a class="anchor" id="gafdb6f107918f35901410de74a4098818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH5PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

</div>
</div>
<a class="anchor" id="ga9af910624a38489794ee8d57d75045fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH0REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Request Mask Clear </p>

</div>
</div>
<a class="anchor" id="ga25577904705e00bceed38828a11d634a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH0REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gabbcbf832de08628a4fb9260b2a6c9ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH1REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Request Mask Clear </p>

</div>
</div>
<a class="anchor" id="ga7b058bc79b2e32d10ed9f1248d9150e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH1REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gaf6df8b60a6e9627af3c6ea5a639900d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH2REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Request Mask Clear </p>

</div>
</div>
<a class="anchor" id="ga2eafaf6a7f026a0c094355497085e9ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH2REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="ga2e63a5cd90c17f2025a6f53b885061d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH3REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Request Mask Clear </p>

</div>
</div>
<a class="anchor" id="ga2f9ff650522730490b0a7c682920506a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH3REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gaaaf3d769ef02b12a4c3e8a4ce6e15376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH4REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Request Mask Clear </p>

</div>
</div>
<a class="anchor" id="ga723c384830fda84b651fdf5c6ab04719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH4REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="gab7e41f44345ab2f4df705f3ce5927b90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH5REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Request Mask Clear </p>

</div>
</div>
<a class="anchor" id="gacd359acf883fa5ab982497f776ffa806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH5REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

</div>
</div>
<a class="anchor" id="ga5377ebe5374db2f0a175c084f61c268c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH0REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Request Mask Set </p>

</div>
</div>
<a class="anchor" id="ga28f9f45f08df20ce2c77539ce738451a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH0REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga626b25422301aa89ebea44a58a698324"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH1REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Request Mask Set </p>

</div>
</div>
<a class="anchor" id="ga598e5355f085612484f856983986791d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH1REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="gac4c9da9a9971fec51c01672cb9fef436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH2REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Request Mask Set </p>

</div>
</div>
<a class="anchor" id="gabaa0242426b02acbedc26459e38facf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH2REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga3d9817a0b7691c23943ad1436565652c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH3REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Request Mask Set </p>

</div>
</div>
<a class="anchor" id="ga5ad10959d075ebc1132ce37e7223a37d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH3REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="gaca39bb0ce85f708d3ea1bed8328cc38d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH4REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Request Mask Set </p>

</div>
</div>
<a class="anchor" id="ga6d98b62aee6b9f428dc2513f0f3983c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH4REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga2de8b92c5285dcf0421d4bf6bafb2a3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH5REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Request Mask Set </p>

</div>
</div>
<a class="anchor" id="gad6c56f36efb19856f6ba42a1c398b59d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH5REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

</div>
</div>
<a class="anchor" id="ga06000644ae9c3272fdb92778f1b72029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH0REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Request Status </p>

</div>
</div>
<a class="anchor" id="ga5cc9516df62011880f4242d522e4bf94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga6560f1e76ca6fdf2a726f76875665424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH1REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Request Status </p>

</div>
</div>
<a class="anchor" id="ga52102b5e01079c79d6c37c3d2fa7e07f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gada5a454ce1cdc913edbec452a87d4a85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH2REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Request Status </p>

</div>
</div>
<a class="anchor" id="ga24b71d15e0f5c86dc476173c62c04f9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga74172c3852d72dc1b421be3d2104fa31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH3REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Request Status </p>

</div>
</div>
<a class="anchor" id="gae8df0d773d381312331668ef7b88dcba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga62c82fd3d5b739f826f79d22946a8af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH4REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Request Status </p>

</div>
</div>
<a class="anchor" id="gaa84aaf37f9ae6010033c364c84d61d33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gaf64f6dcf537672a9e195ad6175696980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH5REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Request Status </p>

</div>
</div>
<a class="anchor" id="ga7dd1419fe212dc11be75473295698707"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga8bca57954035c721cf98c1c580c97e69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH0SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Single Request Status </p>

</div>
</div>
<a class="anchor" id="ga4598d2c40c9b73bab75e1106affbdad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga54a7de7ef3e0b33e86bcc40c5db0d088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH1SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Single Request Status </p>

</div>
</div>
<a class="anchor" id="ga193cb364623c88cb508dca279b7e698b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gac1d03bb897d9fe1bb9fae50820f447b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH2SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Single Request Status </p>

</div>
</div>
<a class="anchor" id="ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="gafb7e3e35eaf6892421d6e7b286a490d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH3SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Single Request Status </p>

</div>
</div>
<a class="anchor" id="gabed1415c8fad7709dde4311b0d66c602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga8ced60eb83be417fffbd322fe4b0d6c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH4SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Single Request Status </p>

</div>
</div>
<a class="anchor" id="gab34a2a86e2ada817af6998a135bf760b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga44104a6766e70127964369bdf2290398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH5SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Single Request Status </p>

</div>
</div>
<a class="anchor" id="gaded7a046b8d8eb762ccb0140bb923551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

</div>
</div>
<a class="anchor" id="ga23da3d7a5285e88f0d68ff57158449cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH0SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Software Request </p>

</div>
</div>
<a class="anchor" id="gaabac0dd5d6723675b6965ac77e60e9ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH0SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga7d23774c1a0e0cea5f1217f920fd994a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH1SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Software Request </p>

</div>
</div>
<a class="anchor" id="gaa10645d02fa536e48cbe47273c98654c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH1SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga357190a7902b974809376f5553b35884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH2SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Software Request </p>

</div>
</div>
<a class="anchor" id="ga290458510325184b6170880a24a9019f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH2SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga154034e172b5565eb833c14d87f1873b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH3SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Software Request </p>

</div>
</div>
<a class="anchor" id="ga19ca722bc2d21b7b6255ea09d1c4664b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH3SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga1ad00ea8417675c2c6e30cc86f3fb898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH4SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Software Request </p>

</div>
</div>
<a class="anchor" id="ga9772b335935a17ca715d8466fd8690af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH4SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="ga8ee9344ae889b91a6f0f5302bd35dce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH5SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Software Request </p>

</div>
</div>
<a class="anchor" id="gaaa1c03d5f7d7b58f7da15e70328d3916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH5SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

</div>
</div>
<a class="anchor" id="gab4bfdbcc5b0d6b7c2ee65fa107b91560"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH0USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Useburst Clear </p>

</div>
</div>
<a class="anchor" id="gad36c8e5c4ddd39db945abd3f2bc0be5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga55039d908c1eaffb485abbab847903e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH1USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Useburst Clear </p>

</div>
</div>
<a class="anchor" id="gaf85d498a3cc7effac1a72f83fd83eef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga1c3f49284b86dbd64c7a07991f2254e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH2USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Useburst Clear </p>

</div>
</div>
<a class="anchor" id="ga51097031754a23a1b3ade0e95486817e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga7b5d38668e9c30c6bb608038cff7c8e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH3USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Useburst Clear </p>

</div>
</div>
<a class="anchor" id="ga86c4539553edb8f2b37d4f5df985f5de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga5f36da176ce8279629b6d5fe14ef4884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH4USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Useburst Clear </p>

</div>
</div>
<a class="anchor" id="ga05667be5e7fa309e42b912d5c86885e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="gaf77a029d26e722d36b2b769be0676ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH5USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Useburst Clear </p>

</div>
</div>
<a class="anchor" id="gacc6e4be637c799fc74d4fcd8f969baa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

</div>
</div>
<a class="anchor" id="ga2ff406152206e47f23fcbebb1d3fe543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Useburst Set </p>

</div>
</div>
<a class="anchor" id="ga82cfe283a8f593162dcc9a4adc68ef10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode BURSTONLY for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="gad55963c08f9236f5826ce94929709c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga98379e3d5c9fa85861d27e8b0a1e20db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SINGLEANDBURST for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga42bb5589204b3c5d7e918b8864fc232b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH1USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Useburst Set </p>

</div>
</div>
<a class="anchor" id="ga405d1f59473bc3bfcd9afc4ca41090db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="gab588defaa804e1b0a25cacb89a8c3436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH2USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Useburst Set </p>

</div>
</div>
<a class="anchor" id="gaaa54c1c392d6c3fba6da6159c36e57f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga32ca8a34ae88900e7557e83a0ec37086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH3USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Useburst Set </p>

</div>
</div>
<a class="anchor" id="ga8d9a52bbc2eba985cb3d6869fa2e1701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga9297b0532baae03ab69d05250ba7df0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH4USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Useburst Set </p>

</div>
</div>
<a class="anchor" id="ga44f2d5e71955ec331d785d4358a48eb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga24caa0d9c5779b00584055fecc96b8ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH5USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Useburst Set </p>

</div>
</div>
<a class="anchor" id="ga77ed962f848d9521375da373458071da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

</div>
</div>
<a class="anchor" id="ga2be27518e202c32beab24941a9aa9f56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH0WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Wait on Request Status </p>

</div>
</div>
<a class="anchor" id="gaae21d399c8272f3762996aad21af39d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="gae934e57291f6777ff49bb879e4610da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH1WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Wait on Request Status </p>

</div>
</div>
<a class="anchor" id="ga738f81654da194aa25dcd3a11a8241bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga5c415d5e00d92ea5edaf0af3ad2659b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH2WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Wait on Request Status </p>

</div>
</div>
<a class="anchor" id="ga1a75e7998cc25fedb7b139074469f0b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga7ce42bd48848b8ec4442f87003db58b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH3WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Wait on Request Status </p>

</div>
</div>
<a class="anchor" id="ga5548a397011f5cb5d2a5ef464696f241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="gae252d8e33e5650ae3645faa9a93e74e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH4WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Wait on Request Status </p>

</div>
</div>
<a class="anchor" id="gaaedfac237530c034fef67fc7e7471ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga93a1dfdbfe84e61c0e8329b9117bec6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH5WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Wait on Request Status </p>

</div>
</div>
<a class="anchor" id="ga59545b1b5211702504cfd9f2284b095f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

</div>
</div>
<a class="anchor" id="ga9942cb4bbf0bee23640cfa11013d8afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_CHPROT&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Protection Control </p>

</div>
</div>
<a class="anchor" id="ga42d647a30b5cc8f74ccf506e5aaeec3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_CHPROT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CONFIG </p>

</div>
</div>
<a class="anchor" id="ga81aa7ec1a6e990962b9ee3df8f82c711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_EN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable DMA </p>

</div>
</div>
<a class="anchor" id="ga04417301893c1c0aac33d8b001818e2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_EN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CONFIG </p>

</div>
</div>
<a class="anchor" id="gaafd3fc302e00b3f3cec907a0149b8d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRLBASE_CTRLBASE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CTRLBASE </p>

</div>
</div>
<a class="anchor" id="ga1a72da743d1b4b5044077696e382f819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERRORC_ERRORC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Error Clear </p>

</div>
</div>
<a class="anchor" id="gab1cc17f9a5c414fae65f2cc0d5cea8e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERRORC_ERRORC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_ERRORC </p>

</div>
</div>
<a class="anchor" id="gaa51a08be9d6414cf9012385a3527d4df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga8329555faac2632db8e92bafbbb0f2fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gab47dfc0bdb4183996878d1b45b104c7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga634aff2e704f2fc55a3ccfe53ef8c74b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga3a2b66296ba2b65f9f5b2dee6421a427"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaa63d217c8754ffd9bdc64b1ee4bafaec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga6e02fb65fdafe4fccb37e95ecc7063c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga7d187357c9c8622ba8cb9cb2954988ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga96c4ccd8fd7a630bf3d0af39db99bd55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga8117f1c7976f0ee985aaa94302d119ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga9050ec555913f759d454af3da9755200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gae00967c8e1cc5ad36acc00d5b038896a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="gaa96964fe667fbb1699a64f3e5b5e2fa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag Enable </p>

</div>
</div>
<a class="anchor" id="gae4f33aac19c9518238e0d34e928d9c09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

</div>
</div>
<a class="anchor" id="ga578445fc79000465bed22b93d72b99f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="gaf3461d4649121fda6ef74fca6bdfbcf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gafdb19f1904fdcffd6581e94b37ad0f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga5a1687be4e50e981e402a654e6f44e41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gaf2afc88986f126109c322128fb2920d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga99a6a34b20ebb4f18e259fec70808d96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gaa1012d713c12603a2d19226e4bce0fb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga7fc4a13e6f0ec623968fcff36e988f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gaf75c70f7ae1b7150fcda089516b2e850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="gad8f2d2d301273229e5c03f6783046757"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="ga86ea8c063110eab66fae23be80922048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga18b34ff8b746edcc7646933026c36d74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gac6eab4cb33928b0235cbdbf6695057e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga3267cefe58443abd86319092c139413c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

</div>
</div>
<a class="anchor" id="gaf6bbfea2686ebe8c7c308aec61df8d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Flag Clear </p>

</div>
</div>
<a class="anchor" id="ga655a62a7037be4ead95dfc7753c7194a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gab5eb58f018e2f7f77201af93c44f3fd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Flag Clear </p>

</div>
</div>
<a class="anchor" id="gaebef41e728ac70f484a84cfc7008a886"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga599389e2c151d95a787d5d7bbca1ceba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Flag Clear </p>

</div>
</div>
<a class="anchor" id="ga0a716ac40518228a8d6a789ccb2eaf89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga1eb47a49a0e5d1c095b8d2cf05cc9281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Flag Clear </p>

</div>
</div>
<a class="anchor" id="ga084cd51cafabb0f091cf0e448ac422fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga8c7a995e6b218825ed1d895e26bde54d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Flag Clear </p>

</div>
</div>
<a class="anchor" id="ga16a60fca5e679d1d975fad698ff804a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="gab9786f89dbba2f47e61e4d022cee4203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Flag Clear </p>

</div>
</div>
<a class="anchor" id="ga8dc3ecb4d4fc4bd8a250cd51f2266106"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga7d1089e96ec9201ab9c6712ab96a9e61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag Clear </p>

</div>
</div>
<a class="anchor" id="ga7d0bf36583e5e1dc9ca617159c44ed0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

</div>
</div>
<a class="anchor" id="ga60ca3d5d4b8cf3a512ae0ab94e77e62f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Flag Set </p>

</div>
</div>
<a class="anchor" id="ga1425dd1a51ea8d27ed3c70ebea6be2d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga677c10eb7bed83883d9057ca050403d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Flag Set </p>

</div>
</div>
<a class="anchor" id="ga67ab940da9bb228148184bbdcc8402a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga65eb0025ac7a468b11eda46b44054253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Flag Set </p>

</div>
</div>
<a class="anchor" id="ga566aea8925025ed8cf6855d4c1163a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga17869f514f8d6a6df5fc0ae1ac96f2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Flag Set </p>

</div>
</div>
<a class="anchor" id="ga5a6a8203baec1e04535e852dee502f8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="gac59d97918c2e3863338322e069329fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Flag Set </p>

</div>
</div>
<a class="anchor" id="ga8e392ee887156a16cedcbeff8f540fec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="gaae9937d06d57299ea9a39e7324da12a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Flag Set </p>

</div>
</div>
<a class="anchor" id="gadb4013a5ef1eb90253fd552e9445f7c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="ga47a765a3aa429433500f038916d31c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag Set </p>

</div>
</div>
<a class="anchor" id="gae58ab8a1cab6fcf511960aea64761fd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

</div>
</div>
<a class="anchor" id="gad14af2bdf6008b86e6a380f02e31386c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_CHNUM_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gaa4ebbf0d899b79550c533149c3147c4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_EN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Status </p>

</div>
</div>
<a class="anchor" id="ga0022a9e388fefae83f37cbc36fdfcf78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_EN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga161afa373c83e6414d42e33e7d4af138"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga405c39e8c006efdbd017b044ab64c0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_DONE&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DONE for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga2012a9340aeacdd304b4c5bb56f8b756"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_IDLE&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode IDLE for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gaeedfad1994bf3451f78e44cf5cbdd10a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_PERSCATTRANS&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PERSCATTRANS for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga6425fdcd4a904f3588d10e140e093d04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDCHCTRLDATA&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDCHCTRLDATA for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="gad35d1b761b587f6aad09865b58e50bea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDDSTENDPTR&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDDSTENDPTR for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga1a2a678458971d5c4c3e2fdd4b5057ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDSRCDATA&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDSRCDATA for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga91d9e2e399bf3643c96ac00aa4b28cb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDSRCENDPTR&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDSRCENDPTR for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga0fa1b47c8b1456d49df1f144ad811213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_STALLED&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode STALLED for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga405cd4043e3dc6c58ceafa11778538a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WAITREQCLR&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WAITREQCLR for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga9b1ecc10aacb577f48aef77b022c0735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WRCHCTRLDATA&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WRCHCTRLDATA for DMA_STATUS </p>

</div>
</div>
<a class="anchor" id="ga7fcf881c9d572cf2491549d58e9d63f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WRDSTDATA&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WRDSTDATA for DMA_STATUS </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Aug 26 2015 21:30:43 for OSS-7: Open Source Stack for DASH7 Alliance Protocol by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
