{
   guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port Strobe -pg 1 -y 1130 -defaultsOSRD
preplace port cache_en -pg 1 -y 140 -defaultsOSRD
preplace port clk0 -pg 1 -y 1360 -defaultsOSRD
preplace port tlb_en -pg 1 -y 160 -defaultsOSRD
preplace port clk1 -pg 1 -y 1220 -defaultsOSRD
preplace port nmi_n -pg 1 -y 200 -defaultsOSRD
preplace port Ready -pg 1 -y 1670 -defaultsOSRD
preplace port DDR_0 -pg 1 -y 1320 -defaultsOSRD
preplace port Blk -pg 1 -y 300 -defaultsOSRD
preplace port hard_int -pg 1 -y 220 -defaultsOSRD
preplace port Write -pg 1 -y 1150 -defaultsOSRD
preplace port bus_err -pg 1 -y 180 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -y 1340 -defaultsOSRD
preplace portBus OutDA -pg 1 -y 1110 -defaultsOSRD
preplace portBus ByteEnable -pg 1 -y 790 -defaultsOSRD
preplace portBus reset_n -pg 1 -y 1690 -defaultsOSRD
preplace portBus InD -pg 1 -y 1380 -defaultsOSRD
preplace inst trans_addr_12to11_0 -pg 1 -lvl 8 -y 810 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 5 -y 1030 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 1420 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -y 850 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -y 1050 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 1140 -defaultsOSRD
preplace inst Bram_Interface_0 -pg 1 -lvl 1 -y 980 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 9 -y 800 -defaultsOSRD
preplace inst Bram_Interface_1 -pg 1 -lvl 1 -y 670 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 9 -y 1520 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -y 1220 -defaultsOSRD
preplace inst IRQ_Interface_1 -pg 1 -lvl 3 -y 520 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 7 -y 870 -defaultsOSRD
preplace inst BusController16_1 -pg 1 -lvl 2 -y 310 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 6 -y 1100 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 1410 -defaultsOSRD
preplace netloc Bram_Interface_1_clk 1 1 3 N 660 NJ 660 NJ
preplace netloc OutDA_1 1 0 9 NJ 1120 410 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1310 NJ 1310 NJ 1310 NJ
preplace netloc Bram_Interface_0_din 1 1 8 NJ 990 NJ 990 1150 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ
preplace netloc BusController16_1_ram_WrData 1 0 3 70 810 NJ 810 770
preplace netloc Bram_Interface_0_bram_addr 1 1 8 NJ 950 NJ 950 1170 1260 NJ 1250 NJ 1300 NJ 1300 NJ 1300 2860
preplace netloc processing_system7_0_FIXED_IO 1 5 5 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ
preplace netloc BusController16_1_shared_en 1 2 1 930
preplace netloc BusController16_1_nmi_n 1 2 8 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc trans_addr_12to11_0_my_bram_addr 1 8 1 NJ
preplace netloc xlconcat_0_dout 1 4 1 NJ
preplace netloc Bram_Interface_0_en 1 1 3 300 1180 NJ 1180 NJ
preplace netloc Bram_Interface_1_din 1 1 3 NJ 700 NJ 700 1200
preplace netloc IRQ_Interface_1_en 1 3 6 NJ 720 NJ 720 NJ 720 NJ 720 NJ 720 2950
preplace netloc BusController16_1_shared_OEn 1 2 1 880
preplace netloc IRQ_Interface_1_we 1 3 6 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 2940
preplace netloc BusController16_1_cache_en 1 2 8 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc Blk_1 1 0 2 NJ 300 NJ
preplace netloc Bram_Interface_1_bram_addr 1 1 3 390 650 NJ 650 NJ
preplace netloc processing_system7_0_DDR 1 5 5 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ
preplace netloc axi_bram_ctrl_0_bram_we_a 1 7 2 N 930 NJ
preplace netloc BusController16_1_shared_WEn 1 2 1 930
preplace netloc Strobe_1 1 0 9 NJ 1130 360 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ
preplace netloc IRQ_Interface_1_bram_addr 1 3 6 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 2980
preplace netloc BusController16_1_shared_WrData 1 2 1 930
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 2 1490 1260 1850
preplace netloc axi_bram_ctrl_0_bram_clk_a 1 7 2 2550 860 NJ
preplace netloc BusController16_1_Ready 1 2 8 NJ 690 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 2880 1670 NJ
preplace netloc BusController16_1_shared_addr 1 2 1 880
preplace netloc BusController16_1_rom_ByteEnable 1 0 3 60 840 NJ 840 860
preplace netloc blk_mem_gen_1_douta 1 0 4 40 1100 NJ 1040 NJ 1040 1240
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 5 2 1900 1290 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 6 1 2220
preplace netloc Bram_Interface_1_RdData 1 1 1 340
preplace netloc BusController16_1_ram_ByteEnable 1 0 3 70 540 NJ 680 800
preplace netloc BusController16_1_InD 1 2 8 NJ 680 NJ 750 NJ 750 NJ 750 NJ 750 NJ 750 2910 1370 NJ
preplace netloc BusController16_1_rom_en 1 0 3 70 1160 NJ 1060 820
preplace netloc BusController16_1_ram_en 1 0 3 80 820 NJ 820 760
preplace netloc BusController16_1_hard_int 1 2 8 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ
preplace netloc Write_1 1 0 9 NJ 1140 370 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc ByteEnable_1 1 0 2 NJ 790 NJ
preplace netloc BusController16_1_rom_WEn 1 0 3 80 860 NJ 860 840
preplace netloc BusController16_1_reset_n 1 2 8 NJ 670 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 2890 1690 NJ
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 6 1 2230
preplace netloc Bram_Interface_0_clk 1 1 3 NJ 970 NJ 970 1180
preplace netloc BusController16_1_rom_addr 1 0 3 50 830 NJ 830 870
preplace netloc IRQ_Interface_1_irq 1 3 6 1190 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ
preplace netloc IRQ_Interface_1_din 1 3 6 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 2960
preplace netloc IRQ_Interface_1_clk 1 3 6 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 2970
preplace netloc BusController16_1_ram_WEn 1 0 3 60 800 NJ 800 780
preplace netloc processing_system7_0_FCLK_CLK0 1 4 3 1480 1140 1880 1280 2270
preplace netloc axi_bram_ctrl_0_bram_addr_a 1 7 1 2550
preplace netloc BusController16_1_bus_err 1 2 8 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ
preplace netloc BusController16_1_rom_WrData 1 0 3 60 1150 NJ 1050 830
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 5 1 1920
preplace netloc Bram_Interface_0_RdData 1 1 1 350
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 6 1 2250
preplace netloc IRQ_Interface_1_RdData 1 1 3 460 640 NJ 640 1150
preplace netloc BusController16_1_tlb_en 1 2 8 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc Bram_Interface_1_en 1 1 3 NJ 710 NJ 710 1220
preplace netloc Bram_Interface_1_we 1 1 3 NJ 720 NJ 720 1260
preplace netloc BusController16_1_rom_OEn 1 0 3 70 850 NJ 850 850
preplace netloc clk_wiz_0_clk_out1 1 1 9 440 1070 NJ 1070 NJ 1020 1470 1130 1940 1260 2240 1130 2550 1210 2900 1360 NJ
preplace netloc blk_mem_gen_2_douta 1 2 7 930 940 NJ 940 NJ 940 NJ 920 NJ 980 NJ 940 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 5 1 1910
preplace netloc Bram_Interface_0_we 1 1 3 NJ 1030 NJ 1030 1160
preplace netloc clk_wiz_0_clk_out2 1 0 10 30 1110 310 630 920 1250 NJ 1250 NJ 1240 NJ 1270 NJ 1140 2540 1220 NJ 1220 NJ
preplace netloc blk_mem_gen_2_doutb 1 7 2 N 890 NJ
preplace netloc BusController16_1_shared_ByteEnable 1 2 1 880
preplace netloc blk_mem_gen_0_douta 1 0 9 80 1170 NJ 1170 NJ 1170 1260 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 1 7 450 1080 NJ 1080 NJ 1030 NJ 1120 NJ 940 NJ 1120 2550
preplace netloc axi_bram_ctrl_0_bram_en_a 1 7 2 N 910 NJ
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 5 2 1930 930 2280
preplace netloc BusController16_1_ram_addr 1 0 3 40 530 NJ 670 810
preplace netloc BusController16_1_ram_OEn 1 0 3 80 550 NJ 690 790
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 7 2 N 870 NJ
levelinfo -pg 1 0 190 610 1040 1370 1670 2080 2410 2700 3070 3180 -top 0 -bot 1710
",
}
{
   da_axi4_cnt: "3",
   da_board_cnt: "1",
   da_ps7_cnt: "2",
}