#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002892260 .scope module, "test_cut_controller_driver" "test_cut_controller_driver" 2 6;
 .timescale -9 -10;
P_000000000288ff70 .param/real "define_speed" 1 2 8, Cr<m68db8bac710cb400gfb5>; value=0.000200000
v00000000028ebe80_0 .var "clk", 0 0;
v00000000028ecd80_0 .net "cut_end_o", 0 0, L_00000000028747d0;  1 drivers
v00000000028ec1a0_0 .var "cut_i", 0 0;
v00000000028ed5a0_0 .var "rst_n", 0 0;
v00000000028ec920_0 .net "signal_o", 3 0, L_0000000002874290;  1 drivers
E_0000000002890170 .event edge, v000000000288b410_0;
S_0000000002868120 .scope module, "DUT" "cut_driver" 2 25, 3 9 0, S_0000000002892260;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "cut_i"
    .port_info 3 /OUTPUT 1 "cut_end_o"
    .port_info 4 /OUTPUT 4 "signal_o"
P_000000000288fdb0 .param/real "define_speed" 0 3 10, Cr<m68db8bac710cb400gfb5>; value=0.000200000
v00000000028ecf60_0 .net "clk", 0 0, v00000000028ebe80_0;  1 drivers
v00000000028ecce0_0 .net "cut_end_o", 0 0, L_00000000028747d0;  alias, 1 drivers
v00000000028eb840_0 .net "cut_i", 0 0, v00000000028ec1a0_0;  1 drivers
v00000000028ebd40_0 .net "new_clk", 0 0, v000000000288abf0_0;  1 drivers
v00000000028ec880_0 .net "rst_n", 0 0, v00000000028ed5a0_0;  1 drivers
v00000000028ec380_0 .net "signal_o", 3 0, L_0000000002874290;  alias, 1 drivers
S_0000000002892cc0 .scope module, "clock_div0" "clock_div" 3 26, 3 46 0, S_0000000002868120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 1 "new_clk"
P_0000000002878210 .param/real "define_half_cycle" 1 3 59, Cr<m4000000000000000gfc4>; value=4.00000
P_0000000002878248 .param/real "define_speed" 0 3 47, Cr<m68db8bac710cb400gfb5>; value=0.000200000
v000000000288ab50_0 .net "clk", 0 0, v00000000028ebe80_0;  alias, 1 drivers
v000000000288b050_0 .var "count", 31 0;
v000000000288abf0_0 .var "new_clk", 0 0;
v000000000288ae70_0 .net "rst_n", 0 0, v00000000028ed5a0_0;  alias, 1 drivers
E_000000000288fcb0/0 .event negedge, v000000000288ae70_0;
E_000000000288fcb0/1 .event posedge, v000000000288ab50_0;
E_000000000288fcb0 .event/or E_000000000288fcb0/0, E_000000000288fcb0/1;
S_0000000002866880 .scope module, "cutting_step_driver0" "cutting_step_driver" 3 32, 3 91 0, S_0000000002868120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en_i"
    .port_info 3 /OUTPUT 1 "cut_end_o"
    .port_info 4 /OUTPUT 4 "signal_o"
P_0000000002866a00 .param/l "define_clock_cycle" 1 3 107, +C4<0000000000000000000000000000000000000000000000000000000000110010>;
P_0000000002866a38 .param/l "define_speed" 0 3 92, +C4<00000000000000000000000000001010>;
P_0000000002866a70 .param/l "sig0" 1 3 115, C4<0000>;
P_0000000002866aa8 .param/l "sig1" 1 3 117, C4<0011>;
P_0000000002866ae0 .param/l "sig2" 1 3 118, C4<0110>;
P_0000000002866b18 .param/l "sig3" 1 3 119, C4<1100>;
P_0000000002866b50 .param/l "sig4" 1 3 120, C4<1001>;
L_0000000002874290 .functor BUFZ 4, v00000000028ed1e0_0, C4<0000>, C4<0000>, C4<0000>;
L_00000000028747d0 .functor BUFZ 1, v000000000288b5f0_0, C4<0>, C4<0>, C4<0>;
v000000000288b190_0 .net "clk", 0 0, v000000000288abf0_0;  alias, 1 drivers
v000000000288b230_0 .var "clk_cnt", 31 0;
v000000000288b2d0_0 .var "cnt", 6 0;
v000000000288b5f0_0 .var "cut_end", 0 0;
v000000000288b410_0 .net "cut_end_o", 0 0, L_00000000028747d0;  alias, 1 drivers
v000000000288b4b0_0 .var "direction", 0 0;
v000000000288b550_0 .net "en_i", 0 0, v00000000028ec1a0_0;  alias, 1 drivers
v000000000288b690_0 .var "nxt_clk_cnt", 31 0;
v000000000288a970_0 .var "nxt_cnt", 6 0;
v000000000288b730_0 .var "nxt_cut_end", 0 0;
v000000000288b7d0_0 .var "nxt_direction", 0 0;
v000000000288aa10_0 .var "nxt_signal", 3 0;
v000000000288b870_0 .var "nxt_state", 3 0;
v00000000028ed320_0 .net "rst_n", 0 0, v00000000028ed5a0_0;  alias, 1 drivers
v00000000028ed1e0_0 .var "signal", 3 0;
v00000000028eb7a0_0 .net "signal_o", 3 0, L_0000000002874290;  alias, 1 drivers
v00000000028ec7e0_0 .var "state", 3 0;
E_000000000288f930/0 .event negedge, v000000000288ae70_0;
E_000000000288f930/1 .event posedge, v000000000288abf0_0;
E_000000000288f930 .event/or E_000000000288f930/0, E_000000000288f930/1;
E_000000000288f9f0 .event edge, v000000000288b2d0_0, v000000000288b4b0_0;
E_00000000028904f0 .event edge, v000000000288b2d0_0, v000000000288b4b0_0, v000000000288b230_0;
E_0000000002890530 .event edge, v000000000288b230_0, v000000000288b550_0;
E_0000000002890570 .event edge, v00000000028ec7e0_0;
E_0000000002890070 .event edge, v00000000028ec7e0_0, v000000000288b550_0, v000000000288b4b0_0;
    .scope S_0000000002892cc0;
T_0 ;
    %wait E_000000000288fcb0;
    %load/vec4 v000000000288ae70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000288b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288abf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000288b050_0;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1073741824, 4068; load=4.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000288b050_0, 0;
    %load/vec4 v000000000288abf0_0;
    %inv;
    %assign/vec4 v000000000288abf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000288b050_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000288b050_0, 0;
    %load/vec4 v000000000288abf0_0;
    %assign/vec4 v000000000288abf0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002866880;
T_1 ;
    %wait E_000000000288f930;
    %load/vec4 v00000000028ed320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028ec7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000288b870_0;
    %assign/vec4 v00000000028ec7e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002866880;
T_2 ;
    %wait E_0000000002890070;
    %load/vec4 v00000000028ec7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000000000288b550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
T_2.8 ;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
T_2.12 ;
T_2.10 ;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
T_2.16 ;
T_2.14 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
T_2.20 ;
T_2.18 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v000000000288b4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000288b870_0, 0, 4;
T_2.24 ;
T_2.22 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000002866880;
T_3 ;
    %wait E_0000000002890570;
    %load/vec4 v00000000028ec7e0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000000000288aa10_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028ec7e0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000288aa10_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000028ec7e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000288aa10_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000000028ec7e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000288aa10_0, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000288aa10_0, 0, 4;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002866880;
T_4 ;
    %wait E_0000000002890530;
    %load/vec4 v000000000288b230_0;
    %pad/u 64;
    %cmpi/e 50, 0, 64;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000288b690_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000288b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000288b230_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000288b690_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000000000288b230_0;
    %store/vec4 v000000000288b690_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002866880;
T_5 ;
    %wait E_00000000028904f0;
    %load/vec4 v000000000288b2d0_0;
    %cmpi/e 100, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000288a970_0, 0, 7;
    %load/vec4 v000000000288b4b0_0;
    %addi 1, 0, 1;
    %store/vec4 v000000000288b7d0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000288b230_0;
    %pad/u 64;
    %cmpi/e 50, 0, 64;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000000000288b2d0_0;
    %addi 1, 0, 7;
    %store/vec4 v000000000288a970_0, 0, 7;
    %load/vec4 v000000000288b4b0_0;
    %store/vec4 v000000000288b7d0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000288b2d0_0;
    %store/vec4 v000000000288a970_0, 0, 7;
    %load/vec4 v000000000288b4b0_0;
    %store/vec4 v000000000288b7d0_0, 0, 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002866880;
T_6 ;
    %wait E_000000000288f9f0;
    %load/vec4 v000000000288b2d0_0;
    %pushi/vec4 100, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000288b4b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000288b730_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000288b730_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000002866880;
T_7 ;
    %wait E_000000000288f930;
    %load/vec4 v00000000028ed320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028ed1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288b5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288b4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000288b230_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000000000288b2d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000288aa10_0;
    %assign/vec4 v00000000028ed1e0_0, 0;
    %load/vec4 v000000000288b730_0;
    %assign/vec4 v000000000288b5f0_0, 0;
    %load/vec4 v000000000288b7d0_0;
    %assign/vec4 v000000000288b4b0_0, 0;
    %load/vec4 v000000000288b690_0;
    %assign/vec4 v000000000288b230_0, 0;
    %load/vec4 v000000000288a970_0;
    %assign/vec4 v000000000288b2d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002892260;
T_8 ;
    %vpi_call 2 35 "$dumpfile", "cut_driver.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000002892260;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ebe80_0, 0, 1;
T_9.0 ;
    %delay 100, 0;
    %load/vec4 v00000000028ebe80_0;
    %inv;
    %store/vec4 v00000000028ebe80_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000000002892260;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ed5a0_0, 0, 1;
    %delay 240, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ed5a0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ec1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ec1a0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ec1a0_0, 0, 1;
    %wait E_0000000002890170;
    %vpi_call 2 59 "$display", "\012finish\012" {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000002892260;
T_11 ;
    %delay 200000000, 0;
    %vpi_call 2 66 "$display", "\012" {0 0 0};
    %vpi_call 2 67 "$display", "Your design doesn't finish all operations in reasonable interval." {0 0 0};
    %vpi_call 2 68 "$display", "Terminated at: ", $time, " ns" {0 0 0};
    %vpi_call 2 69 "$display", "\012" {0 0 0};
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cut_driver_tb.v";
    "./../src/cut_driver.v";
