Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 21:06:21 2024
| Host         : DESKTOP-P2P8PNM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_top_control_sets_placed.rpt
| Design       : lab2_top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           23 |
| Yes          | No                    | No                     |             192 |           48 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------+--------------------------+------------------+----------------+--------------+
|    Clock Signal   |        Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------+--------------------------+------------------+----------------+--------------+
|  CVID2/cout_reg_0 |                            | display/digit            |                1 |              1 |         1.00 |
|  CDIV/cout        |                            |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    |                            |                          |                3 |              4 |         1.33 |
|  CVID2/cout_reg_0 |                            |                          |                4 |              9 |         2.25 |
|  CDIV/cout        |                            | rst_IBUF                 |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG    |                            | CVID2/count0[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    |                            | CDIV/sel0[34]            |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    | CVID2/count1[0]_i_1__0_n_0 |                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CVID2/count2[0]_i_1__0_n_0 |                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CVID2/count3[0]_i_1__0_n_0 |                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV/count1[0]_i_1_n_0     |                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV/count2[0]_i_1_n_0     |                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV/count30               |                          |                8 |             32 |         4.00 |
+-------------------+----------------------------+--------------------------+------------------+----------------+--------------+


