<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="Standard Delay Format (SDF) Timing Annotation" />
<meta name="abstract" content="This chapter covers the Questa SIM implementation of SDF (Standard Delay Format) timing annotation. Included are sections on VITAL SDF and Verilog SDF, plus troubleshooting." />
<meta name="description" content="This chapter covers the Questa SIM implementation of SDF (Standard Delay Format) timing annotation. Included are sections on VITAL SDF and Verilog SDF, plus troubleshooting." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="iddfedd083-27a3-4cfc-b18b-dc922d4e70ba" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Standard Delay Format (SDF) Timing Annotation</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Standard Delay Format (SDF) Timing Annotation" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="iddfedd083-27a3-4cfc-b18b-dc922d4e70ba">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> Standard Delay Format
(SDF) Timing Annotation</h1>
<div class="body MGCBody"><div class="abstract MGCAbstract"><span class="shortdesc">This chapter
covers the <span class="ph fmvar:ProductName">Questa SIM</span> implementation
of SDF (Standard Delay Format) timing annotation. Included are sections
on VITAL SDF and Verilog SDF, plus troubleshooting.</span>
</div>
<p class="p">Verilog and VHDL VITAL timing
data can be annotated from SDF files by using the simulator’s built-in
SDF annotator. </p>
<p class="p">ASIC and FPGA vendors usually provide
tools that create SDF files for use with their cell libraries. Refer
to your vendor’s documentation for details on creating SDF files
for your library. Many vendors also provide instructions on using
their SDF files and libraries with <span class="ph fmvar:ProductName">Questa SIM</span>.</p>
<p class="p">The SDF specification was originally
created for Verilog designs, but it has also been adopted for VHDL
VITAL designs. In general, the designer does not need to be familiar
with the details of the SDF specification because the cell library
provider has already supplied tools that create SDF files that match
their libraries.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> can read SDF files that were
compressed using gzip. Other compression formats (for example, Unix
zip) are not supported.</p>
</div>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">QIS is the preferred method
to use when optimizing designs with vopt for debug/visibility purposes.
Refer to “<a class="xref fm:HeadingAndPage" href="Concept_QuestaDumpingAndVisibility_id71148e4b.html#id71148e4b-8e58-4bc9-b2f3-20f1bab7ec23__Concept_QuestaDumpingAndVisibility_id71148e4b.xml#id71148e4b-8e58-4bc9-b2f3-20f1bab7ec23" title="QIS in the tool enables full vopt simulations while providing debug or visibility capabilities.">Questa Dumping and Visibility</a>” for complete details. </p>
</div>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Contain_SpecifyingSdfFilesSimulation_idbe9b3ae3.html" title="Questa SIM supports SDF versions 1.0 through 4.0 (IEEE 1497), except the NETDELAY and LABEL statements. The simulator’s built-in SDF annotator automatically adjusts to the version of the file. ">Specifying SDF Files for Simulation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_CompilingSdfFiles_iddcb7a0c7.html" title="The sdfcom command compiles SDF files. Compiled SDF can be annotated to Verilog and VHDL regions, including those regions hierarchically underneath SystemC modules. However, compiled SDF cannot be targeted to a SystemC node directly (even if the intended annotation objects underneath the SystemC node are Verilog and/or VHDL). ">Compiling SDF Files</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VhdlVitalSdf_id31ace90a.html" title="The IEEE Std 1076.4-2000, IEEE Standard for VITAL ASIC Modeling Specification describes how cells must be written to support SDF annotation. The following summary reviews how SDF constructs are mapped to associated VHDL generic names, and may help you understand simulator error messages. VHDL SDF annotation works on VITAL cells only. ">VHDL VITAL SDF</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogSdf_id981a38df.html" title="Verilog designs can be annotated using either the simulator command line options or the $sdf_annotate system task (also commonly used in other Verilog simulators). The command line options annotate the design immediately after it is loaded, but before any simulation events take place. The $sdf_annotate task annotates the design at the time it is called in the Verilog source code. This provides more flexibility than the command line options. ">Verilog SDF</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SdfMixedVhdlVerilogDesigns_id84349d67.html" title="Annotation of a mixed VHDL and Verilog design is very flexible. VHDL VITAL cells and Verilog cells can be annotated from the same SDF file. This flexibility is available only by using the simulator’s SDF command line options. The Verilog $sdf_annotate system task can only annotate Verilog cells. ">SDF for Mixed VHDL and Verilog Designs</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_InterconnectDelays_idf8f971cf.html" title="An interconnect delay represents the delay from the output of one device to the input of another. Questa SIM can model single interconnect delays or multisource interconnect delays for Verilog, VHDL/VITAL, or mixed designs. ">Interconnect Delays</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_DisablingTimingChecks_id087fb46e.html" title="Questa SIM offers a number of options for disabling timing checks on a global or individual basis. ">Disabling Timing Checks</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_Troubleshooting_id6a8d53e4.html" title="Questa SIM provides a number of tools for troubleshooting designs that use SDF files.">Troubleshooting</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Standard Delay Format (SDF) Timing Annotation"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_StandardDelayFormatSdfTimingAnnotation_iddfedd083.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>