INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhw/fpga/Digital_clock/Digital_clock.srcs/sources_1/new/div_n32p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_n32p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhw/fpga/Digital_clock/Digital_clock.srcs/sim_1/new/tb_div_n32p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_div_n32p
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/hhw/fpga/Digital_clock/Digital_clock.srcs/sim_1/new/tb_div_n32p.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhw/fpga/Digital_clock/Digital_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
