{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 16:30:06 2017 " "Info: Processing started: Thu May 04 16:30:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_clock -c Digital_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freq_divider.v(10) " "Warning (10268): Verilog HDL information at freq_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Info: Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT2 " "Info: Found entity 1: CNT2" {  } { { "CNT2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/CNT2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT4 " "Info: Found entity 1: CNT4" {  } { { "CNT4.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/CNT4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file digital_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_clock " "Info: Found entity 1: Digital_clock" {  } { { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt10.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT10 " "Info: Found entity 1: CNT10" {  } { { "CNT10.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/CNT10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_shaking.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file anti_shaking.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_shaking " "Info: Found entity 1: anti_shaking" {  } { { "anti_shaking.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/anti_shaking.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt6.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT6 " "Info: Found entity 1: CNT6" {  } { { "CNT6.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/CNT6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LED_Processing_Unit.v(17) " "Warning (10268): Verilog HDL information at LED_Processing_Unit.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_processing_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_processing_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Processing_Unit " "Info: Found entity 1: LED_Processing_Unit" {  } { { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintoled.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bintoled.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinToLED " "Info: Found entity 1: BinToLED" {  } { { "BinToLED.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/BinToLED.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_clock " "Info: Elaborating entity \"Digital_clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Processing_Unit LED_Processing_Unit:inst1 " "Info: Elaborating entity \"LED_Processing_Unit\" for hierarchy \"LED_Processing_Unit:inst1\"" {  } { { "Digital_clock.bdf" "inst1" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 272 1008 1200 400 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToLED BinToLED:inst11 " "Info: Elaborating entity \"BinToLED\" for hierarchy \"BinToLED:inst11\"" {  } { { "Digital_clock.bdf" "inst11" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 64 784 976 160 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT10 CNT10:inst " "Info: Elaborating entity \"CNT10\" for hierarchy \"CNT10:inst\"" {  } { { "Digital_clock.bdf" "inst" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 64 584 712 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:inst12 " "Info: Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:inst12\"" {  } { { "Digital_clock.bdf" "inst12" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 64 408 536 160 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count freq_divider.v(11) " "Warning (10235): Verilog HDL Always Construct warning at freq_divider.v(11): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_freq_div freq_divider.v(12) " "Warning (10235): Verilog HDL Always Construct warning at freq_divider.v(12): variable \"clk_freq_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count freq_divider.v(15) " "Warning (10235): Verilog HDL Always Construct warning at freq_divider.v(15): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_freq_div freq_divider.v(10) " "Warning (10240): Verilog HDL Always Construct warning at freq_divider.v(10): inferring latch(es) for variable \"clk_freq_div\", which holds its previous value in one or more paths through the always construct" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_freq_div freq_divider.v(15) " "Info (10041): Inferred latch for \"clk_freq_div\" at freq_divider.v(15)" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_shaking anti_shaking:inst4 " "Info: Elaborating entity \"anti_shaking\" for hierarchy \"anti_shaking:inst4\"" {  } { { "Digital_clock.bdf" "inst4" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 144 280 400 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT6 CNT6:inst2 " "Info: Elaborating entity \"CNT6\" for hierarchy \"CNT6:inst2\"" {  } { { "Digital_clock.bdf" "inst2" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 208 584 712 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4 CNT4:inst3 " "Info: Elaborating entity \"CNT4\" for hierarchy \"CNT4:inst3\"" {  } { { "Digital_clock.bdf" "inst3" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 320 584 744 480 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT2 CNT2:inst9 " "Info: Elaborating entity \"CNT2\" for hierarchy \"CNT2:inst9\"" {  } { { "Digital_clock.bdf" "inst9" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 520 584 704 616 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.map.smsg " "Info: Generated suppressed messages file Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Info: Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "642 " "Info: Implemented 642 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 16:30:11 2017 " "Info: Processing ended: Thu May 04 16:30:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
