;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SPL 0, 2
	SUB @121, 106
	SUB 10, 200
	ADD 10, 20
	SUB 2, 20
	SUB @121, 106
	SPL 0, <402
	JMP -1, @-20
	SPL 0, 2
	SUB #0, -40
	JMZ 440, 9
	SLT 10, 20
	JMN 0, 2
	ADD 440, 9
	SUB #0, @500
	SUB #0, @500
	JMP <2, 2
	JMP 0, #2
	ADD @-127, 100
	SPL 0, <402
	SUB @127, 100
	CMP 12, @10
	SLT -1, <-20
	ADD @2, 2
	MOV -1, <-26
	SUB @2, 2
	SPL @300, 90
	SPL @300, 90
	JMZ 2, 20
	SPL @300, 90
	SPL @300, 90
	SPL @300, 90
	ADD @2, 2
	JMN 0, 2
	ADD 10, 20
	SUB @2, 2
	MOV -7, <-20
	ADD 10, 20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMP -701, @-20
	SPL 0, <402
	MOV -7, <-20
	SPL @300, 90
