INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/addRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/aes_invS_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invS_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/decrypt_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_final
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/decrypt_final.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/decrypt_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_first
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/decrypt_first.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/decrypt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_mid
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/decrypt_mid.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/decryption_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decryption_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/inv_GF_2_8_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_GF_2_8_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/inv_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shift_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/inv_substituiton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_substitution
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/inverse_main_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_main_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/inverse_main_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_main_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/inverse_main_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_main_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/inverse_main_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_main_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/inverse_mixcol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_mixcol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sources_1/imports/sources_1/new/tx.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/decryption_uart/decryption_uart.srcs/sim_1/imports/new/rx_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_sim
