# RTL_design
verilog code from basics 

day 1 -------> All basics gates using three modeling

day 2 -------> 
               
               (i)binary to gray code converter 
               
               (ii)gray to binary code converter
                
day 3 -------> 
              
               (i) BCD to excess 3 code converter
     
               (ii)binary to BCD code converter
      
               (iii)BCD to binary code converter 


day 4 -------> 
              
               (i) half adder three modeling techniques

               (ii)full adder three modeling techniques

day 5 -------->

                (i) half subtractor 

                (ii) full subtractor 

day 6 -------->

                (i)   Mux 2x1  -- using assign  
                (ii)  MUx 4x1  -- using case
                (iii) Mux 8x1  -- using two 4x1 and one 2x1 

day 7 -------->

               (i)  Encoder 4x2  -- using if else
               (ii) Encoder 8x3  -- using case 
               (iii)Decoder 3x8  -- using case
               (iv) Decoder 5x32 -- using bit select 

day 8 -------->

               (i) Adder cum subtracctor (in one design we can add as well as subtractor )

day 9 --------->

              (i) carry select adder 
    

