
---------- Begin Simulation Statistics ----------
final_tick                                23179025000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    247                       # Simulator instruction rate (inst/s)
host_mem_usage                                8574524                       # Number of bytes of host memory used
host_op_rate                                      253                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30602.06                       # Real time elapsed on the host
host_tick_rate                                 633645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7548821                       # Number of instructions simulated
sim_ops                                       7743843                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019391                       # Number of seconds simulated
sim_ticks                                 19390842500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.284039                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  303426                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               311897                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                444                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3627                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            310725                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2662                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1029                       # Number of indirect misses.
system.cpu.branchPred.lookups                  331153                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7131                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          669                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1942789                       # Number of instructions committed
system.cpu.committedOps                       1972130                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.389005                       # CPI: cycles per instruction
system.cpu.discardedOps                          9896                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             993271                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78277                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           598038                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2061648                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295072                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      416                       # number of quiesce instructions executed
system.cpu.numCycles                          6584121                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       416                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1284958     65.16%     65.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1008      0.05%     65.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::MemRead                  76981      3.90%     69.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite                609183     30.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1972130                       # Class of committed instruction
system.cpu.quiesceCycles                     24441227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4522473                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        557775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              185336                       # Transaction distribution
system.membus.trans_dist::ReadResp             185896                       # Transaction distribution
system.membus.trans_dist::WriteReq              97574                       # Transaction distribution
system.membus.trans_dist::WriteResp             97574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          245                       # Transaction distribution
system.membus.trans_dist::WriteClean               33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              226                       # Transaction distribution
system.membus.trans_dist::ReadExReq               113                       # Transaction distribution
system.membus.trans_dist::ReadExResp              113                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           246                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       278314                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        278314                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       557674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       566920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       556628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       556628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1124299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        54664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17811612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17811612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17886372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            840363                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007557                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  840315     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              840363                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1404775505                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9332125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              705828                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1786875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7090570                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1123265915                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1595500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       228864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       228864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       415402                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       415402                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        73824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1097728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1130496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1288532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1180820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17563648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18087936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     20508788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2120651875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1754420791                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1103530000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3379740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5069610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3379740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11829089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6759479                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5069610                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11829089                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3379740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11829089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8449349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23658178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5069610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11829089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16898698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5069610                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1743091                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6812700                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5069610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16898698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1743091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23711399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       184874                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       184874                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        93440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        93440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       532480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       556628                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17811612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       341423                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       341423    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       341423                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    780353560                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1017791000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1944573166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16898698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27037918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1988509782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43936616                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43997057                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87933673                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1988509782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60895755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27037918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2076443455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22085632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11993088                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20840448                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4173824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       374784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2586624                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3379740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27037918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    821276744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    287277874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1138972275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    456264858                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    618492363                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1074757221                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3379740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27037918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1277541602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    905770237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2213729496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       210704                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       227088                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        52676                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        53188                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10866160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       844935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     11711095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4224675                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3379740                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7604414                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     15090835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4224675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     19315509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13099792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3379740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16479532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3379740                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6759479                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10139219                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16479532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6759479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3379740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26618751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          315                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          337                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1039666                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72612                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1112278                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1039666                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1039666                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1039666                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72612                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1112278                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11468800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11853020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5997952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       179200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              185211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93718                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3379740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13579400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    591454446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1743091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1112278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             611268953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         917547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16898698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       844935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    287277874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3379740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            309318793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         917547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3379740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30478098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       844935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    878732319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3379740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1743091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1112278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            920587747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    266072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449098000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              337870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99535                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      185211                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93718                       # Number of write requests accepted
system.mem_ctrls.readBursts                    185211                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5850                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5992791015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  925200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10850091015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32386.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58636.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       149                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   172548                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                185209                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  162616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    332                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.448428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.591125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.848949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          447      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          443      2.33%      4.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          254      1.34%      6.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          380      2.00%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          308      1.62%      9.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          366      1.93%     11.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          228      1.20%     12.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          310      1.63%     14.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16257     85.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     746.177419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1379.289722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           156     62.90%     62.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      1.21%     64.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.40%     64.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.40%     64.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           35     14.11%     79.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      1.61%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           38     15.32%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.40%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.81%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.40%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            2      0.81%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            3      1.21%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     377.931452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    108.914770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    461.259584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            122     49.19%     49.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.63%     52.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      4.84%     57.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.42%     60.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.81%     60.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     61.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.02%     63.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.21%     64.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.21%     65.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     66.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.81%     66.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.40%     67.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.40%     67.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      3.63%     71.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           71     28.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11842560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5998528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11853020                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5997952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       610.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       309.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    611.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19390586250                       # Total gap between requests
system.mem_ctrls.avgGap                      69518.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11458048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3379739.688979475293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13579399.657338250428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 590899957.028684973717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1743090.843010044424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1102376.031366352458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1003360.220165781793                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16898698.444897376001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 844934.922244868823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 287221764.603575110435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3379739.688979475293                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       179200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          278                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59542280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    240739470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10490257775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43477435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16074055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28266094850                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4519008250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma    638007665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 364008612815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    933017625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58146.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58431.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58539.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82032.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47697.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101676600.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    882618.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   2492217.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4182084.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    911150.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14964674070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1048950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3380222930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 832                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     36720989.783654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    199382197.864670                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          416    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       185375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7903093250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15275931750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1032043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1032043                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1032043                       # number of overall hits
system.cpu.icache.overall_hits::total         1032043                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          315                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            315                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          315                       # number of overall misses
system.cpu.icache.overall_misses::total           315                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13679375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13679375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13679375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13679375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1032358                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1032358                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1032358                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1032358                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000305                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000305                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000305                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000305                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43426.587302                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43426.587302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43426.587302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43426.587302                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13186125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13186125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13186125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13186125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000305                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000305                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000305                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000305                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                    122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1032043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1032043                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          315                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           315                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13679375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13679375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1032358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1032358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43426.587302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43426.587302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13186125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13186125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.714286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.869650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              675231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5534.680328                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.869650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.779042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.779042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2065030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2065030                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124694                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124694                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124694                       # number of overall hits
system.cpu.dcache.overall_hits::total          124694                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          480                       # number of overall misses
system.cpu.dcache.overall_misses::total           480                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38006500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38006500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38006500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38006500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003835                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003835                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003835                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003835                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79180.208333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79180.208333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79180.208333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79180.208333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.dcache.writebacks::total               245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4596                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4596                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27940625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27940625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27940625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27940625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10018125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10018125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002868                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77829.038997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77829.038997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77829.038997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77829.038997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.748695                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.748695                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    349                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20978750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20978750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        77241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        77241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76009.963768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76009.963768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          462                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          462                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18663250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18663250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10018125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10018125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75866.869919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75866.869919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21684.253247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21684.253247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17027750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17027750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83469.362745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83469.362745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9277375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9277375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82100.663717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82100.663717                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       278314                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       278314                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2901238000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2901238000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10424.333666                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10424.333666                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61420                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61420                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       216894                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       216894                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2809340195                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2809340195                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12952.595254                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12952.595254                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.784798                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.507853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.784798                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2727567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2727567                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23179025000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23179203125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    247                       # Simulator instruction rate (inst/s)
host_mem_usage                                8574524                       # Number of bytes of host memory used
host_op_rate                                      253                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30602.21                       # Real time elapsed on the host
host_tick_rate                                 633648                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7548830                       # Number of instructions simulated
sim_ops                                       7743858                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019391                       # Number of seconds simulated
sim_ticks                                 19391020625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.283727                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  303426                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               311898                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                445                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3629                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            310725                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2662                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1029                       # Number of indirect misses.
system.cpu.branchPred.lookups                  331159                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7136                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          669                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1942798                       # Number of instructions committed
system.cpu.committedOps                       1972145                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.389136                       # CPI: cycles per instruction
system.cpu.discardedOps                          9900                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             993285                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78281                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           598042                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2061872                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295060                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      416                       # number of quiesce instructions executed
system.cpu.numCycles                          6584406                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       416                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1284966     65.16%     65.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1008      0.05%     65.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.21% # Class of committed instruction
system.cpu.op_class_0::MemRead                  76987      3.90%     69.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite                609183     30.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1972145                       # Class of committed instruction
system.cpu.quiesceCycles                     24441227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4522534                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        557782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              185336                       # Transaction distribution
system.membus.trans_dist::ReadResp             185900                       # Transaction distribution
system.membus.trans_dist::WriteReq              97574                       # Transaction distribution
system.membus.trans_dist::WriteResp             97574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          245                       # Transaction distribution
system.membus.trans_dist::WriteClean               33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              230                       # Transaction distribution
system.membus.trans_dist::ReadExReq               113                       # Transaction distribution
system.membus.trans_dist::ReadExResp              113                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           248                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       278314                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        278314                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       557680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       566926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       556628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       556628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1124310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        54792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17811612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17811612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17886628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            840366                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007557                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  840318     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              840366                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1404781005                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9332125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              709828                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1786875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7101320                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1123265915                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1605500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       228864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       228864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       415402                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       415402                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        73824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1097728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1130496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1288532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1180820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17563648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18087936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     20508788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2120651875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1754420791                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1103530000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3379709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5069563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3379709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11828980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6759417                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5069563                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11828980                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3379709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11828980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8449272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23657960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5069563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11828980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16898543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5069563                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1743075                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6812638                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5069563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16898543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1743075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23711181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       184874                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       184874                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        93440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        93440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       532480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       556628                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17039360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17811612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       341423                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       341423    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       341423                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    780353560                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1017791000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1944555304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16898543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27037669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1988491516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43936212                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43996653                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87932865                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1988491516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60895196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27037669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2076424381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22085632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11993088                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20840448                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4173824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       374784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2586624                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3379709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27037669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    821269200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    287275235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1138961813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    456260667                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    618486682                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1074747348                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3379709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27037669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1277529867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    905761916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2213709161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       210704                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       227088                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        52676                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        53188                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10866060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       844927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     11710987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4224636                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3379709                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7604344                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     15090696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4224636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     19315332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13099671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3379709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16479380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3379709                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6759417                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10139126                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16479380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6759417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3379709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26618506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          316                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          338                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1042957                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72611                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1115568                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1042957                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1042957                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1042957                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72611                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1115568                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11468800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11853148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5997952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       179200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              185213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93718                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3379709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13579275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    591449012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1743075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1118868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             611269939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         917538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16898543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       844927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    287275235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3379709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            309315952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         917538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3379709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30477818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       844927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    878724247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3379709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1743075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1118868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            920585891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    266072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449098000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              337874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99535                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      185213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93718                       # Number of write requests accepted
system.mem_ctrls.readBursts                    185213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5850                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5992799765                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  925210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10850152265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32386.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58636.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       149                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   172550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                185211                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  162616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    332                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.448428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.591125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.848949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          447      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          443      2.33%      4.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          254      1.34%      6.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          380      2.00%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          308      1.62%      9.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          366      1.93%     11.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          228      1.20%     12.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          310      1.63%     14.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16257     85.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     746.177419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1379.289722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           156     62.90%     62.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      1.21%     64.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.40%     64.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.40%     64.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           35     14.11%     79.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      1.61%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           38     15.32%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.40%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.81%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.40%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            2      0.81%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            3      1.21%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     377.931452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    108.914770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    461.259584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            122     49.19%     49.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.63%     52.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      4.84%     57.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.42%     60.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.81%     60.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     61.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.02%     63.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.21%     64.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.21%     65.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     66.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.81%     66.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.40%     67.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.40%     67.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      3.63%     71.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           71     28.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11842688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5998528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11853148                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5997952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       610.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       309.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    611.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19390969375                       # Total gap between requests
system.mem_ctrls.avgGap                      69518.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11458048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3379708.642850251868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13579274.917614089325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 590894529.049576520920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1743074.831059852848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1108966.898435238982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1003351.003346168553                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16898543.214251261204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 844927.160712562967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 287219126.198005378246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3379708.642850251868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       179200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          278                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59542280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    240739470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10490257775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43477435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16135305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28266094850                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4519008250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma    638007665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 364008612815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    933017625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58146.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58431.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58539.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82032.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47596.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101676600.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    882618.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   2492217.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4182084.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    911150.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14964674070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1048950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3380401055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 832                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     36720989.783654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    199382197.864670                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          416    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       185375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7903271375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15275931750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1032057                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1032057                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1032057                       # number of overall hits
system.cpu.icache.overall_hits::total         1032057                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            316                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          316                       # number of overall misses
system.cpu.icache.overall_misses::total           316                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13765625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13765625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13765625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13765625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1032373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1032373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1032373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1032373                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000306                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000306                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000306                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000306                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43562.104430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43562.104430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43562.104430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43562.104430                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          316                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          316                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          316                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          316                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13269125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13269125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13269125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13269125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41990.901899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41990.901899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41990.901899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41990.901899                       # average overall mshr miss latency
system.cpu.icache.replacements                    124                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1032057                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1032057                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           316                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13765625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13765625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1032373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1032373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43562.104430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43562.104430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13269125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13269125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41990.901899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41990.901899                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.869688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2775895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5267.352941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.869688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.779042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.779042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2065062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2065062                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124700                       # number of overall hits
system.cpu.dcache.overall_hits::total          124700                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          482                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            482                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          482                       # number of overall misses
system.cpu.dcache.overall_misses::total           482                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38134625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38134625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38134625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38134625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125182                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125182                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125182                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125182                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003850                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003850                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003850                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79117.479253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79117.479253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79117.479253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79117.479253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.dcache.writebacks::total               245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4596                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4596                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28066000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28066000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10018125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10018125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77745.152355                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77745.152355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77745.152355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77745.152355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.748695                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.748695                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    351                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21106875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21106875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        77249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        77249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75924.010791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75924.010791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          462                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          462                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18788625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18788625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10018125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10018125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75760.584677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75760.584677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21684.253247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21684.253247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17027750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17027750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83469.362745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83469.362745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9277375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9277375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82100.663717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82100.663717                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       278314                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       278314                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2901238000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2901238000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10424.333666                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10424.333666                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61420                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61420                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       216894                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       216894                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2809340195                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2809340195                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12952.595254                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12952.595254                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.784754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              128772                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.505155                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.784754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2727601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2727601                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23179203125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
