

================================================================
== Vivado HLS Report for 'Interface2'
================================================================
* Date:           Mon Apr 22 17:42:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Interface2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.748|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    5|    3|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     92|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|      57|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      57|    202|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |or_cond_fu_164_p2         |    and   |      0|  0|   2|           1|           1|
    |grp_fu_97_p2              |   icmp   |      0|  0|  13|          10|           6|
    |tmp_1_fu_107_p2           |   icmp   |      0|  0|  13|          10|           9|
    |tmp_2_fu_131_p2           |   icmp   |      0|  0|  13|          10|           9|
    |tmp_6_fu_154_p2           |   icmp   |      0|  0|  13|          10|          10|
    |tmp_7_fu_159_p2           |   icmp   |      0|  0|  13|          10|          10|
    |tmp_8_fu_170_p2           |   icmp   |      0|  0|  13|          10|          10|
    |brmerge247_i_fu_125_p2    |    or    |      0|  0|   2|           1|           1|
    |brmerge250_i_fu_141_p2    |    or    |      0|  0|   2|           1|           1|
    |brmerge252_i_fu_147_p2    |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_fu_113_p2       |    or    |      0|  0|   2|           1|           1|
    |right_not249_i_fu_136_p2  |    xor   |      0|  0|   2|           1|           2|
    |right_not_i_fu_119_p2     |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  92|          67|          63|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |XY_Blue_V        |  15|          3|    8|         24|
    |XY_Blue_V_preg   |   9|          2|    8|         16|
    |XY_Green_V       |  15|          3|    8|         24|
    |XY_Green_V_preg  |   9|          2|    8|         16|
    |XY_Red_V         |  15|          3|    8|         24|
    |XY_Red_V_preg    |   9|          2|    8|         16|
    |ap_NS_fsm        |  38|          7|    1|          7|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 110|         22|   49|        127|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |XY_Blue_V_preg        |  8|   0|    8|          0|
    |XY_Green_V_preg       |  8|   0|    8|          0|
    |XY_Red_V_preg         |  8|   0|    8|          0|
    |ap_CS_fsm             |  6|   0|    6|          0|
    |brmerge247_i_reg_205  |  1|   0|    1|          0|
    |brmerge250_i_reg_218  |  1|   0|    1|          0|
    |brmerge252_i_reg_222  |  1|   0|    1|          0|
    |or_cond_reg_235       |  1|   0|    1|          0|
    |p_not248_i_reg_213    |  1|   0|    1|          0|
    |tmp_1_reg_198         |  1|   0|    1|          0|
    |tmp_2_reg_209         |  1|   0|    1|          0|
    |tmp_3_reg_226         |  1|   0|    1|          0|
    |tmp_5_cast_reg_230    |  9|   0|   10|          1|
    |tmp_8_reg_239         |  1|   0|    1|          0|
    |tmp_reg_193           |  9|   0|    9|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 57|   0|   58|          1|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   Interface2  | return value |
|x_V            |  in |   10|   ap_none  |      x_V      |    scalar    |
|y_V            |  in |   10|   ap_none  |      y_V      |    scalar    |
|XY_Red_V       | out |    8|   ap_none  |    XY_Red_V   |    pointer   |
|XY_Green_V     | out |    8|   ap_none  |   XY_Green_V  |    pointer   |
|XY_Blue_V      | out |    8|   ap_none  |   XY_Blue_V   |    pointer   |
|center_line_V  |  in |   10|   ap_none  | center_line_V |    scalar    |
|right_r        |  in |    1|   ap_none  |    right_r    |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp_2)
	3  / (tmp_2)
3 --> 
	4  / true
4 --> 
	6  / (!tmp_3)
	5  / (tmp_3)
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %x_V), !map !108"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %y_V), !map !114"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Red_V), !map !118"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Green_V), !map !122"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Blue_V), !map !126"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %center_line_V), !map !130"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_r), !map !134"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Interface2_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %right_r)" [Interface2/Interface2.cpp:62]   --->   Operation 15 'read' 'right_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%center_line_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %center_line_V)" [Interface2/Interface2.cpp:62]   --->   Operation 16 'read' 'center_line_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %y_V)" [Interface2/Interface2.cpp:62]   --->   Operation 17 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %x_V)" [Interface2/Interface2.cpp:62]   --->   Operation 18 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %x_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:65]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %y_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:66]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Red_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:68]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Green_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:69]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Blue_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:70]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %center_line_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:71]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %center_line_V_read to i9" [Interface2/Interface2.cpp:72]   --->   Operation 25 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%tmp_1 = icmp ult i10 %x_V_read, 320" [Interface2/Interface2.cpp:20->Interface2/Interface2.cpp:72]   --->   Operation 26 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %._crit_edge255.i" [Interface2/Interface2.cpp:20->Interface2/Interface2.cpp:72]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%p_not_i = icmp ugt i10 %y_V_read, 39" [Interface2/Interface2.cpp:20->Interface2/Interface2.cpp:72]   --->   Operation 28 'icmp' 'p_not_i' <Predicate = (tmp_1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%brmerge_i = or i1 %p_not_i, %right_read" [Interface2/Interface2.cpp:20->Interface2/Interface2.cpp:72]   --->   Operation 29 'or' 'brmerge_i' <Predicate = (tmp_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %brmerge_i, label %._crit_edge.i, label %2" [Interface2/Interface2.cpp:20->Interface2/Interface2.cpp:72]   --->   Operation 30 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 -1)" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:72]   --->   Operation 31 'write' <Predicate = (tmp_1 & !brmerge_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 -1)" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:72]   --->   Operation 32 'write' <Predicate = (tmp_1 & !brmerge_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 -1)" [Interface2/Interface2.cpp:23->Interface2/Interface2.cpp:72]   --->   Operation 33 'write' <Predicate = (tmp_1 & !brmerge_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [Interface2/Interface2.cpp:24->Interface2/Interface2.cpp:72]   --->   Operation 34 'br' <Predicate = (tmp_1 & !brmerge_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node brmerge247_i)   --->   "%right_not_i = xor i1 %right_read, true" [Interface2/Interface2.cpp:26->Interface2/Interface2.cpp:72]   --->   Operation 35 'xor' 'right_not_i' <Predicate = (tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge247_i = or i1 %p_not_i, %right_not_i" [Interface2/Interface2.cpp:26->Interface2/Interface2.cpp:72]   --->   Operation 36 'or' 'brmerge247_i' <Predicate = (tmp_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %brmerge247_i, label %._crit_edge255.i, label %3" [Interface2/Interface2.cpp:26->Interface2/Interface2.cpp:72]   --->   Operation 37 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 0)" [Interface2/Interface2.cpp:27->Interface2/Interface2.cpp:72]   --->   Operation 38 'write' <Predicate = (tmp_1 & !brmerge247_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 0)" [Interface2/Interface2.cpp:28->Interface2/Interface2.cpp:72]   --->   Operation 39 'write' <Predicate = (tmp_1 & !brmerge247_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 0)" [Interface2/Interface2.cpp:29->Interface2/Interface2.cpp:72]   --->   Operation 40 'write' <Predicate = (tmp_1 & !brmerge247_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge255.i" [Interface2/Interface2.cpp:30->Interface2/Interface2.cpp:72]   --->   Operation 41 'br' <Predicate = (tmp_1 & !brmerge247_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.77ns)   --->   "%tmp_2 = icmp ugt i10 %x_V_read, 320" [Interface2/Interface2.cpp:33->Interface2/Interface2.cpp:72]   --->   Operation 42 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %._crit_edge259.i" [Interface2/Interface2.cpp:33->Interface2/Interface2.cpp:72]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%p_not248_i = icmp ugt i10 %y_V_read, 39" [Interface2/Interface2.cpp:33->Interface2/Interface2.cpp:72]   --->   Operation 44 'icmp' 'p_not248_i' <Predicate = (tmp_2)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node brmerge250_i)   --->   "%right_not249_i = xor i1 %right_read, true" [Interface2/Interface2.cpp:33->Interface2/Interface2.cpp:72]   --->   Operation 45 'xor' 'right_not249_i' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge250_i = or i1 %p_not248_i, %right_not249_i" [Interface2/Interface2.cpp:33->Interface2/Interface2.cpp:72]   --->   Operation 46 'or' 'brmerge250_i' <Predicate = (tmp_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %brmerge250_i, label %._crit_edge256.i, label %5" [Interface2/Interface2.cpp:33->Interface2/Interface2.cpp:72]   --->   Operation 47 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 -1)" [Interface2/Interface2.cpp:34->Interface2/Interface2.cpp:72]   --->   Operation 48 'write' <Predicate = (!brmerge250_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 -1)" [Interface2/Interface2.cpp:35->Interface2/Interface2.cpp:72]   --->   Operation 49 'write' <Predicate = (!brmerge250_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 -1)" [Interface2/Interface2.cpp:36->Interface2/Interface2.cpp:72]   --->   Operation 50 'write' <Predicate = (!brmerge250_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge256.i" [Interface2/Interface2.cpp:37->Interface2/Interface2.cpp:72]   --->   Operation 51 'br' <Predicate = (!brmerge250_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.97ns)   --->   "%brmerge252_i = or i1 %p_not248_i, %right_read" [Interface2/Interface2.cpp:38->Interface2/Interface2.cpp:72]   --->   Operation 52 'or' 'brmerge252_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %brmerge252_i, label %._crit_edge259.i, label %6" [Interface2/Interface2.cpp:38->Interface2/Interface2.cpp:72]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.74>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 0)" [Interface2/Interface2.cpp:39->Interface2/Interface2.cpp:72]   --->   Operation 54 'write' <Predicate = (tmp_2 & !brmerge252_i)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 0)" [Interface2/Interface2.cpp:40->Interface2/Interface2.cpp:72]   --->   Operation 55 'write' <Predicate = (tmp_2 & !brmerge252_i)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 0)" [Interface2/Interface2.cpp:41->Interface2/Interface2.cpp:72]   --->   Operation 56 'write' <Predicate = (tmp_2 & !brmerge252_i)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge259.i" [Interface2/Interface2.cpp:42->Interface2/Interface2.cpp:72]   --->   Operation 57 'br' <Predicate = (tmp_2 & !brmerge252_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ugt i10 %y_V_read, 39" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:72]   --->   Operation 58 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %7, label %retBit.exit" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:72]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i9 %tmp to i10" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:72]   --->   Operation 60 'zext' 'tmp_5_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.77ns)   --->   "%tmp_6 = icmp ult i10 %tmp_5_cast, %x_V_read" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:72]   --->   Operation 61 'icmp' 'tmp_6' <Predicate = (tmp_3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.77ns)   --->   "%tmp_7 = icmp ult i10 %x_V_read, -384" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:72]   --->   Operation 62 'icmp' 'tmp_7' <Predicate = (tmp_3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_6, %tmp_7" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:72]   --->   Operation 63 'and' 'or_cond' <Predicate = (tmp_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %8, label %._crit_edge260.i" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:72]   --->   Operation 64 'br' <Predicate = (tmp_3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 -1)" [Interface2/Interface2.cpp:48->Interface2/Interface2.cpp:72]   --->   Operation 65 'write' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 0)" [Interface2/Interface2.cpp:49->Interface2/Interface2.cpp:72]   --->   Operation 66 'write' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 0)" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:72]   --->   Operation 67 'write' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge260.i" [Interface2/Interface2.cpp:52->Interface2/Interface2.cpp:72]   --->   Operation 68 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.77ns)   --->   "%tmp_8 = icmp ugt i10 %tmp_5_cast, %x_V_read" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:72]   --->   Operation 69 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %9, label %retBit.exit" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:72]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 0)" [Interface2/Interface2.cpp:54->Interface2/Interface2.cpp:72]   --->   Operation 71 'write' <Predicate = (tmp_3 & tmp_8)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 0)" [Interface2/Interface2.cpp:55->Interface2/Interface2.cpp:72]   --->   Operation 72 'write' <Predicate = (tmp_3 & tmp_8)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 -1)" [Interface2/Interface2.cpp:56->Interface2/Interface2.cpp:72]   --->   Operation 73 'write' <Predicate = (tmp_3 & tmp_8)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %retBit.exit" [Interface2/Interface2.cpp:58->Interface2/Interface2.cpp:72]   --->   Operation 74 'br' <Predicate = (tmp_3 & tmp_8)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [Interface2/Interface2.cpp:75]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Red_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Green_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Blue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ center_line_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7         (specbitsmap  ) [ 0000000]
StgValue_8         (specbitsmap  ) [ 0000000]
StgValue_9         (specbitsmap  ) [ 0000000]
StgValue_10        (specbitsmap  ) [ 0000000]
StgValue_11        (specbitsmap  ) [ 0000000]
StgValue_12        (specbitsmap  ) [ 0000000]
StgValue_13        (specbitsmap  ) [ 0000000]
StgValue_14        (spectopmodule) [ 0000000]
right_read         (read         ) [ 0011000]
center_line_V_read (read         ) [ 0000000]
y_V_read           (read         ) [ 0011100]
x_V_read           (read         ) [ 0011110]
StgValue_19        (specinterface) [ 0000000]
StgValue_20        (specinterface) [ 0000000]
StgValue_21        (specinterface) [ 0000000]
StgValue_22        (specinterface) [ 0000000]
StgValue_23        (specinterface) [ 0000000]
StgValue_24        (specinterface) [ 0000000]
tmp                (trunc        ) [ 0011100]
tmp_1              (icmp         ) [ 0110000]
StgValue_27        (br           ) [ 0000000]
p_not_i            (icmp         ) [ 0000000]
brmerge_i          (or           ) [ 0100000]
StgValue_30        (br           ) [ 0000000]
StgValue_31        (write        ) [ 0000000]
StgValue_32        (write        ) [ 0000000]
StgValue_33        (write        ) [ 0000000]
StgValue_34        (br           ) [ 0000000]
right_not_i        (xor          ) [ 0000000]
brmerge247_i       (or           ) [ 0010000]
StgValue_37        (br           ) [ 0000000]
StgValue_38        (write        ) [ 0000000]
StgValue_39        (write        ) [ 0000000]
StgValue_40        (write        ) [ 0000000]
StgValue_41        (br           ) [ 0000000]
tmp_2              (icmp         ) [ 0011100]
StgValue_43        (br           ) [ 0000000]
p_not248_i         (icmp         ) [ 0001000]
right_not249_i     (xor          ) [ 0000000]
brmerge250_i       (or           ) [ 0001000]
StgValue_47        (br           ) [ 0000000]
StgValue_48        (write        ) [ 0000000]
StgValue_49        (write        ) [ 0000000]
StgValue_50        (write        ) [ 0000000]
StgValue_51        (br           ) [ 0000000]
brmerge252_i       (or           ) [ 0000100]
StgValue_53        (br           ) [ 0000000]
StgValue_54        (write        ) [ 0000000]
StgValue_55        (write        ) [ 0000000]
StgValue_56        (write        ) [ 0000000]
StgValue_57        (br           ) [ 0000000]
tmp_3              (icmp         ) [ 0000111]
StgValue_59        (br           ) [ 0000000]
tmp_5_cast         (zext         ) [ 0000010]
tmp_6              (icmp         ) [ 0000000]
tmp_7              (icmp         ) [ 0000000]
or_cond            (and          ) [ 0000010]
StgValue_64        (br           ) [ 0000000]
StgValue_65        (write        ) [ 0000000]
StgValue_66        (write        ) [ 0000000]
StgValue_67        (write        ) [ 0000000]
StgValue_68        (br           ) [ 0000000]
tmp_8              (icmp         ) [ 0000001]
StgValue_70        (br           ) [ 0000000]
StgValue_71        (write        ) [ 0000000]
StgValue_72        (write        ) [ 0000000]
StgValue_73        (write        ) [ 0000000]
StgValue_74        (br           ) [ 0000000]
StgValue_75        (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="XY_Red_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Red_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="XY_Green_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Green_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="XY_Blue_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Blue_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="center_line_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_line_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="right_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Interface2_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="right_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="center_line_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="10" slack="0"/>
<pin id="55" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="center_line_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="y_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/1 StgValue_38/2 StgValue_48/3 StgValue_54/4 StgValue_65/5 StgValue_71/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 StgValue_39/2 StgValue_49/3 StgValue_55/4 StgValue_66/5 StgValue_72/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/1 StgValue_40/2 StgValue_50/3 StgValue_56/4 StgValue_67/5 StgValue_73/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i/1 p_not248_i/2 tmp_3/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="brmerge_i_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="right_not_i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="right_not_i/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="brmerge247_i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge247_i/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="1"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="right_not249_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="right_not249_i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="brmerge250_i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge250_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="brmerge252_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="1" slack="2"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge252_i/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_5_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="3"/>
<pin id="153" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="3"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_7_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="3"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="or_cond_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_8_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="1"/>
<pin id="172" dir="0" index="1" bw="10" slack="4"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="right_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="right_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="y_V_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="1"/>
<pin id="182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="x_V_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="tmp_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="3"/>
<pin id="195" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="brmerge247_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge247_i "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="2"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_not248_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_not248_i "/>
</bind>
</comp>

<comp id="218" class="1005" name="brmerge250_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge250_i "/>
</bind>
</comp>

<comp id="222" class="1005" name="brmerge252_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge252_i "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_3_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_5_cast_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="235" class="1005" name="or_cond_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_8_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="101"><net_src comp="58" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="52" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="97" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="46" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="46" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="97" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="97" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="154" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="177"><net_src comp="46" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="183"><net_src comp="58" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="188"><net_src comp="64" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="196"><net_src comp="103" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="201"><net_src comp="107" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="125" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="131" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="97" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="221"><net_src comp="141" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="147" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="97" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="151" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="238"><net_src comp="164" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="170" pin="2"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: XY_Red_V | {1 2 3 4 5 6 }
	Port: XY_Green_V | {1 2 3 4 5 6 }
	Port: XY_Blue_V | {1 2 3 4 5 6 }
 - Input state : 
	Port: Interface2 : x_V | {1 }
	Port: Interface2 : y_V | {1 }
	Port: Interface2 : center_line_V | {1 }
	Port: Interface2 : right_r | {1 }
  - Chain level:
	State 1
		StgValue_27 : 1
		brmerge_i : 1
		StgValue_30 : 1
		brmerge247_i : 1
		StgValue_37 : 1
	State 2
		StgValue_43 : 1
	State 3
	State 4
		StgValue_59 : 1
		tmp_6 : 1
		or_cond : 2
		StgValue_64 : 2
	State 5
		StgValue_70 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_97           |    0    |    13   |
|          |          tmp_1_fu_107         |    0    |    13   |
|   icmp   |          tmp_2_fu_131         |    0    |    13   |
|          |          tmp_6_fu_154         |    0    |    13   |
|          |          tmp_7_fu_159         |    0    |    13   |
|          |          tmp_8_fu_170         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |        brmerge_i_fu_113       |    0    |    2    |
|    or    |      brmerge247_i_fu_125      |    0    |    2    |
|          |      brmerge250_i_fu_141      |    0    |    2    |
|          |      brmerge252_i_fu_147      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    xor   |       right_not_i_fu_119      |    0    |    2    |
|          |     right_not249_i_fu_136     |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    and   |         or_cond_fu_164        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |     right_read_read_fu_46     |    0    |    0    |
|   read   | center_line_V_read_read_fu_52 |    0    |    0    |
|          |      y_V_read_read_fu_58      |    0    |    0    |
|          |      x_V_read_read_fu_64      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_70        |    0    |    0    |
|   write  |        grp_write_fu_78        |    0    |    0    |
|          |        grp_write_fu_86        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |           tmp_fu_103          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       tmp_5_cast_fu_151       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    92   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|brmerge247_i_reg_205|    1   |
|brmerge250_i_reg_218|    1   |
|brmerge252_i_reg_222|    1   |
|   or_cond_reg_235  |    1   |
| p_not248_i_reg_213 |    1   |
| right_read_reg_174 |    1   |
|    tmp_1_reg_198   |    1   |
|    tmp_2_reg_209   |    1   |
|    tmp_3_reg_226   |    1   |
| tmp_5_cast_reg_230 |   10   |
|    tmp_8_reg_239   |    1   |
|     tmp_reg_193    |    9   |
|  x_V_read_reg_185  |   10   |
|  y_V_read_reg_180  |   10   |
+--------------------+--------+
|        Total       |   49   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   2  |   1  |    2   |
| grp_write_fu_78 |  p2  |   2  |   1  |    2   |
| grp_write_fu_86 |  p2  |   2  |   1  |    2   |
|    grp_fu_97    |  p0  |   2  |  10  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   26   ||  7.076  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |    9   |
|  Register |    -   |   49   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   49   |   101  |
+-----------+--------+--------+--------+
