AArch64 RW+RW+FW+ctrlisb+ctrlisb+addr
"DpCtrlIsbdW Rfe DpCtrlIsbdW Iffe DpAddrdW Rfe"
Cycle=Rfe DpCtrlIsbdW Rfe DpCtrlIsbdW Iffe DpAddrdW
Relax=Iffe
Safe=Rfe DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Iff Rf
Orig=DpCtrlIsbdW Rfe DpCtrlIsbdW Iffe DpAddrdW Rfe
{
0:X1=x; 0:X2=0x1; 0:X3=y;
1:X1=y; 1:X2=0x14000001; 1:X3=P2:Lself04;
2:X2=0x1; 2:X3=x;
}
 P0           | P1           | P2                  ;
 LDR W0,[X1]  | LDR W0,[X1]  | Lself04:            ;
 CBNZ W0,LC00 | CBNZ W0,LC01 | B L02               ;
 LC00:        | LC01:        | MOV W0,#2           ;
 ISB          | ISB          | B L03               ;
 STR W2,[X3]  | STR W2,[X3]  | L02:                ;
              |              | MOV W0,#1           ;
              |              | L03:                ;
              |              | EOR W1,W0,W0        ;
              |              | STR W2,[X3,W1,SXTW] ;
exists
(0:X0=0x1 /\ 1:X0=0x1 /\ 2:X0=0x2)
