
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 291.555 ; gain = 81.223
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/19079/lab06/lab06.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/19079/lab06/lab06.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 495.113 ; gain = 284.781
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 495.113 ; gain = 284.781
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 666.898 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 666.898 ; gain = 456.566
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 666.898 ; gain = 456.566

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT5       |    16|
|2     |LUT6       |   108|
|3     |MUXF7      |    54|
|4     |MUXF8      |    27|
|5     |RAMB36E1   |    48|
|6     |RAMB36E1_1 |     5|
|7     |RAMB36E1_2 |     5|
|8     |FDRE       |     8|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:53 . Memory (MB): peak = 666.898 ; gain = 456.566
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 666.898 ; gain = 452.926
