

================================================================
== Synthesis Summary Report of 'loop_pipeline'
================================================================
+ General Information: 
    * Date:           Tue Mar 28 15:55:20 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        LoopPipeline
    * Solution:       solution_default (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+-----------+-----+
    |      Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |          |           |     |
    |      & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT    | URAM|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+-----------+-----+
    |+ loop_pipeline   |     -|  1.16|      405|  4.050e+03|         -|      406|     -|        no|     -|  1 (1%)|  68 (~0%)|  169 (~0%)|    -|
    | o LOOP_I_LOOP_J  |     -|  7.30|      403|  4.030e+03|         5|        1|   400|       yes|     -|       -|         -|          -|    -|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 5        |
| A_q0       | 5        |
+------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 20       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| return   | out       | ap_int<20> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| + loop_pipeline                   | 1   |        |            |     |        |         |
|   add_ln24_fu_117_p2              | -   |        | add_ln24   | add | fabric | 0       |
|   add_ln24_1_fu_164_p2            | -   |        | add_ln24_1 | add | fabric | 0       |
|   mac_muladd_5ns_5s_20s_20_4_1_U1 | 1   |        | mul_ln840  | mul | dsp48  | 3       |
|   mac_muladd_5ns_5s_20s_20_4_1_U1 | 1   |        | add_ln840  | add | dsp48  | 3       |
|   add_ln25_fu_145_p2              | -   |        | add_ln25   | add | fabric | 0       |
+-----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

