// Seed: 1880231326
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5
);
  assign id_4 = ~1;
  assign id_4 = id_2;
  logic id_6, id_7;
endmodule
