Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 22:09:44 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323235863.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videooutsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.279      -40.402                      8                14845        0.058        0.000                      0                14845       -0.259       -1.360                       9                  5035  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
clk50                                             {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_clk200                      {0.000 2.500}        5.000           200.000         
  videooutsoc_crg_pll_fb                          {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys                         {0.000 5.000}        10.000          100.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys4x                       {0.000 1.250}        2.500           400.000         
  videooutsoc_crg_pll_sys4x_dqs                   {0.625 1.875}        2.500           400.000         
pix_clk                                           {0.000 5.000}        10.000          100.000         
sys_clk                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                                               7.000        0.000                       0                     1  
  videooutsoc_crg_pll_clk200                            1.398        0.000                      0                   14        0.130        0.000                      0                   14        0.264        0.000                       0                    10  
  videooutsoc_crg_pll_fb                                                                                                                                                                           18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys                                                                                                                                                                           3.000        0.000                       0                     4  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    5.074        0.000                       0                     2  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.259       -1.360                       9                    10  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys4x                                                                                                                                                                         0.908        0.000                       0                   127  
  videooutsoc_crg_pll_sys4x_dqs                                                                                                                                                                     0.908        0.000                       0                     6  
pix_clk                                                 2.382        0.000                      0                 1449        0.065        0.000                      0                 1449        3.870        0.000                       0                   843  
sys_clk                                                 0.226        0.000                      0                13374        0.058        0.000                      0                13374        2.501        0.000                       0                  4028  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pix_clk                                       hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1       -5.279      -40.402                      8                    8        1.659        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_clk200
  To Clock:  videooutsoc_crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.532ns  (logic 0.379ns (71.266%)  route 0.153ns (28.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.379     5.841 r  FDPE_2/Q
                         net (fo=1, routed)           0.153     5.994    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y74          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     5.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301     7.151    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.311     7.462    
                         clock uncertainty           -0.039     7.423    
    SLICE_X0Y74          FDPE (Setup_fdpe_C_D)       -0.032     7.391    FDPE_3
  -------------------------------------------------------------------
                         required time                          7.391    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.484ns (35.755%)  route 0.870ns (64.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.726     6.568    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.673 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.817    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X0Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.484ns (35.755%)  route 0.870ns (64.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.726     6.568    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.673 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.817    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X0Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.484ns (35.755%)  route 0.870ns (64.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.726     6.568    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.673 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.817    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X0Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.484ns (35.755%)  route 0.870ns (64.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.726     6.568    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.673 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.817    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X0Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.590ns (42.477%)  route 0.799ns (57.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.348     5.811 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.799     6.610    videooutsoc_crg_reset_counter[1]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.242     6.852 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.852    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism              0.287    10.438    
                         clock uncertainty           -0.039    10.399    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.030    10.429    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.813%)  route 0.412ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.348     5.810 r  FDPE_3/Q
                         net (fo=5, routed)           0.412     6.222    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.271    10.423    
                         clock uncertainty           -0.039    10.384    
    SLICE_X0Y76          FDSE (Setup_fdse_C_S)       -0.489     9.895    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.813%)  route 0.412ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.348     5.810 r  FDPE_3/Q
                         net (fo=5, routed)           0.412     6.222    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.271    10.423    
                         clock uncertainty           -0.039    10.384    
    SLICE_X0Y76          FDSE (Setup_fdse_C_S)       -0.489     9.895    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.813%)  route 0.412ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.348     5.810 r  FDPE_3/Q
                         net (fo=5, routed)           0.412     6.222    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.271    10.423    
                         clock uncertainty           -0.039    10.384    
    SLICE_X0Y76          FDSE (Setup_fdse_C_S)       -0.489     9.895    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.813%)  route 0.412ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.348     5.810 r  FDPE_3/Q
                         net (fo=5, routed)           0.412     6.222    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.271    10.423    
                         clock uncertainty           -0.039    10.384    
    SLICE_X0Y76          FDSE (Setup_fdse_C_S)       -0.489     9.895    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  3.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.141     1.973 r  FDPE_2/Q
                         net (fo=1, routed)           0.064     2.036    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y74          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.547     1.832    
    SLICE_X0Y74          FDPE (Hold_fdpe_C_D)         0.075     1.907    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.454%)  route 0.148ns (39.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.148     2.108    clk200_rst
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.099     2.207 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.207    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism             -0.513     1.866    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.091     1.957    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.781%)  route 0.193ns (51.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.193     2.167    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.043     2.210 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.210    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X0Y76          FDSE (Hold_fdse_C_D)         0.107     1.940    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.183ns (47.981%)  route 0.198ns (52.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.172    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.042     2.214 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.214    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X0Y76          FDSE (Hold_fdse_C_D)         0.107     1.940    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.051%)  route 0.193ns (50.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.193     2.167    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.045     2.212 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.212    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X0Y76          FDSE (Hold_fdse_C_D)         0.092     1.925    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.387%)  route 0.198ns (51.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 f  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.172    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     2.217 r  videooutsoc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.217    videooutsoc_crg_reset_counter0[0]
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X0Y76          FDSE (Hold_fdse_C_D)         0.091     1.924    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.026%)  route 0.209ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.209     2.168    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.513     1.867    
    SLICE_X0Y76          FDSE (Hold_fdse_C_S)        -0.072     1.795    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.026%)  route 0.209ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.209     2.168    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.513     1.867    
    SLICE_X0Y76          FDSE (Hold_fdse_C_S)        -0.072     1.795    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.026%)  route 0.209ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.209     2.168    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.513     1.867    
    SLICE_X0Y76          FDSE (Hold_fdse_C_S)        -0.072     1.795    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.026%)  route 0.209ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.209     2.168    clk200_rst
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.513     1.867    
    SLICE_X0Y76          FDSE (Hold_fdse_C_S)        -0.072     1.795    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y74      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y74      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_fb
  To Clock:  videooutsoc_crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys
  To Clock:  videooutsoc_crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    BUFG/I
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    BUFG_1/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.667       5.074      BUFGCTRL_X0Y1    BUFG_5/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.360ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.333       -0.259     BUFGCTRL_X0Y4    BUFG_6/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y22     OSERDESE2_65/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y21     OSERDESE2_66/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y16     OSERDESE2_67/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y15     OSERDESE2_68/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y10     OSERDESE2_69/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y9      OSERDESE2_70/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y4      OSERDESE2_71/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y3      OSERDESE2_72/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x
  To Clock:  videooutsoc_crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x_dqs
  To Clock:  videooutsoc_crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y5   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.284ns (18.320%)  route 5.725ns (81.680%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.372     5.386    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.491 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.435     6.926    storage_14_reg_i_26_n_0
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.105     7.031 r  storage_14_reg_i_19/O
                         net (fo=2, routed)           1.336     8.366    litedramport1_rdata_valid
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.287    11.287    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.063    11.224    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.748    storage_14_reg
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.284ns (18.320%)  route 5.725ns (81.680%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.372     5.386    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.491 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.435     6.926    storage_14_reg_i_26_n_0
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.105     7.031 r  storage_14_reg_i_19/O
                         net (fo=2, routed)           1.336     8.366    litedramport1_rdata_valid
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.287    11.287    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.063    11.224    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.748    storage_14_reg
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.494ns (22.064%)  route 5.277ns (77.936%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.487     5.501    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.606 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.236     5.842    storage_11_reg_0_i_79_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.105     5.947 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.354     6.300    storage_11_reg_0_i_1_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     6.405 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.508     6.914    storage_11_reg_0_i_80_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     7.019 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           1.110     8.129    storage_11_reg_0_i_5_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 1.494ns (22.119%)  route 5.260ns (77.881%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.487     5.501    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.606 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.236     5.842    storage_11_reg_0_i_79_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.105     5.947 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.354     6.300    storage_11_reg_0_i_1_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     6.405 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.387     6.792    storage_11_reg_0_i_80_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.105     6.897 r  storage_11_reg_0_i_3/O
                         net (fo=5, routed)           1.214     8.112    rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.284ns (18.281%)  route 5.740ns (81.719%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.372     5.386    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.491 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          0.987     6.477    storage_14_reg_i_26_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I5_O)        0.105     6.582 r  storage_14_reg_i_11/O
                         net (fo=1, routed)           1.799     8.381    litedramport1_rdata_payload_data[7]
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.287    11.287    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.063    11.224    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.214    11.010    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.010    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.494ns (22.272%)  route 5.214ns (77.728%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.277 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.487     5.501    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.606 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.236     5.842    storage_11_reg_0_i_79_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.105     5.947 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.354     6.300    storage_11_reg_0_i_1_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     6.405 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.508     6.914    storage_11_reg_0_i_80_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     7.019 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           1.047     8.065    storage_11_reg_0_i_5_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.277    11.277    pix_clk
    RAMB36_X1Y12         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.007    11.284    
                         clock uncertainty           -0.063    11.221    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.731    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.731    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.494ns (22.275%)  route 5.213ns (77.725%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.487     5.501    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.606 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.236     5.842    storage_11_reg_0_i_79_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.105     5.947 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.354     6.300    storage_11_reg_0_i_1_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     6.405 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.383     6.788    storage_11_reg_0_i_80_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I0_O)        0.105     6.893 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.171     8.064    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.494ns (22.342%)  route 5.193ns (77.658%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.487     5.501    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.606 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.236     5.842    storage_11_reg_0_i_79_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.105     5.947 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.354     6.300    storage_11_reg_0_i_1_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     6.405 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.376     6.781    storage_11_reg_0_i_80_n_0
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.105     6.886 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           1.158     8.044    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 1.284ns (18.523%)  route 5.648ns (81.477%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.372     5.386    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.491 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          0.772     6.263    storage_14_reg_i_26_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.105     6.368 r  storage_14_reg_i_4/O
                         net (fo=1, routed)           1.921     8.289    litedramport1_rdata_payload_data[14]
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.287    11.287    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.063    11.224    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.214    11.010    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.010    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 1.494ns (22.511%)  route 5.143ns (77.489%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.277 - 10.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.357     1.357    pix_clk
    SLICE_X13Y59         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.348     1.705 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.007     2.713    storage_12_reg_0_3_6_11/ADDRA1
    SLICE_X10Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     2.965 r  storage_12_reg_0_3_6_11/RAMA/O
                         net (fo=2, routed)           0.669     3.634    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.264     3.898 r  storage_11_reg_0_i_89/O
                         net (fo=1, routed)           0.456     4.354    storage_11_reg_0_i_89_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  storage_11_reg_0_i_85/O
                         net (fo=1, routed)           0.450     4.909    storage_11_reg_0_i_85_n_0
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.105     5.014 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.487     5.501    storage_11_reg_0_i_82_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.606 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.236     5.842    storage_11_reg_0_i_79_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.105     5.947 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.354     6.300    storage_11_reg_0_i_1_n_0
    SLICE_X14Y63         LUT2 (Prop_lut2_I1_O)        0.105     6.405 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.383     6.788    storage_11_reg_0_i_80_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I0_O)        0.105     6.893 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.101     7.994    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y12         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.277    11.277    pix_clk
    RAMB36_X1Y12         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.007    11.284    
                         clock uncertainty           -0.063    11.221    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.731    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.731    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  2.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMS32                                       r  storage_16_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMS32                                       r  storage_16_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X51Y23         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.887    storage_16_reg_0_3_6_7/ADDRD1
    SLICE_X50Y23         RAMS32                                       r  storage_16_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_16_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMS32                                       r  storage_16_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y23         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.822    storage_16_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_consume_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.485%)  route 0.169ns (54.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.556     0.556    pix_clk
    SLICE_X48Y21         FDRE                                         r  hdmi_out0_core_dmareader_fifo_consume_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  hdmi_out0_core_dmareader_fifo_consume_reg[6]/Q
                         net (fo=4, routed)           0.169     0.866    hdmi_out0_core_dmareader_fifo_consume[6]
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.862     0.862    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.608    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.791    storage_14_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.735%)  route 0.265ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.562     0.562    pix_clk
    SLICE_X13Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.265     0.968    storage_12_reg_0_3_12_15/ADDRD1
    SLICE_X12Y60         RAMD32                                       r  storage_12_reg_0_3_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.831     0.831    storage_12_reg_0_3_12_15/WCLK
    SLICE_X12Y60         RAMD32                                       r  storage_12_reg_0_3_12_15/RAMA/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X12Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.887    storage_12_reg_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y8   storage_14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y13  storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y12  storage_11_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y11  storage_11_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8   storage_14_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12  storage_11_reg_0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y22  OSERDESE2_65/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y21  OSERDESE2_66/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y16  OSERDESE2_67/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y15  OSERDESE2_68/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y22  storage_15_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y22  storage_15_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y22  storage_15_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y53  storage_10_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y54  storage_10_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y54  storage_10_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 videooutsoc_videooutsoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.398ns (4.179%)  route 9.126ns (95.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 11.316 - 10.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.360     1.360    sys_clk
    SLICE_X54Y90         FDRE                                         r  videooutsoc_videooutsoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.398     1.758 r  videooutsoc_videooutsoc_interface_dat_w_reg[4]/Q
                         net (fo=76, routed)          9.126    10.884    videooutsoc_videooutsoc_interface_dat_w_reg_n_0_[4]
    SLICE_X1Y54          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.316    11.316    sys_clk
    SLICE_X1Y54          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[4]/C
                         clock pessimism              0.007    11.323    
                         clock uncertainty           -0.039    11.284    
    SLICE_X1Y54          FDRE (Setup_fdre_C_D)       -0.174    11.110    videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[4]
  -------------------------------------------------------------------
                         required time                         11.110    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 videooutsoc_videooutsoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_controllerinjector_phaseinjector3_command_storage_full_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 0.398ns (4.189%)  route 9.104ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 11.314 - 10.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.360     1.360    sys_clk
    SLICE_X54Y90         FDRE                                         r  videooutsoc_videooutsoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.398     1.758 r  videooutsoc_videooutsoc_interface_dat_w_reg[4]/Q
                         net (fo=76, routed)          9.104    10.862    videooutsoc_videooutsoc_interface_dat_w_reg_n_0_[4]
    SLICE_X5Y59          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector3_command_storage_full_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.314    11.314    sys_clk
    SLICE_X5Y59          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector3_command_storage_full_reg[4]/C
                         clock pessimism              0.007    11.321    
                         clock uncertainty           -0.039    11.282    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)       -0.159    11.123    videooutsoc_controllerinjector_phaseinjector3_command_storage_full_reg[4]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.398ns (4.427%)  route 8.592ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.592    10.431    lm32_cpu/instruction_unit/sys_rst
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.237    11.237    lm32_cpu/instruction_unit/out
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[0]/C
                         clock pessimism              0.000    11.237    
                         clock uncertainty           -0.039    11.198    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.479    10.719    lm32_cpu/instruction_unit/icache_refill_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.398ns (4.427%)  route 8.592ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.592    10.431    lm32_cpu/instruction_unit/sys_rst
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.237    11.237    lm32_cpu/instruction_unit/out
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[10]/C
                         clock pessimism              0.000    11.237    
                         clock uncertainty           -0.039    11.198    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.479    10.719    lm32_cpu/instruction_unit/icache_refill_data_reg[10]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.398ns (4.427%)  route 8.592ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.592    10.431    lm32_cpu/instruction_unit/sys_rst
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.237    11.237    lm32_cpu/instruction_unit/out
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[12]/C
                         clock pessimism              0.000    11.237    
                         clock uncertainty           -0.039    11.198    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.479    10.719    lm32_cpu/instruction_unit/icache_refill_data_reg[12]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.398ns (4.427%)  route 8.592ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.592    10.431    lm32_cpu/instruction_unit/sys_rst
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.237    11.237    lm32_cpu/instruction_unit/out
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[1]/C
                         clock pessimism              0.000    11.237    
                         clock uncertainty           -0.039    11.198    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.479    10.719    lm32_cpu/instruction_unit/icache_refill_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.398ns (4.427%)  route 8.592ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.592    10.431    lm32_cpu/instruction_unit/sys_rst
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.237    11.237    lm32_cpu/instruction_unit/out
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[2]/C
                         clock pessimism              0.000    11.237    
                         clock uncertainty           -0.039    11.198    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.479    10.719    lm32_cpu/instruction_unit/icache_refill_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.398ns (4.427%)  route 8.592ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.592    10.431    lm32_cpu/instruction_unit/sys_rst
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.237    11.237    lm32_cpu/instruction_unit/out
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[8]/C
                         clock pessimism              0.000    11.237    
                         clock uncertainty           -0.039    11.198    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.479    10.719    lm32_cpu/instruction_unit/icache_refill_data_reg[8]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.398ns (4.429%)  route 8.588ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.588    10.427    lm32_cpu/load_store_unit/sys_rst
    SLICE_X29Y81         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.237    11.237    lm32_cpu/load_store_unit/out
    SLICE_X29Y81         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[14]/C
                         clock pessimism              0.000    11.237    
                         clock uncertainty           -0.039    11.198    
    SLICE_X29Y81         FDRE (Setup_fdre_C_R)       -0.479    10.719    lm32_cpu/load_store_unit/d_dat_o_reg[14]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/wb_data_m_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 0.398ns (4.444%)  route 8.558ns (95.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 11.238 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2818, routed)        8.558    10.397    lm32_cpu/load_store_unit/sys_rst
    SLICE_X28Y82         FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4029, routed)        1.238    11.238    lm32_cpu/load_store_unit/out
    SLICE_X28Y82         FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[0]/C
                         clock pessimism              0.000    11.238    
                         clock uncertainty           -0.039    11.199    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.479    10.720    lm32_cpu/load_store_unit/wb_data_m_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.552     0.552    lm32_cpu/instruction_unit/out
    SLICE_X48Y76         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  lm32_cpu/instruction_unit/icache_refill_data_reg[20]/Q
                         net (fo=1, routed)           0.273     0.966    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][20]
    RAMB36_X1Y16         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.865     0.865    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y16         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     0.907    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lm32_cpu/store_operand_x_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/store_data_m_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.190ns (44.157%)  route 0.240ns (55.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.559     0.559    lm32_cpu/out
    SLICE_X36Y88         FDRE                                         r  lm32_cpu/store_operand_x_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  lm32_cpu/store_operand_x_reg[27]/Q
                         net (fo=1, routed)           0.240     0.940    lm32_cpu/load_store_unit/store_operand_x[27]
    SLICE_X35Y84         LUT5 (Prop_lut5_I2_O)        0.049     0.989 r  lm32_cpu/load_store_unit/store_data_m[27]_i_1/O
                         net (fo=1, routed)           0.000     0.989    lm32_cpu/load_store_unit/store_data_x[27]
    SLICE_X35Y84         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.822     0.822    lm32_cpu/load_store_unit/out
    SLICE_X35Y84         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[27]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.107     0.924    lm32_cpu/load_store_unit/store_data_m_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.554     0.554    sys_clk
    SLICE_X13Y77         FDRE                                         r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  videooutsoc_videooutsoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.217     0.899    storage_reg_0_15_6_7/ADDRD1
    SLICE_X12Y77         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4029, routed)        0.820     0.820    storage_reg_0_15_6_7/WCLK
    SLICE_X12Y77         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X12Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.822    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     XADC/DCLK        n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y36      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y37      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y88     IDELAYE2/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y91     IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y76     IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y86     IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y77     IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y85     IDELAYE2_13/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y88     lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :            8  Failing Endpoints,  Worst Slack       -5.279ns,  Total Violation      -40.402ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.279ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.950ns  (logic 0.379ns (3.171%)  route 11.571ns (96.829%))
  Logic Levels:           0  
  Clock Path Skew:        6.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.571    23.384    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y10         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -23.384    
  -------------------------------------------------------------------
                         slack                                 -5.279    

Slack (VIOLATED) :        -5.253ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.920ns  (logic 0.379ns (3.180%)  route 11.541ns (96.820%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.541    23.354    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y16         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                 -5.253    

Slack (VIOLATED) :        -5.176ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.837ns  (logic 0.379ns (3.202%)  route 11.458ns (96.798%))
  Logic Levels:           0  
  Clock Path Skew:        6.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.458    23.271    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y22         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -23.271    
  -------------------------------------------------------------------
                         slack                                 -5.176    

Slack (VIOLATED) :        -5.157ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.829ns  (logic 0.379ns (3.204%)  route 11.450ns (96.796%))
  Logic Levels:           0  
  Clock Path Skew:        6.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.450    23.262    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -23.262    
  -------------------------------------------------------------------
                         slack                                 -5.157    

Slack (VIOLATED) :        -5.049ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.722ns  (logic 0.379ns (3.233%)  route 11.343ns (96.767%))
  Logic Levels:           0  
  Clock Path Skew:        6.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.343    23.156    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -23.156    
  -------------------------------------------------------------------
                         slack                                 -5.049    

Slack (VIOLATED) :        -5.030ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.691ns  (logic 0.379ns (3.242%)  route 11.312ns (96.758%))
  Logic Levels:           0  
  Clock Path Skew:        6.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.312    23.125    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -23.125    
  -------------------------------------------------------------------
                         slack                                 -5.030    

Slack (VIOLATED) :        -4.943ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.616ns  (logic 0.379ns (3.263%)  route 11.237ns (96.737%))
  Logic Levels:           0  
  Clock Path Skew:        6.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.237    23.050    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -23.050    
  -------------------------------------------------------------------
                         slack                                 -4.943    

Slack (VIOLATED) :        -4.515ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.182ns  (logic 0.379ns (3.389%)  route 10.803ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.434    11.434    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.379    11.813 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.803    22.616    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y15         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -22.616    
  -------------------------------------------------------------------
                         slack                                 -4.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 0.141ns (2.501%)  route 5.497ns (97.499%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.497     6.229    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.229    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.141ns (2.472%)  route 5.563ns (97.528%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.563     6.295    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y10         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.295    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.141ns (2.454%)  route 5.605ns (97.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.605     6.337    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y21         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.337    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.141ns (2.433%)  route 5.654ns (97.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.654     6.386    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y4          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.141ns (2.418%)  route 5.690ns (97.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.690     6.421    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.421    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.886ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 0.141ns (2.406%)  route 5.718ns (97.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.718     6.450    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.450    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 0.141ns (2.386%)  route 5.769ns (97.614%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.769     6.500    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y9          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.500    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.932ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.141ns (2.385%)  route 5.770ns (97.615%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.591     0.591    pix_clk
    SLICE_X65Y14         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.770     6.501    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y16         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.501    
  -------------------------------------------------------------------
                         slack                                  1.932    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
sys_clk   | serial_rx    | FDRE           | -        |     2.945 (r) | SLOW    |    -0.720 (r) | FAST    |                           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                     |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                        |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
clk50     | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |     10.662 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |     10.661 (r) | SLOW    |      3.746 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_n | OSERDESE2 (IO) | -     |     10.660 (r) | SLOW    |      3.743 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_p | OSERDESE2 (IO) | -     |     10.659 (r) | SLOW    |      3.742 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_n | OSERDESE2 (IO) | -     |     10.675 (r) | SLOW    |      3.754 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_p | OSERDESE2 (IO) | -     |     10.674 (r) | SLOW    |      3.753 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_n | OSERDESE2 (IO) | -     |     10.669 (r) | SLOW    |      3.748 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_p | OSERDESE2 (IO) | -     |     10.668 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | ddram_a[0]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[1]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[2]       | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[3]       | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[4]       | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[5]       | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[6]       | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[7]       | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[8]       | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[9]       | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[10]      | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[11]      | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[12]      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[13]      | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cas_n      | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cke        | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_n      | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_p      | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cs_n       | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[2]      | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[3]      | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[16]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[17]     | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[18]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[19]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[20]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[21]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[22]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[23]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[24]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[25]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[26]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[27]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[28]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[29]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[30]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[31]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_odt        | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ras_n      | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_reset_n    | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_we_n       | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[2]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[3]   | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[2]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[3]   | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.096 (r) | SLOW    |      2.921 (r) | FAST    |                                              |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      8.362 (r) | SLOW    |      3.055 (r) | FAST    |                                              |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      8.869 (r) | SLOW    |      3.349 (r) | FAST    |                                              |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      8.364 (r) | SLOW    |      3.077 (r) | FAST    |                                              |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      8.742 (r) | SLOW    |      3.289 (r) | FAST    |                                              |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      8.235 (r) | SLOW    |      2.996 (r) | FAST    |                                              |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      8.613 (r) | SLOW    |      3.221 (r) | FAST    |                                              |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      8.224 (r) | SLOW    |      2.972 (r) | FAST    |                                              |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.441 (r) | SLOW    |      2.573 (r) | FAST    |                                              |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.800 (r) | SLOW    |      2.779 (r) | FAST    |                                              |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.293 (r) | SLOW    |      2.498 (r) | FAST    |                                              |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.958 (r) | SLOW    |      2.863 (r) | FAST    |                                              |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.185 (r) | SLOW    |      2.466 (r) | FAST    |                                              |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      7.956 (r) | SLOW    |      2.847 (r) | FAST    |                                              |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.304 (r) | SLOW    |      2.524 (r) | FAST    |                                              |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.829 (r) | SLOW    |      2.797 (r) | FAST    |                                              |
sys_clk   | ddram_dq[16]     | FDRE           | -     |      5.864 (r) | SLOW    |      1.712 (r) | FAST    |                                              |
sys_clk   | ddram_dq[17]     | FDRE           | -     |      6.421 (r) | SLOW    |      2.015 (r) | FAST    |                                              |
sys_clk   | ddram_dq[18]     | FDRE           | -     |      6.272 (r) | SLOW    |      1.932 (r) | FAST    |                                              |
sys_clk   | ddram_dq[19]     | FDRE           | -     |      5.897 (r) | SLOW    |      1.734 (r) | FAST    |                                              |
sys_clk   | ddram_dq[20]     | FDRE           | -     |      6.013 (r) | SLOW    |      1.782 (r) | FAST    |                                              |
sys_clk   | ddram_dq[21]     | FDRE           | -     |      5.627 (r) | SLOW    |      1.610 (r) | FAST    |                                              |
sys_clk   | ddram_dq[22]     | FDRE           | -     |      6.291 (r) | SLOW    |      1.945 (r) | FAST    |                                              |
sys_clk   | ddram_dq[23]     | FDRE           | -     |      5.883 (r) | SLOW    |      1.719 (r) | FAST    |                                              |
sys_clk   | ddram_dq[24]     | FDRE           | -     |      6.541 (r) | SLOW    |      2.103 (r) | FAST    |                                              |
sys_clk   | ddram_dq[25]     | FDRE           | -     |      6.963 (r) | SLOW    |      2.323 (r) | FAST    |                                              |
sys_clk   | ddram_dq[26]     | FDRE           | -     |      6.820 (r) | SLOW    |      2.248 (r) | FAST    |                                              |
sys_clk   | ddram_dq[27]     | FDRE           | -     |      7.082 (r) | SLOW    |      2.394 (r) | FAST    |                                              |
sys_clk   | ddram_dq[28]     | FDRE           | -     |      6.705 (r) | SLOW    |      2.193 (r) | FAST    |                                              |
sys_clk   | ddram_dq[29]     | FDRE           | -     |      6.566 (r) | SLOW    |      2.097 (r) | FAST    |                                              |
sys_clk   | ddram_dq[30]     | FDRE           | -     |      7.192 (r) | SLOW    |      2.441 (r) | FAST    |                                              |
sys_clk   | ddram_dq[31]     | FDRE           | -     |      6.447 (r) | SLOW    |      2.025 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      8.493 (r) | SLOW    |      3.100 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.689 (r) | SLOW    |      2.662 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[2]   | FDRE           | -     |      6.161 (r) | SLOW    |      1.844 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[3]   | FDRE           | -     |      6.844 (r) | SLOW    |      2.238 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      8.494 (r) | SLOW    |      3.104 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.690 (r) | SLOW    |      2.657 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[2]   | FDRE           | -     |      6.162 (r) | SLOW    |      1.849 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[3]   | FDRE           | -     |      6.845 (r) | SLOW    |      2.239 (r) | FAST    |                                              |
sys_clk   | serial_tx        | FDSE           | -     |      8.420 (r) | SLOW    |      3.222 (r) | FAST    |                                              |
sys_clk   | user_led0        | FDRE           | -     |      6.711 (r) | SLOW    |      2.283 (r) | FAST    |                                              |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50   | clk50       |         1.560 | SLOW    |               |         |               |         |               |         |
pix_clk | clk50       |         5.946 | SLOW    |               |         |               |         |               |         |
pix_clk | pix_clk     |         7.618 | SLOW    |               |         |               |         |               |         |
sys_clk | pix_clk     |         2.558 | SLOW    |               |         |               |         |               |         |
pix_clk | sys_clk     |         3.536 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.774 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.081 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.250 (r) | SLOW    |   2.224 (r) | FAST    |    0.041 |
ddram_dq[1]        |   8.252 (r) | SLOW    |   2.233 (r) | FAST    |    0.050 |
ddram_dq[2]        |   8.254 (r) | SLOW    |   2.264 (r) | FAST    |    0.081 |
ddram_dq[3]        |   8.252 (r) | SLOW    |   2.236 (r) | FAST    |    0.053 |
ddram_dq[4]        |   8.254 (r) | SLOW    |   2.253 (r) | FAST    |    0.070 |
ddram_dq[5]        |   8.252 (r) | SLOW    |   2.222 (r) | FAST    |    0.039 |
ddram_dq[6]        |   8.254 (r) | SLOW    |   2.251 (r) | FAST    |    0.068 |
ddram_dq[7]        |   8.252 (r) | SLOW    |   2.226 (r) | FAST    |    0.044 |
ddram_dq[8]        |   8.241 (r) | SLOW    |   2.222 (r) | FAST    |    0.040 |
ddram_dq[9]        |   8.247 (r) | SLOW    |   2.246 (r) | FAST    |    0.063 |
ddram_dq[10]       |   8.238 (r) | SLOW    |   2.215 (r) | FAST    |    0.032 |
ddram_dq[11]       |   8.247 (r) | SLOW    |   2.240 (r) | FAST    |    0.057 |
ddram_dq[12]       |   8.240 (r) | SLOW    |   2.235 (r) | FAST    |    0.053 |
ddram_dq[13]       |   8.247 (r) | SLOW    |   2.243 (r) | FAST    |    0.060 |
ddram_dq[14]       |   8.240 (r) | SLOW    |   2.231 (r) | FAST    |    0.048 |
ddram_dq[15]       |   8.247 (r) | SLOW    |   2.242 (r) | FAST    |    0.059 |
ddram_dq[16]       |   8.254 (r) | SLOW    |   2.194 (r) | FAST    |    0.016 |
ddram_dq[17]       |   8.250 (r) | SLOW    |   2.194 (r) | FAST    |    0.012 |
ddram_dq[18]       |   8.252 (r) | SLOW    |   2.192 (r) | FAST    |    0.014 |
ddram_dq[19]       |   8.254 (r) | SLOW    |   2.213 (r) | FAST    |    0.030 |
ddram_dq[20]       |   8.252 (r) | SLOW    |   2.183 (r) | FAST    |    0.014 |
ddram_dq[21]       |   8.254 (r) | SLOW    |   2.217 (r) | FAST    |    0.034 |
ddram_dq[22]       |   8.252 (r) | SLOW    |   2.191 (r) | FAST    |    0.014 |
ddram_dq[23]       |   8.254 (r) | SLOW    |   2.188 (r) | FAST    |    0.016 |
ddram_dq[24]       |   8.247 (r) | SLOW    |   2.221 (r) | FAST    |    0.038 |
ddram_dq[25]       |   8.240 (r) | SLOW    |   2.206 (r) | FAST    |    0.023 |
ddram_dq[26]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[27]       |   8.240 (r) | SLOW    |   2.214 (r) | FAST    |    0.031 |
ddram_dq[28]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[29]       |   8.247 (r) | SLOW    |   2.201 (r) | FAST    |    0.018 |
ddram_dq[30]       |   8.238 (r) | SLOW    |   2.205 (r) | FAST    |    0.023 |
ddram_dq[31]       |   8.247 (r) | SLOW    |   2.192 (r) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.254 (r) | SLOW    |   2.183 (r) | FAST    |    0.081 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 3.242 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.096 (r) | SLOW    |   2.921 (r) | FAST    |    2.469 |
ddram_dq[1]        |   8.362 (r) | SLOW    |   3.055 (r) | FAST    |    2.735 |
ddram_dq[2]        |   8.869 (r) | SLOW    |   3.349 (r) | FAST    |    3.242 |
ddram_dq[3]        |   8.364 (r) | SLOW    |   3.077 (r) | FAST    |    2.737 |
ddram_dq[4]        |   8.742 (r) | SLOW    |   3.289 (r) | FAST    |    3.115 |
ddram_dq[5]        |   8.235 (r) | SLOW    |   2.996 (r) | FAST    |    2.608 |
ddram_dq[6]        |   8.613 (r) | SLOW    |   3.221 (r) | FAST    |    2.985 |
ddram_dq[7]        |   8.224 (r) | SLOW    |   2.972 (r) | FAST    |    2.597 |
ddram_dq[8]        |   7.441 (r) | SLOW    |   2.573 (r) | FAST    |    1.813 |
ddram_dq[9]        |   7.800 (r) | SLOW    |   2.779 (r) | FAST    |    2.173 |
ddram_dq[10]       |   7.293 (r) | SLOW    |   2.498 (r) | FAST    |    1.666 |
ddram_dq[11]       |   7.958 (r) | SLOW    |   2.863 (r) | FAST    |    2.331 |
ddram_dq[12]       |   7.185 (r) | SLOW    |   2.466 (r) | FAST    |    1.558 |
ddram_dq[13]       |   7.956 (r) | SLOW    |   2.847 (r) | FAST    |    2.329 |
ddram_dq[14]       |   7.304 (r) | SLOW    |   2.524 (r) | FAST    |    1.676 |
ddram_dq[15]       |   7.829 (r) | SLOW    |   2.797 (r) | FAST    |    2.201 |
ddram_dq[16]       |   5.864 (r) | SLOW    |   1.712 (r) | FAST    |    0.237 |
ddram_dq[17]       |   6.421 (r) | SLOW    |   2.015 (r) | FAST    |    0.793 |
ddram_dq[18]       |   6.272 (r) | SLOW    |   1.932 (r) | FAST    |    0.645 |
ddram_dq[19]       |   5.897 (r) | SLOW    |   1.734 (r) | FAST    |    0.269 |
ddram_dq[20]       |   6.013 (r) | SLOW    |   1.782 (r) | FAST    |    0.385 |
ddram_dq[21]       |   5.627 (r) | SLOW    |   1.610 (r) | FAST    |    0.000 |
ddram_dq[22]       |   6.291 (r) | SLOW    |   1.945 (r) | FAST    |    0.664 |
ddram_dq[23]       |   5.883 (r) | SLOW    |   1.719 (r) | FAST    |    0.256 |
ddram_dq[24]       |   6.541 (r) | SLOW    |   2.103 (r) | FAST    |    0.913 |
ddram_dq[25]       |   6.963 (r) | SLOW    |   2.323 (r) | FAST    |    1.336 |
ddram_dq[26]       |   6.820 (r) | SLOW    |   2.248 (r) | FAST    |    1.192 |
ddram_dq[27]       |   7.082 (r) | SLOW    |   2.394 (r) | FAST    |    1.455 |
ddram_dq[28]       |   6.705 (r) | SLOW    |   2.193 (r) | FAST    |    1.077 |
ddram_dq[29]       |   6.566 (r) | SLOW    |   2.097 (r) | FAST    |    0.939 |
ddram_dq[30]       |   7.192 (r) | SLOW    |   2.441 (r) | FAST    |    1.565 |
ddram_dq[31]       |   6.447 (r) | SLOW    |   2.025 (r) | FAST    |    0.820 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.869 (r) | SLOW    |   1.610 (r) | FAST    |    3.242 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.876 (r) | SLOW    |   2.816 (r) | FAST    |    0.034 |
ddram_dqs_n[1]     |   8.868 (r) | SLOW    |   2.807 (r) | FAST    |    0.025 |
ddram_dqs_n[2]     |   8.876 (r) | SLOW    |   2.782 (r) | FAST    |    0.011 |
ddram_dqs_n[3]     |   8.865 (r) | SLOW    |   2.810 (r) | FAST    |    0.028 |
ddram_dqs_p[0]     |   8.877 (r) | SLOW    |   2.821 (r) | FAST    |    0.039 |
ddram_dqs_p[1]     |   8.869 (r) | SLOW    |   2.802 (r) | FAST    |    0.020 |
ddram_dqs_p[2]     |   8.877 (r) | SLOW    |   2.787 (r) | FAST    |    0.012 |
ddram_dqs_p[3]     |   8.866 (r) | SLOW    |   2.810 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.877 (r) | SLOW    |   2.782 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.333 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.493 (r) | SLOW    |   3.100 (r) | FAST    |    2.332 |
ddram_dqs_n[1]     |   7.689 (r) | SLOW    |   2.662 (r) | FAST    |    1.528 |
ddram_dqs_n[2]     |   6.161 (r) | SLOW    |   1.844 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   6.844 (r) | SLOW    |   2.238 (r) | FAST    |    0.683 |
ddram_dqs_p[0]     |   8.494 (r) | SLOW    |   3.104 (r) | FAST    |    2.333 |
ddram_dqs_p[1]     |   7.690 (r) | SLOW    |   2.657 (r) | FAST    |    1.529 |
ddram_dqs_p[2]     |   6.162 (r) | SLOW    |   1.849 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   6.845 (r) | SLOW    |   2.239 (r) | FAST    |    0.684 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.494 (r) | SLOW    |   1.844 (r) | FAST    |    2.333 |
-------------------+-------------+---------+-------------+---------+----------+




