$comment
	File created using the following command:
		vcd file add7seg.msim.vcd -direction
$end
$date
	Wed Nov 17 20:04:25 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module add7seg_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # cin $end
$var wire 1 $ D0 [0] $end
$var wire 1 % D0 [1] $end
$var wire 1 & D0 [2] $end
$var wire 1 ' D0 [3] $end
$var wire 1 ( D0 [4] $end
$var wire 1 ) D0 [5] $end
$var wire 1 * D0 [6] $end
$var wire 1 + D1 [0] $end
$var wire 1 , D1 [1] $end
$var wire 1 - D1 [2] $end
$var wire 1 . D1 [3] $end
$var wire 1 / D1 [4] $end
$var wire 1 0 D1 [5] $end
$var wire 1 1 D1 [6] $end
$var wire 1 2 D2 [0] $end
$var wire 1 3 D2 [1] $end
$var wire 1 4 D2 [2] $end
$var wire 1 5 D2 [3] $end
$var wire 1 6 D2 [4] $end
$var wire 1 7 D2 [5] $end
$var wire 1 8 D2 [6] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? D2[6]~output_o $end
$var wire 1 @ D2[5]~output_o $end
$var wire 1 A D2[4]~output_o $end
$var wire 1 B D2[3]~output_o $end
$var wire 1 C D2[2]~output_o $end
$var wire 1 D D2[1]~output_o $end
$var wire 1 E D2[0]~output_o $end
$var wire 1 F D1[6]~output_o $end
$var wire 1 G D1[5]~output_o $end
$var wire 1 H D1[4]~output_o $end
$var wire 1 I D1[3]~output_o $end
$var wire 1 J D1[2]~output_o $end
$var wire 1 K D1[1]~output_o $end
$var wire 1 L D1[0]~output_o $end
$var wire 1 M D0[6]~output_o $end
$var wire 1 N D0[5]~output_o $end
$var wire 1 O D0[4]~output_o $end
$var wire 1 P D0[3]~output_o $end
$var wire 1 Q D0[2]~output_o $end
$var wire 1 R D0[1]~output_o $end
$var wire 1 S D0[0]~output_o $end
$var wire 1 T b[3]~input_o $end
$var wire 1 U b[1]~input_o $end
$var wire 1 V b[2]~input_o $end
$var wire 1 W WideOr0~1_combout $end
$var wire 1 X b[5]~input_o $end
$var wire 1 Y b[6]~input_o $end
$var wire 1 Z b[7]~input_o $end
$var wire 1 [ WideOr0~3_combout $end
$var wire 1 \ a[3]~input_o $end
$var wire 1 ] a[1]~input_o $end
$var wire 1 ^ a[2]~input_o $end
$var wire 1 _ WideOr0~0_combout $end
$var wire 1 ` a[6]~input_o $end
$var wire 1 a a[5]~input_o $end
$var wire 1 b a[7]~input_o $end
$var wire 1 c WideOr0~2_combout $end
$var wire 1 d WideOr0~4_combout $end
$var wire 1 e a[0]~input_o $end
$var wire 1 f b[0]~input_o $end
$var wire 1 g cin~input_o $end
$var wire 1 h FA1|COUT~0_combout $end
$var wire 1 i FA2|COUT~0_combout $end
$var wire 1 j FA3|COUT~0_combout $end
$var wire 1 k FA3|S~0_combout $end
$var wire 1 l comp1|z~0_combout $end
$var wire 1 m comp1|z~1_combout $end
$var wire 1 n a[4]~input_o $end
$var wire 1 o b[4]~input_o $end
$var wire 1 p FA5|COUT~0_combout $end
$var wire 1 q FA7|S~0_combout $end
$var wire 1 r comp2|z~0_combout $end
$var wire 1 s FA6|COUT~0_combout $end
$var wire 1 t FA7|COUT~0_combout $end
$var wire 1 u comp2|z~1_combout $end
$var wire 1 v muxd2|O~0_combout $end
$var wire 1 w mux8|O~0_combout $end
$var wire 1 x FA8|S~0_combout $end
$var wire 1 y FA8|S~1_combout $end
$var wire 1 z muxd1e4|O~combout $end
$var wire 1 { FA6|S~0_combout $end
$var wire 1 | FA7|S~1_combout $end
$var wire 1 } muxd1e3|O~0_combout $end
$var wire 1 ~ muxd1e3|O~1_combout $end
$var wire 1 !! mux6|O~0_combout $end
$var wire 1 "! muxd1e2|O~combout $end
$var wire 1 #! FA5|S~0_combout $end
$var wire 1 $! A2|WideOr0~0_combout $end
$var wire 1 %! muxd1e1|O~0_combout $end
$var wire 1 &! d1|WideOr5~0_combout $end
$var wire 1 '! d1|WideOr4~0_combout $end
$var wire 1 (! d1|WideOr3~0_combout $end
$var wire 1 )! d1|WideOr2~0_combout $end
$var wire 1 *! d1|WideOr1~0_combout $end
$var wire 1 +! d1|WideOr0~0_combout $end
$var wire 1 ,! d1|d~0_combout $end
$var wire 1 -! FA4|S~0_combout $end
$var wire 1 .! FA2|S~0_combout $end
$var wire 1 /! FA3|S~1_combout $end
$var wire 1 0! muxd0e3|O~0_combout $end
$var wire 1 1! muxd0e3|O~1_combout $end
$var wire 1 2! muxd0e4|O~0_combout $end
$var wire 1 3! muxd0e4|O~combout $end
$var wire 1 4! FA1|S~0_combout $end
$var wire 1 5! A1|WideOr0~0_combout $end
$var wire 1 6! muxd0e1|O~0_combout $end
$var wire 1 7! muxd0e2|O~0_combout $end
$var wire 1 8! muxd0e2|O~combout $end
$var wire 1 9! d0|WideOr5~0_combout $end
$var wire 1 :! d0|WideOr4~0_combout $end
$var wire 1 ;! d0|WideOr3~0_combout $end
$var wire 1 <! d0|WideOr2~0_combout $end
$var wire 1 =! d0|WideOr1~0_combout $end
$var wire 1 >! d0|WideOr0~0_combout $end
$var wire 1 ?! d0|d~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001000 !
b1110101 "
0#
1*
0)
0(
1'
1&
1%
1$
11
10
1/
1.
1-
0,
1+
08
07
06
05
14
13
02
09
1:
x;
1<
1=
1>
0?
0@
0A
0B
1C
1D
0E
1F
1G
1H
1I
1J
0K
1L
1M
0N
0O
1P
1Q
1R
1S
0T
0U
1V
0W
1X
1Y
0Z
0[
1\
0]
0^
0_
0`
0a
1b
0c
0d
0e
1f
0g
0h
0i
0j
1k
1l
1m
0n
1o
1p
1q
0r
1s
1t
1u
1v
0w
1x
0y
0z
0{
0|
1}
1~
1!!
1"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
1+!
0,!
1-!
0.!
1/!
00!
01!
02!
03!
14!
15!
16!
17!
18!
19!
1:!
1;!
0<!
0=!
0>!
0?!
$end
#250000
b10011000 !
b10011001 !
b11110101 "
b10110101 "
b10010101 "
b10011101 "
b10011001 "
0V
1T
0X
0Y
1Z
1e
1n
0k
0-!
1|
1{
0s
1r
1y
0t
0q
0x
04!
1h
1#!
0/!
07!
05!
1$!
0!!
0y
0|
1w
1.!
12!
08!
06!
1%!
0"!
0}
1z
13!
0;!
0:!
1*!
0~
09!
0M
0J
1N
1O
0+!
0*!
1)!
1(!
1(
1)
0-
0*
19!
1M
0H
0I
1J
1K
1,
1-
0.
0/
1*
#380000
1#
1g
14!
15!
16!
1<!
1;!
0O
0P
0'
0(
#500000
b10011011 !
b10011010 !
0e
1]
04!
1/!
0.!
1i
1_
05!
02!
1d
06!
18!
0%!
1"!
0v
0C
0D
1>!
1=!
0<!
0;!
1+!
1*!
0)!
0(!
03
04
1H
1I
0J
0K
1O
1P
0Q
0R
0%
0&
1'
1(
0,
0-
1.
1/
#750000
b10111010 !
b10001001 "
b10001011 "
b10001010 "
b10101010 !
b10101010 "
0#
0f
1U
0o
1X
0n
1a
0g
0h
1.!
1W
0p
1|
0w
1s
1[
1c
0.!
0{
0$!
#1000000
