// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        idx,
        in_0_address0,
        in_0_ce0,
        in_0_q0,
        in_0_address1,
        in_0_ce1,
        in_0_q1,
        in_1_address0,
        in_1_ce0,
        in_1_q0,
        in_1_address1,
        in_1_ce1,
        in_1_q1,
        in_2_address0,
        in_2_ce0,
        in_2_q0,
        in_2_address1,
        in_2_ce1,
        in_2_q1,
        in_3_address0,
        in_3_ce0,
        in_3_q0,
        in_3_address1,
        in_3_ce1,
        in_3_q1,
        s_address0,
        s_ce0,
        s_we0,
        s_d0,
        s_address1,
        s_ce1,
        s_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] idx;
output  [6:0] in_0_address0;
output   in_0_ce0;
input  [7:0] in_0_q0;
output  [6:0] in_0_address1;
output   in_0_ce1;
input  [7:0] in_0_q1;
output  [6:0] in_1_address0;
output   in_1_ce0;
input  [7:0] in_1_q0;
output  [6:0] in_1_address1;
output   in_1_ce1;
input  [7:0] in_1_q1;
output  [6:0] in_2_address0;
output   in_2_ce0;
input  [7:0] in_2_q0;
output  [6:0] in_2_address1;
output   in_2_ce1;
input  [7:0] in_2_q1;
output  [6:0] in_3_address0;
output   in_3_ce0;
input  [7:0] in_3_q0;
output  [6:0] in_3_address1;
output   in_3_ce1;
input  [7:0] in_3_q1;
output  [4:0] s_address0;
output   s_ce0;
output  [7:0] s_we0;
output  [63:0] s_d0;
output  [4:0] s_address1;
output   s_ce1;
input  [63:0] s_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln351_fu_193_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] i_reg_312;
reg   [4:0] s_addr_reg_322;
reg   [4:0] s_addr_reg_322_pp0_iter1_reg;
reg   [63:0] s_load_reg_368;
wire   [31:0] zext_ln27_fu_205_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln27_2_fu_241_p1;
wire   [31:0] zext_ln27_4_fu_266_p1;
reg   [4:0] i_251_fu_58;
wire   [4:0] i_276_fu_199_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i;
reg    s_ce1_local;
reg    s_ce0_local;
reg   [7:0] s_we0_local;
wire   [63:0] xor_ln352_fu_294_p2;
reg    in_0_ce1_local;
reg    in_0_ce0_local;
reg    in_1_ce1_local;
reg    in_1_ce0_local;
reg    in_2_ce1_local;
reg    in_2_ce0_local;
reg    in_3_ce1_local;
reg    in_3_ce0_local;
wire   [5:0] shl_ln_fu_215_p3;
wire   [6:0] zext_ln27_1_fu_222_p1;
wire   [6:0] trunc_ln_fu_226_p4;
wire   [6:0] add_ln27_fu_235_p2;
wire   [5:0] or_ln27_fu_249_p3;
wire   [6:0] zext_ln27_3_fu_256_p1;
wire   [6:0] add_ln27_1_fu_260_p2;
wire   [63:0] or_ln352_6_fu_274_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 i_251_fu_58 = 5'd0;
#0 ap_done_reg = 1'b0;
end

sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln351_fu_193_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_251_fu_58 <= i_276_fu_199_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_251_fu_58 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        i_reg_312 <= ap_sig_allocacmp_i;
        s_addr_reg_322 <= zext_ln27_fu_205_p1;
        s_addr_reg_322_pp0_iter1_reg <= s_addr_reg_322;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_load_reg_368 <= s_q1;
    end
end

always @ (*) begin
    if (((icmp_ln351_fu_193_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 5'd0;
    end else begin
        ap_sig_allocacmp_i = i_251_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_0_ce0_local = 1'b1;
    end else begin
        in_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_0_ce1_local = 1'b1;
    end else begin
        in_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_1_ce0_local = 1'b1;
    end else begin
        in_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_1_ce1_local = 1'b1;
    end else begin
        in_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_2_ce0_local = 1'b1;
    end else begin
        in_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_2_ce1_local = 1'b1;
    end else begin
        in_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_3_ce0_local = 1'b1;
    end else begin
        in_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_3_ce1_local = 1'b1;
    end else begin
        in_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        s_ce0_local = 1'b1;
    end else begin
        s_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_ce1_local = 1'b1;
    end else begin
        s_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        s_we0_local = 8'd255;
    end else begin
        s_we0_local = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_1_fu_260_p2 = (zext_ln27_3_fu_256_p1 + trunc_ln_fu_226_p4);

assign add_ln27_fu_235_p2 = (zext_ln27_1_fu_222_p1 + trunc_ln_fu_226_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign i_276_fu_199_p2 = (ap_sig_allocacmp_i + 5'd1);

assign icmp_ln351_fu_193_p2 = ((ap_sig_allocacmp_i == 5'd17) ? 1'b1 : 1'b0);

assign in_0_address0 = zext_ln27_4_fu_266_p1;

assign in_0_address1 = zext_ln27_2_fu_241_p1;

assign in_0_ce0 = in_0_ce0_local;

assign in_0_ce1 = in_0_ce1_local;

assign in_1_address0 = zext_ln27_4_fu_266_p1;

assign in_1_address1 = zext_ln27_2_fu_241_p1;

assign in_1_ce0 = in_1_ce0_local;

assign in_1_ce1 = in_1_ce1_local;

assign in_2_address0 = zext_ln27_4_fu_266_p1;

assign in_2_address1 = zext_ln27_2_fu_241_p1;

assign in_2_ce0 = in_2_ce0_local;

assign in_2_ce1 = in_2_ce1_local;

assign in_3_address0 = zext_ln27_4_fu_266_p1;

assign in_3_address1 = zext_ln27_2_fu_241_p1;

assign in_3_ce0 = in_3_ce0_local;

assign in_3_ce1 = in_3_ce1_local;

assign or_ln27_fu_249_p3 = {{i_reg_312}, {1'd1}};

assign or_ln352_6_fu_274_p9 = {{{{{{{{in_3_q0}, {in_2_q0}}, {in_1_q0}}, {in_0_q0}}, {in_3_q1}}, {in_2_q1}}, {in_1_q1}}, {in_0_q1}};

assign s_address0 = s_addr_reg_322_pp0_iter1_reg;

assign s_address1 = zext_ln27_fu_205_p1;

assign s_ce0 = s_ce0_local;

assign s_ce1 = s_ce1_local;

assign s_d0 = xor_ln352_fu_294_p2;

assign s_we0 = s_we0_local;

assign shl_ln_fu_215_p3 = {{i_reg_312}, {1'd0}};

assign trunc_ln_fu_226_p4 = {{idx[8:2]}};

assign xor_ln352_fu_294_p2 = (s_load_reg_368 ^ or_ln352_6_fu_274_p9);

assign zext_ln27_1_fu_222_p1 = shl_ln_fu_215_p3;

assign zext_ln27_2_fu_241_p1 = add_ln27_fu_235_p2;

assign zext_ln27_3_fu_256_p1 = or_ln27_fu_249_p3;

assign zext_ln27_4_fu_266_p1 = add_ln27_1_fu_260_p2;

assign zext_ln27_fu_205_p1 = ap_sig_allocacmp_i;

endmodule //sikep503_kem_enc_hw_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2
